#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 25 05:07:13 2021
# Process ID: 21892
# Current directory: C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/top.vds
# Journal file: C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xcku040-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27436 
WARNING: [Synth 8-2611] redeclaration of ansi port clk is not allowed [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/fifo.sv:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 532.906 ; gain = 107.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:22]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [E:/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [E:/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [E:/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:64]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [E:/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (3#1) [E:/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
INFO: [Synth 8-6157] synthesizing module 'ddr4_top' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:105]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:125]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:126]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:185]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:186]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:187]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:188]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:189]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:190]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:191]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:192]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:193]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:194]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:195]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:196]
INFO: [Synth 8-6157] synthesizing module 'mem_test' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/mem_test.sv:29]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 29 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 128 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_WRITE bound to: 3'b010 
	Parameter ONE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/mem_test.sv:82]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (29) of port connection 'probe4' does not match port width (24) of module 'ila_0' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/mem_test.sv:90]
WARNING: [Synth 8-689] width (29) of port connection 'probe5' does not match port width (24) of module 'ila_0' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/mem_test.sv:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/mem_test.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'mem_test' (5#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/mem_test.sv:29]
WARNING: [Synth 8-689] width (32) of port connection 'rd_burst_addr' does not match port width (29) of module 'mem_test' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:242]
WARNING: [Synth 8-689] width (32) of port connection 'wr_burst_addr' does not match port width (29) of module 'mem_test' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:243]
WARNING: [Synth 8-350] instance 'mem_test_m0' of module 'mem_test' requires 16 connections, but only 15 given [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:234]
INFO: [Synth 8-6157] synthesizing module 'aq_axi_master' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:39]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RD_DONE bound to: 3'b101 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:149]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (6#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/ila_1_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:379]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:149]
WARNING: [Synth 8-6014] Unused sequential element reg_w_stb_reg was removed.  [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:208]
WARNING: [Synth 8-6014] Unused sequential element reg_wr_status_reg was removed.  [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:209]
WARNING: [Synth 8-6014] Unused sequential element reg_w_count_reg was removed.  [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:210]
WARNING: [Synth 8-6014] Unused sequential element reg_r_count_reg was removed.  [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:211]
WARNING: [Synth 8-6014] Unused sequential element wr_chkdata_reg was removed.  [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:212]
WARNING: [Synth 8-6014] Unused sequential element rd_chkdata_reg was removed.  [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:213]
WARNING: [Synth 8-6014] Unused sequential element resp_reg was removed.  [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:214]
WARNING: [Synth 8-5788] Register reg_r_last_reg in module aq_axi_master is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:399]
INFO: [Synth 8-6155] done synthesizing module 'aq_axi_master' (7#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/axi_master.sv:39]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_AWID' does not match port width (1) of module 'aq_axi_master' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:263]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_BID' does not match port width (1) of module 'aq_axi_master' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:281]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_ARID' does not match port width (1) of module 'aq_axi_master' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:286]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_RID' does not match port width (1) of module 'aq_axi_master' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:298]
WARNING: [Synth 8-689] width (33) of port connection 'WR_ADRS' does not match port width (32) of module 'aq_axi_master' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:309]
WARNING: [Synth 8-689] width (33) of port connection 'RD_ADRS' does not match port width (32) of module 'aq_axi_master' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:319]
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (8#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_s_axi_arlock' does not match port width (1) of module 'ddr4_0' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:390]
WARNING: [Synth 8-689] width (64) of port connection 'c0_ddr4_s_axi_rdata' does not match port width (512) of module 'ddr4_0' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:401]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:343]
WARNING: [Synth 8-3848] Net c0_ddr4_s_axi_buser in module/entity ddr4_top does not have driver. [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:159]
WARNING: [Synth 8-3848] Net c0_ddr4_s_axi_ruser in module/entity ddr4_top does not have driver. [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_top' (9#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:105]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:95]
INFO: [Synth 8-6157] synthesizing module 'fifo_test' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/fifo.sv:2]
	Parameter W_IDLE bound to: 1 - type: integer 
	Parameter W_FIFO bound to: 2 - type: integer 
	Parameter R_IDLE bound to: 1 - type: integer 
	Parameter R_FIFO bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (10#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_ip_inst' of module 'fifo_generator_0' requires 13 connections, but only 11 given [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/fifo.sv:101]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/fifo.sv:116]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (11#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/.Xil/Vivado-21892-Stevensayhello-PC/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_fifo'. This will prevent further optimization [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/fifo.sv:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_ip_inst'. This will prevent further optimization [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/fifo.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'fifo_test' (12#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/fifo.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/new/Top.sv:22]
WARNING: [Synth 8-3331] design fifo_test has unconnected port sys_clk_p
WARNING: [Synth 8-3331] design fifo_test has unconnected port sys_clk_n
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 574.871 ; gain = 149.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 574.871 ; gain = 149.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 574.871 ; gain = 149.227
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ddr4_test_inst/mem_test_m0/your_instance_name'
Finished Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ddr4_test_inst/mem_test_m0/your_instance_name'
Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'ddr4_test_inst/u_aq_axi_master/your_instance_name'
Finished Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'ddr4_test_inst/u_aq_axi_master/your_instance_name'
Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc] for cell 'ddr4_test_inst/your_instance_name'
Finished Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc] for cell 'ddr4_test_inst/your_instance_name'
Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_test_inst/fifo_ip_inst'
Finished Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_test_inst/fifo_ip_inst'
Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'fifo_test_inst/ila_fifo'
Finished Parsing XDC File [c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'fifo_test_inst/ila_fifo'
Parsing XDC File [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/constrs_1/new/XDC.xdc]
Finished Parsing XDC File [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/constrs_1/new/XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/constrs_1/new/XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.488 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.535 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1155.535 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_test_inst/fifo_ip_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_test_inst/ila_fifo' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.000 ; gain = 731.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.000 ; gain = 731.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  {c:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.srcs/sources_1/ip/ddr4_0/ddr4_0/ddr4_0_in_context.xdc}, line 230).
Applied set_property DONT_TOUCH = true for ddr4_test_inst/mem_test_m0/your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr4_test_inst/u_aq_axi_master/your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr4_test_inst/your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_test_inst/fifo_ip_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_test_inst/ila_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.000 ; gain = 731.355
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_test'
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wr_burst_req" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "wr_burst_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_burst_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_burst_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'aq_axi_master'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'aq_axi_master'
INFO: [Synth 8-5546] ROM "M_AXI_WLAST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_w_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_w_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_r_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'fifo_test'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'fifo_test'
INFO: [Synth 8-5545] ROM "in00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_write_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_write_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                              000
               MEM_WRITE |                              010 |                              010
                MEM_READ |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mem_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_WR_IDLE |                              000 |                              000
               S_WA_WAIT |                              001 |                              001
              S_WA_START |                              010 |                              010
               S_WD_WAIT |                              011 |                              011
               S_WD_PROC |                              100 |                              100
               S_WR_WAIT |                              101 |                              101
               S_WR_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_RD_IDLE |                              000 |                              000
               S_RA_WAIT |                              001 |                              001
              S_RA_START |                              010 |                              010
               S_RD_WAIT |                              011 |                              011
               S_RD_PROC |                              100 |                              100
               S_RD_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  W_IDLE |                              001 |                              001
                  W_FIFO |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'write_state_reg' in module 'fifo_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  R_IDLE |                              001 |                              001
                  R_FIFO |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'read_state_reg' in module 'fifo_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.000 ; gain = 731.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               29 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 6     
	   3 Input     29 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               29 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 6     
	   3 Input     29 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   3 Input     10 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 8     
Module aq_axi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     21 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 5     
Module ddr4_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reg_w_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_AXI_WLAST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "fifo_test_inst/in00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_test_inst/in00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RUSER[0]
INFO: [Synth 8-3886] merging instance 'ddr4_test_inst/mem_test_m0/i_1/heartbeat_cnt_reg[28]' (FDCE) to 'ddr4_test_inst/mem_test_m0/i_1/heartbeat_cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'ddr4_test_inst/mem_test_m0/i_1/heartbeat_cnt_reg[31]' (FDCE) to 'ddr4_test_inst/mem_test_m0/i_1/heartbeat_cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'ddr4_test_inst/mem_test_m0/i_1/heartbeat_cnt_reg[30]' (FDCE) to 'ddr4_test_inst/mem_test_m0/i_1/heartbeat_cnt_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr4_test_inst/mem_test_m0/i_1/\heartbeat_cnt_reg[29] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1157.000 ; gain = 731.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1299.016 ; gain = 873.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.527 ; gain = 883.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.375 ; gain = 896.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.375 ; gain = 896.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.375 ; gain = 896.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.375 ; gain = 896.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.375 ; gain = 896.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.375 ; gain = 896.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.375 ; gain = 896.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |ila_0            |         1|
|2     |ila_1            |         1|
|3     |ddr4_0           |         1|
|4     |fifo_generator_0 |         1|
|5     |ila_2            |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |ddr4_0           |     1|
|2     |fifo_generator_0 |     1|
|3     |ila_0            |     1|
|4     |ila_1            |     1|
|5     |ila_2            |     1|
|6     |BUFG             |     1|
|7     |CARRY8           |    55|
|8     |IDELAYCTRL       |     1|
|9     |LUT1             |   149|
|10    |LUT2             |    63|
|11    |LUT3             |   101|
|12    |LUT4             |   113|
|13    |LUT5             |   161|
|14    |LUT6             |   105|
|15    |FDCE             |   452|
|16    |FDPE             |     3|
|17    |FDRE             |    70|
|18    |IBUF             |     1|
|19    |IBUFDS           |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |  2439|
|2     |  ddr4_test_inst    |ddr4_top      |  2260|
|3     |    mem_test_m0     |mem_test      |   584|
|4     |    u_aq_axi_master |aq_axi_master |   594|
|5     |  fifo_test_inst    |fifo_test     |   174|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.375 ; gain = 896.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1322.375 ; gain = 314.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.375 ; gain = 896.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1344.102 ; gain = 920.191
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.102 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steven Su/Desktop/DDR_TEST/DDR_TEST.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 05:07:39 2021...
