WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 250073 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 06 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 250073 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 06 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 1697746 cumulative IPC: 0.589 (Simulation time: 00 hr 00 min 29 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 1697746 cumulative IPC: 0.589 (Simulation time: 00 hr 00 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_2520B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.589 instructions: 1000001 cycles: 1697746
CPU 0 Branch Prediction Accuracy: 91.8% MPKI: 10.35 Average ROB Occupancy at Mispredict: 109.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.549
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.67
BRANCH_DIRECT_CALL: 0.03
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.109

LLC TOTAL        ACCESS:      17759 HIT:       2447 MISS:      15312
LLC LOAD         ACCESS:      15563 HIT:       1562 MISS:      14001
LLC RFO          ACCESS:        693 HIT:          4 MISS:        689
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        761 HIT:        761 MISS:          0
LLC TRANSLATION  ACCESS:        742 HIT:        120 MISS:        622
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 290.6 cycles
cpu0_DTLB TOTAL        ACCESS:     224803 HIT:     213241 MISS:      11562
cpu0_DTLB LOAD         ACCESS:     224803 HIT:     213241 MISS:      11562
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 39.87 cycles
cpu0_ITLB TOTAL        ACCESS:        229 HIT:        199 MISS:         30
cpu0_ITLB LOAD         ACCESS:        229 HIT:        199 MISS:         30
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 236.2 cycles
cpu0_L1D TOTAL        ACCESS:     267862 HIT:     156784 MISS:     111078
cpu0_L1D LOAD         ACCESS:     229605 HIT:     124172 MISS:     105433
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      36651 HIT:      32272 MISS:       4379
cpu0_L1D TRANSLATION  ACCESS:       1606 HIT:        340 MISS:       1266
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 34.39 cycles
cpu0_L1I TOTAL        ACCESS:        264 HIT:         98 MISS:        166
cpu0_L1I LOAD         ACCESS:        264 HIT:         98 MISS:        166
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194.9 cycles
cpu0_L2C TOTAL        ACCESS:      25694 HIT:       8685 MISS:      17009
cpu0_L2C LOAD         ACCESS:      22048 HIT:       6485 MISS:      15563
cpu0_L2C RFO          ACCESS:        783 HIT:         90 MISS:        693
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       1649 HIT:       1638 MISS:         11
cpu0_L2C TRANSLATION  ACCESS:       1214 HIT:        472 MISS:        742
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 282.5 cycles
cpu0_STLB TOTAL        ACCESS:       3862 HIT:       2274 MISS:       1588
cpu0_STLB LOAD         ACCESS:       3862 HIT:       2274 MISS:       1588
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 370.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7727
  ROW_BUFFER_MISS:       7583
 AVG DBUS CONGESTED CYCLE: 3.837
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          1
  FULL:          0
