
---------- Begin Simulation Statistics ----------
final_tick                                59500665000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202651                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691952                       # Number of bytes of host memory used
host_op_rate                                   204890                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   493.46                       # Real time elapsed on the host
host_tick_rate                              120578468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101104882                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059501                       # Number of seconds simulated
sim_ticks                                 59500665000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.990726                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4081624                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5039619                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352318                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5093579                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             103117                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          680951                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           577834                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6504910                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312065                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        38180                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101104882                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.190013                       # CPI: cycles per instruction
system.cpu.discardedOps                        975842                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48852753                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40568229                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6287902                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2998453                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.840327                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        119001330                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55083927     54.48%     54.48% # Class of committed instruction
system.cpu.op_class_0::IntMult                 173247      0.17%     54.65% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            269755      0.27%     54.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            261744      0.26%     55.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161944      0.16%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54439      0.05%     55.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           486404      0.48%     55.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33632      0.03%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::MemRead               38164635     37.75%     93.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6402755      6.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101104882                       # Class of committed instruction
system.cpu.tickCycles                       116002877                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6083                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          953                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        69156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       139814                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1794                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4289                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1794                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       389312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  389312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6083                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6083    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6083                       # Request fanout histogram
system.membus.respLayer1.occupancy           32273500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             7530500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3274                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            52700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           52700                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3780                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       199652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                210486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       451456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8362560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8814016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            70672                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013683                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.116172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  69705     98.63%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    967      1.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70672                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          136954000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         100340994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5670499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                62057                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64582                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2525                       # number of overall hits
system.l2.overall_hits::.cpu.data               62057                       # number of overall hits
system.l2.overall_hits::total                   64582                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4835                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6090                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1255                       # number of overall misses
system.l2.overall_misses::.cpu.data              4835                       # number of overall misses
system.l2.overall_misses::total                  6090                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96305500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    369315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        465620500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96305500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    369315000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       465620500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3780                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66892                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70672                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3780                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66892                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70672                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.332011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.072281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086173                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.332011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.072281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086173                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76737.450199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76383.660807                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76456.568144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76737.450199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76383.660807                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76456.568144                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6083                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6083                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83701500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    320652000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    404353500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83701500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    320652000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    404353500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.331746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.072191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.331746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.072191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086074                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66747.607656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66401.325326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66472.710833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66747.607656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66401.325326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66472.710833                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63773                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63773                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3170                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3170                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3170                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3170                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             48411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48411                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    325532500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     325532500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         52700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             52700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.081385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.081385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75899.393798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75899.393798                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    282642500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    282642500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.081385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.081385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65899.393798                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65899.393798                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96305500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96305500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.332011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.332011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76737.450199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76737.450199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83701500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83701500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.331746                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.331746                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66747.607656                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66747.607656                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     43782500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     43782500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.038472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80187.728938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80187.728938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          540                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          540                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     38009500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38009500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.038050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70387.962963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70387.962963                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5191.507795                       # Cycle average of tags in use
system.l2.tags.total_refs                      138854                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6083                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.826566                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1243.315780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3948.192015                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.037943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.120489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.158432                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6083                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.185638                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1116971                       # Number of tag accesses
system.l2.tags.data_accesses                  1116971                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          80256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         309056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             389312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6083                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1348825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5194160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6542986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1348825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1348825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1348825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5194160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6542986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6083                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6083                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     40547500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   30415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               154603750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6665.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25415.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6083                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    304.387803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.101532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.697640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          330     25.80%     25.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          523     40.89%     66.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          136     10.63%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           49      3.83%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      2.35%     83.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      1.80%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      1.17%     86.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.86%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          162     12.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1279                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 389312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  389312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45055580500                       # Total gap between requests
system.mem_ctrls.avgGap                    7406802.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       309056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1348825.261028595269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5194160.435013625771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32361000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    122242750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25806.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25314.30                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4469640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2375670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20041980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4696464240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1532074500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21558087360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27813513390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.448782                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56031862500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1986660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1482142500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4662420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2478135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23390640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4696464240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1581134970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21516773280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27824903685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.640214                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55923687250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1986660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1590317750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59500665000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17310964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17310964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17310964                       # number of overall hits
system.cpu.icache.overall_hits::total        17310964                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3780                       # number of overall misses
system.cpu.icache.overall_misses::total          3780                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    132592500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    132592500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    132592500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    132592500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17314744                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17314744                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17314744                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17314744                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000218                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000218                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000218                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000218                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35077.380952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35077.380952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35077.380952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35077.380952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3274                       # number of writebacks
system.cpu.icache.writebacks::total              3274                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3780                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3780                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3780                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3780                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128812500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128812500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34077.380952                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34077.380952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34077.380952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34077.380952                       # average overall mshr miss latency
system.cpu.icache.replacements                   3274                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17310964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17310964                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3780                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    132592500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    132592500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17314744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17314744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35077.380952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35077.380952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34077.380952                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34077.380952                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.483769                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17314744                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4580.620106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.483769                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34633268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34633268                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43856188                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43856188                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43864864                       # number of overall hits
system.cpu.dcache.overall_hits::total        43864864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        73230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73230                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        73377                       # number of overall misses
system.cpu.dcache.overall_misses::total         73377                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1448281000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1448281000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1448281000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1448281000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43929418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43929418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43938241                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43938241                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001670                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001670                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19777.154172                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19777.154172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19737.533560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19737.533560                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   110.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63773                       # number of writebacks
system.cpu.dcache.writebacks::total             63773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6476                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66891                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66891                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1115344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1115344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1122855000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1122855000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001522                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16708.279654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16708.279654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16786.338969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16786.338969                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65868                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37570711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37570711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    220626500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    220626500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37584899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37584899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15550.218495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15550.218495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    201719000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    201719000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14348.033288                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14348.033288                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6285477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6285477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1227654500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1227654500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6344519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6344519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20792.901663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20792.901663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        52695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        52695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    913625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    913625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17337.992219                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17337.992219                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8676                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8676                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          147                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          147                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8823                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8823                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016661                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016661                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          137                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          137                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7510500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7510500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015528                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015528                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 54821.167883                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54821.167883                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.311333                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43932087                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66892                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            656.761451                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.311333                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990538                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990538                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175821184                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175821184                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59500665000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
