

================================================================
== Vivado HLS Report for 'Filter_vertical'
================================================================
* Date:           Thu Oct 26 01:27:24 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        HW7_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.38|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  750820|  750820|  750820|  750820|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  750818|  750818|         9|          6|          1|  125136|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    718|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    327|
|Register         |        -|      -|     328|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      4|     328|   1045|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |Filter_HW_mac_mulcud_x_U7  |Filter_HW_mac_mulcud  | i0 + i1 * i2 |
    |Filter_HW_mac_mulcud_x_U8  |Filter_HW_mac_mulcud  | i0 + i1 * i2 |
    |Filter_HW_mac_muleOg_U5    |Filter_HW_mac_muleOg  | i0 + i1 * i2 |
    |Filter_HW_mac_mulfYi_U6    |Filter_HW_mac_mulfYi  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |Filter_vertical_bdEe  |        1|  0|   0|   270|    8|     1|         2160|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                      |        1|  0|   0|   270|    8|     1|         2160|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Sum_3_6_fu_900_p2              |     +    |      0|  0|  16|          16|          16|
    |Sum_4_6_fu_887_p2              |     +    |      0|  0|  16|          16|          16|
    |X_s_fu_384_p2                  |     +    |      0|  0|  16|           9|           1|
    |grp_fu_331_p2                  |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_364_p2  |     +    |      0|  0|  24|          17|           1|
    |sum_1_cast_mid2_v_fu_474_p2    |     +    |      0|  0|  17|          10|           9|
    |sum_2_cast_mid2_v_fu_501_p2    |     +    |      0|  0|  18|          11|          10|
    |sum_3_cast_mid2_v_fu_401_p2    |     +    |      0|  0|  18|          11|          11|
    |sum_4_cast_mid2_v_fu_415_p2    |     +    |      0|  0|  19|          12|          11|
    |sum_5_cast_mid2_v_fu_511_p2    |     +    |      0|  0|  19|          12|          12|
    |sum_6_cast1_mid2_v_fu_426_p2   |     +    |      0|  0|  19|          12|          12|
    |tmp10_fu_873_p2                |     +    |      0|  0|  21|          14|          14|
    |tmp1_fu_743_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_737_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_882_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_749_p2                 |     +    |      0|  0|  21|          14|          14|
    |tmp6_fu_867_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_861_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_895_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp_2_fu_521_p2                |     +    |      0|  0|  16|           9|           2|
    |tmp_3_fu_444_p2                |     +    |      0|  0|  16|           9|           2|
    |tmp_4_23_fu_454_p2             |     +    |      0|  0|  16|           9|           3|
    |tmp_4_fu_621_p2                |     +    |      0|  0|  16|           9|           3|
    |tmp_5_fu_569_p2                |     +    |      0|  0|  16|           9|           3|
    |tmp_10_1_fu_659_p2             |     -    |      0|  0|  20|          13|          13|
    |tmp_10_2_fu_691_p2             |     -    |      0|  0|  22|          15|          15|
    |tmp_10_4_fu_559_p2             |     -    |      0|  0|  22|          15|          15|
    |tmp_10_5_fu_715_p2             |     -    |      0|  0|  20|          13|          13|
    |tmp_8_1_fu_783_p2              |     -    |      0|  0|  20|          13|          13|
    |tmp_8_2_fu_815_p2              |     -    |      0|  0|  22|          15|          15|
    |tmp_8_4_fu_607_p2              |     -    |      0|  0|  22|          15|          15|
    |tmp_8_5_fu_839_p2              |     -    |      0|  0|  20|          13|          13|
    |ap_condition_889               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_893               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_900               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_905               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_909               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_913               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_918               |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten_fu_358_p2     |   icmp   |      0|  0|  18|          17|          14|
    |exitcond_fu_370_p2             |   icmp   |      0|  0|  13|           9|           9|
    |tmp_fu_436_p2                  |   icmp   |      0|  0|  13|           9|           1|
    |X_cast1_mid2_v_fu_390_p3       |  select  |      0|  0|   9|           1|           9|
    |Y_mid2_fu_376_p3               |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   8|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 718|         462|         394|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Input_r_address0                              |  27|          5|   19|         95|
    |Input_r_address1                              |  27|          5|   19|         95|
    |X_phi_fu_304_p4                               |   9|          2|    9|         18|
    |X_reg_300                                     |   9|          2|    9|         18|
    |Y_phi_fu_315_p4                               |   9|          2|    9|         18|
    |Y_reg_311                                     |   9|          2|    9|         18|
    |ap_NS_fsm                                     |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_precharge_reg_pp0_iter1_Sum_2_reg_322  |  15|          3|   16|         48|
    |buffer_address0                               |  41|          8|    9|         72|
    |buffer_address1                               |  41|          8|    9|         72|
    |buffer_d0                                     |  21|          4|    8|         32|
    |buffer_d1                                     |  15|          3|    8|         24|
    |indvar_flatten_phi_fu_293_p4                  |   9|          2|   17|         34|
    |indvar_flatten_reg_289                        |   9|          2|   17|         34|
    |reg_336                                       |   9|          2|    8|         16|
    |reg_341                                       |   9|          2|    8|         16|
    |reg_346                                       |   9|          2|    8|         16|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 327|         66|  184|        638|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |Input_load_3_reg_1136                         |   8|   0|    8|          0|
    |Input_load_6_reg_1143                         |   8|   0|    8|          0|
    |X_cast1_mid2_v_reg_1010                       |   9|   0|    9|          0|
    |X_reg_300                                     |   9|   0|    9|          0|
    |Y_1_reg_1155                                  |   9|   0|    9|          0|
    |Y_mid2_reg_996                                |   9|   0|    9|          0|
    |Y_reg_311                                     |   9|   0|    9|          0|
    |ap_CS_fsm                                     |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter1_Sum_2_reg_322  |  16|   0|   16|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_987     |   1|   0|    1|          0|
    |buffer_load_2_reg_1124                        |   8|   0|    8|          0|
    |buffer_load_5_reg_1130                        |   8|   0|    8|          0|
    |exitcond_flatten_reg_987                      |   1|   0|    1|          0|
    |indvar_flatten_next_reg_991                   |  17|   0|   17|          0|
    |indvar_flatten_reg_289                        |  17|   0|   17|          0|
    |reg_336                                       |   8|   0|    8|          0|
    |reg_341                                       |   8|   0|    8|          0|
    |reg_346                                       |   8|   0|    8|          0|
    |reg_353                                       |   8|   0|    8|          0|
    |sum2_reg_1039                                 |  17|   0|   17|          0|
    |sum5_reg_1089                                 |  17|   0|   17|          0|
    |sum_2_cast_mid2_v_v_reg_1020                  |   9|   0|   11|          2|
    |sum_4_cast_mid2_v_v_reg_1025                  |   9|   0|   12|          3|
    |sum_6_cast1_mid2_v_reg_1030                   |  12|   0|   12|          0|
    |tmp10_reg_1175                                |  14|   0|   14|          0|
    |tmp1_reg_1160                                 |  16|   0|   16|          0|
    |tmp4_reg_1104                                 |  16|   0|   16|          0|
    |tmp5_reg_1165                                 |  14|   0|   14|          0|
    |tmp6_reg_1170                                 |  16|   0|   16|          0|
    |tmp9_reg_1119                                 |  16|   0|   16|          0|
    |tmp_reg_1035                                  |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 328|   0|  333|          5|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_done            | out |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Filter_vertical | return value |
|Input_r_address0   | out |   19|  ap_memory |     Input_r     |     array    |
|Input_r_ce0        | out |    1|  ap_memory |     Input_r     |     array    |
|Input_r_q0         |  in |    8|  ap_memory |     Input_r     |     array    |
|Input_r_address1   | out |   19|  ap_memory |     Input_r     |     array    |
|Input_r_ce1        | out |    1|  ap_memory |     Input_r     |     array    |
|Input_r_q1         |  in |    8|  ap_memory |     Input_r     |     array    |
|Output_r_address0  | out |   23|  ap_memory |     Output_r    |     array    |
|Output_r_ce0       | out |    1|  ap_memory |     Output_r    |     array    |
|Output_r_we0       | out |    1|  ap_memory |     Output_r    |     array    |
|Output_r_d0        | out |    8|  ap_memory |     Output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

