{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446471540581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446471540586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 21:39:00 2015 " "Processing started: Mon Nov 02 21:39:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446471540586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446471540586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nios2Core2 -c Nios2Core2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nios2Core2 -c Nios2Core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446471540586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446471541377 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu2core.qsys " "Elaborating Qsys system entity \"cpu2core.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471558002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:29 Progress: Loading qsys/cpu2core.qsys " "2015.11.02.21:39:29 Progress: Loading qsys/cpu2core.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471569788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:31 Progress: Reading input file " "2015.11.02.21:39:31 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471571016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:31 Progress: Adding clk \[clock_source 14.1\] " "2015.11.02.21:39:31 Progress: Adding clk \[clock_source 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471571279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:32 Progress: Parameterizing module clk " "2015.11.02.21:39:32 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471572792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:32 Progress: Adding cpu_0 \[altera_nios2_gen2 14.1\] " "2015.11.02.21:39:32 Progress: Adding cpu_0 \[altera_nios2_gen2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471572807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Parameterizing module cpu_0 " "2015.11.02.21:39:33 Progress: Parameterizing module cpu_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Adding cpu_1 \[altera_nios2_gen2 14.1\] " "2015.11.02.21:39:33 Progress: Adding cpu_1 \[altera_nios2_gen2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Parameterizing module cpu_1 " "2015.11.02.21:39:33 Progress: Parameterizing module cpu_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.1\] " "2015.11.02.21:39:33 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Parameterizing module jtag_uart " "2015.11.02.21:39:33 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 14.1\] " "2015.11.02.21:39:33 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Parameterizing module onchip_memory_0 " "2015.11.02.21:39:33 Progress: Parameterizing module onchip_memory_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Adding onchip_memory_1 \[altera_avalon_onchip_memory2 14.1\] " "2015.11.02.21:39:33 Progress: Adding onchip_memory_1 \[altera_avalon_onchip_memory2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Parameterizing module onchip_memory_1 " "2015.11.02.21:39:33 Progress: Parameterizing module onchip_memory_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Adding pio_0 \[altera_avalon_pio 14.1\] " "2015.11.02.21:39:33 Progress: Adding pio_0 \[altera_avalon_pio 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Parameterizing module pio_0 " "2015.11.02.21:39:33 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Adding pio_1 \[altera_avalon_pio 14.1\] " "2015.11.02.21:39:33 Progress: Adding pio_1 \[altera_avalon_pio 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Parameterizing module pio_1 " "2015.11.02.21:39:33 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:33 Progress: Adding sysid \[altera_avalon_sysid_qsys 14.1\] " "2015.11.02.21:39:33 Progress: Adding sysid \[altera_avalon_sysid_qsys 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471573717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:34 Progress: Parameterizing module sysid " "2015.11.02.21:39:34 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471574484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:34 Progress: Adding timer_0 \[altera_avalon_timer 14.1\] " "2015.11.02.21:39:34 Progress: Adding timer_0 \[altera_avalon_timer 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471574486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:34 Progress: Parameterizing module timer_0 " "2015.11.02.21:39:34 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471574565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:34 Progress: Adding timer_1 \[altera_avalon_timer 14.1\] " "2015.11.02.21:39:34 Progress: Adding timer_1 \[altera_avalon_timer 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471574567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:34 Progress: Parameterizing module timer_1 " "2015.11.02.21:39:34 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471574568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:34 Progress: Building connections " "2015.11.02.21:39:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471574569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:34 Progress: Parameterizing connections " "2015.11.02.21:39:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471574685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:34 Progress: Validating " "2015.11.02.21:39:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471574690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.02.21:39:36 Progress: Done reading input file " "2015.11.02.21:39:36 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471576873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471578672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu2core.sysid: Time stamp will be automatically updated when this component is generated. " "Cpu2core.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471578673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu2core: Generating cpu2core \"cpu2core\" for QUARTUS_SYNTH " "Cpu2core: Generating cpu2core \"cpu2core\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471582144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0: \"cpu2core\" instantiated altera_nios2_gen2 \"cpu_0\" " "Cpu_0: \"cpu2core\" instantiated altera_nios2_gen2 \"cpu_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471592112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1: \"cpu2core\" instantiated altera_nios2_gen2 \"cpu_1\" " "Cpu_1: \"cpu2core\" instantiated altera_nios2_gen2 \"cpu_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471592664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'cpu2core_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'cpu2core_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471592875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl\} --name=cpu2core_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0001_jtag_uart_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0001_jtag_uart_gen//cpu2core_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl\} --name=cpu2core_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0001_jtag_uart_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0001_jtag_uart_gen//cpu2core_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471592875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'cpu2core_jtag_uart' " "Jtag_uart: Done RTL generation for module 'cpu2core_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471593390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"cpu2core\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"cpu2core\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471593405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Starting RTL generation for module 'cpu2core_onchip_memory_0' " "Onchip_memory_0: Starting RTL generation for module 'cpu2core_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471593426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=cpu2core_onchip_memory_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0002_onchip_memory_0_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0002_onchip_memory_0_gen//cpu2core_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_0:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=cpu2core_onchip_memory_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0002_onchip_memory_0_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0002_onchip_memory_0_gen//cpu2core_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471593427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Done RTL generation for module 'cpu2core_onchip_memory_0' " "Onchip_memory_0: Done RTL generation for module 'cpu2core_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471593817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: \"cpu2core\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\" " "Onchip_memory_0: \"cpu2core\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471593828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1: Starting RTL generation for module 'cpu2core_onchip_memory_1' " "Onchip_memory_1: Starting RTL generation for module 'cpu2core_onchip_memory_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471593840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=cpu2core_onchip_memory_1 --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0003_onchip_memory_1_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0003_onchip_memory_1_gen//cpu2core_onchip_memory_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_1:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=cpu2core_onchip_memory_1 --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0003_onchip_memory_1_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0003_onchip_memory_1_gen//cpu2core_onchip_memory_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471593840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1: Done RTL generation for module 'cpu2core_onchip_memory_1' " "Onchip_memory_1: Done RTL generation for module 'cpu2core_onchip_memory_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471594591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1: \"cpu2core\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_1\" " "Onchip_memory_1: \"cpu2core\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471594606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'cpu2core_pio_0' " "Pio_0: Starting RTL generation for module 'cpu2core_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471594622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl\} --name=cpu2core_pio_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0004_pio_0_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0004_pio_0_gen//cpu2core_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl\} --name=cpu2core_pio_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0004_pio_0_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0004_pio_0_gen//cpu2core_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471594622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'cpu2core_pio_0' " "Pio_0: Done RTL generation for module 'cpu2core_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471595052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"cpu2core\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"cpu2core\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471595059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"cpu2core\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"cpu2core\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471595084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpu2core\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpu2core\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471599894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu2core\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu2core\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471599922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu2core\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu2core\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471599929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu2core_cpu_0_cpu' " "Cpu: Starting RTL generation for module 'cpu2core_cpu_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471600017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=cpu2core_cpu_0_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0008_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0008_cpu_gen//cpu2core_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=cpu2core_cpu_0_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0008_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0008_cpu_gen//cpu2core_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471600018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:01 (*) Starting Nios II generation " "Cpu: # 2015.11.02 21:40:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:01 (*)   Checking for plaintext license. " "Cpu: # 2015.11.02 21:40:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:03 (*)   Plaintext license not found. " "Cpu: # 2015.11.02 21:40:03 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:03 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2015.11.02 21:40:03 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:03 (*)   Elaborating CPU configuration settings " "Cpu: # 2015.11.02 21:40:03 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:03 (*)   Creating all objects for CPU " "Cpu: # 2015.11.02 21:40:03 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:06 (*)   Generating RTL from CPU objects " "Cpu: # 2015.11.02 21:40:06 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:06 (*)   Creating plain-text RTL " "Cpu: # 2015.11.02 21:40:06 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:10 (*) Done Nios II generation " "Cpu: # 2015.11.02 21:40:10 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu2core_cpu_0_cpu' " "Cpu: Done RTL generation for module 'cpu2core_cpu_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu2core_cpu_1_cpu' " "Cpu: Starting RTL generation for module 'cpu2core_cpu_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=cpu2core_cpu_1_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0009_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0009_cpu_gen//cpu2core_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=cpu2core_cpu_1_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0009_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6741_7642858463900417138.dir/0009_cpu_gen//cpu2core_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471610383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:11 (*) Starting Nios II generation " "Cpu: # 2015.11.02 21:40:11 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:11 (*)   Checking for plaintext license. " "Cpu: # 2015.11.02 21:40:11 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:13 (*)   Plaintext license not found. " "Cpu: # 2015.11.02 21:40:13 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:13 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2015.11.02 21:40:13 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:13 (*)   Elaborating CPU configuration settings " "Cpu: # 2015.11.02 21:40:13 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:13 (*)   Creating all objects for CPU " "Cpu: # 2015.11.02 21:40:13 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:15 (*)   Generating RTL from CPU objects " "Cpu: # 2015.11.02 21:40:15 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:15 (*)   Creating plain-text RTL " "Cpu: # 2015.11.02 21:40:15 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.02 21:40:17 (*) Done Nios II generation " "Cpu: # 2015.11.02 21:40:17 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu2core_cpu_1_cpu' " "Cpu: Done RTL generation for module 'cpu2core_cpu_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu_1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu_1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_1_data_master_translator\" " "Cpu_1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_1_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_1_data_master_agent\" " "Cpu_1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_1_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471617998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu2core: Done \"cpu2core\" with 31 modules, 55 files " "Cpu2core: Done \"cpu2core\" with 31 modules, 55 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446471618325 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu2core.qsys " "Finished elaborating Qsys system entity \"cpu2core.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471619871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios2core2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios2core2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2Core2 " "Found entity 1: Nios2Core2" {  } { { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/cpu2core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/cpu2core.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core " "Found entity 1: cpu2core" {  } { { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620248 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu2core/submodules/altera_merlin_master_translator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu2core/submodules/altera_reset_synchronizer.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0 " "Found entity 1: cpu2core_cpu_0" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_register_bank_a_module " "Found entity 1: cpu2core_cpu_0_cpu_register_bank_a_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_cpu_0_cpu_register_bank_b_module " "Found entity 2: cpu2core_cpu_0_cpu_register_bank_b_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu2core_cpu_0_cpu_nios2_oci_debug " "Found entity 3: cpu2core_cpu_0_cpu_nios2_oci_debug" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu2core_cpu_0_cpu_nios2_oci_break " "Found entity 4: cpu2core_cpu_0_cpu_nios2_oci_break" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu2core_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: cpu2core_cpu_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu2core_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: cpu2core_cpu_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu2core_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: cpu2core_cpu_0_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu2core_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: cpu2core_cpu_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu2core_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: cpu2core_cpu_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu2core_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: cpu2core_cpu_0_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu2core_cpu_0_cpu_nios2_oci_pib " "Found entity 14: cpu2core_cpu_0_cpu_nios2_oci_pib" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu2core_cpu_0_cpu_nios2_oci_im " "Found entity 15: cpu2core_cpu_0_cpu_nios2_oci_im" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu2core_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: cpu2core_cpu_0_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu2core_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: cpu2core_cpu_0_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu2core_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: cpu2core_cpu_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu2core_cpu_0_cpu_nios2_ocimem " "Found entity 19: cpu2core_cpu_0_cpu_nios2_ocimem" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu2core_cpu_0_cpu_nios2_oci " "Found entity 20: cpu2core_cpu_0_cpu_nios2_oci" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu2core_cpu_0_cpu " "Found entity 21: cpu2core_cpu_0_cpu" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: cpu2core_cpu_0_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_debug_slave_tck " "Found entity 1: cpu2core_cpu_0_cpu_debug_slave_tck" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: cpu2core_cpu_0_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_oci_test_bench " "Found entity 1: cpu2core_cpu_0_cpu_oci_test_bench" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_test_bench " "Found entity 1: cpu2core_cpu_0_cpu_test_bench" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1 " "Found entity 1: cpu2core_cpu_1" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_register_bank_a_module " "Found entity 1: cpu2core_cpu_1_cpu_register_bank_a_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_cpu_1_cpu_register_bank_b_module " "Found entity 2: cpu2core_cpu_1_cpu_register_bank_b_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu2core_cpu_1_cpu_nios2_oci_debug " "Found entity 3: cpu2core_cpu_1_cpu_nios2_oci_debug" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu2core_cpu_1_cpu_nios2_oci_break " "Found entity 4: cpu2core_cpu_1_cpu_nios2_oci_break" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu2core_cpu_1_cpu_nios2_oci_xbrk " "Found entity 5: cpu2core_cpu_1_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu2core_cpu_1_cpu_nios2_oci_dbrk " "Found entity 6: cpu2core_cpu_1_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu2core_cpu_1_cpu_nios2_oci_itrace " "Found entity 7: cpu2core_cpu_1_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu2core_cpu_1_cpu_nios2_oci_td_mode " "Found entity 8: cpu2core_cpu_1_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu2core_cpu_1_cpu_nios2_oci_dtrace " "Found entity 9: cpu2core_cpu_1_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu2core_cpu_1_cpu_nios2_oci_fifo " "Found entity 13: cpu2core_cpu_1_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu2core_cpu_1_cpu_nios2_oci_pib " "Found entity 14: cpu2core_cpu_1_cpu_nios2_oci_pib" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu2core_cpu_1_cpu_nios2_oci_im " "Found entity 15: cpu2core_cpu_1_cpu_nios2_oci_im" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu2core_cpu_1_cpu_nios2_performance_monitors " "Found entity 16: cpu2core_cpu_1_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu2core_cpu_1_cpu_nios2_avalon_reg " "Found entity 17: cpu2core_cpu_1_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu2core_cpu_1_cpu_ociram_sp_ram_module " "Found entity 18: cpu2core_cpu_1_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu2core_cpu_1_cpu_nios2_ocimem " "Found entity 19: cpu2core_cpu_1_cpu_nios2_ocimem" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu2core_cpu_1_cpu_nios2_oci " "Found entity 20: cpu2core_cpu_1_cpu_nios2_oci" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu2core_cpu_1_cpu " "Found entity 21: cpu2core_cpu_1_cpu" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_debug_slave_sysclk " "Found entity 1: cpu2core_cpu_1_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_debug_slave_tck " "Found entity 1: cpu2core_cpu_1_cpu_debug_slave_tck" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_debug_slave_wrapper " "Found entity 1: cpu2core_cpu_1_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_oci_test_bench " "Found entity 1: cpu2core_cpu_1_cpu_oci_test_bench" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_test_bench " "Found entity 1: cpu2core_cpu_1_cpu_test_bench" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_irq_mapper " "Found entity 1: cpu2core_irq_mapper" {  } { { "db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_jtag_uart_sim_scfifo_w " "Found entity 1: cpu2core_jtag_uart_sim_scfifo_w" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620382 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_jtag_uart_scfifo_w " "Found entity 2: cpu2core_jtag_uart_scfifo_w" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620382 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu2core_jtag_uart_sim_scfifo_r " "Found entity 3: cpu2core_jtag_uart_sim_scfifo_r" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620382 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu2core_jtag_uart_scfifo_r " "Found entity 4: cpu2core_jtag_uart_scfifo_r" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620382 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu2core_jtag_uart " "Found entity 5: cpu2core_jtag_uart" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0 " "Found entity 1: cpu2core_mm_interconnect_0" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_cmd_demux " "Found entity 1: cpu2core_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_cmd_demux_002 " "Found entity 1: cpu2core_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_cmd_mux " "Found entity 1: cpu2core_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620407 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router " "Found entity 2: cpu2core_mm_interconnect_0_router" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620410 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_001 " "Found entity 2: cpu2core_mm_interconnect_0_router_001" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620413 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_002 " "Found entity 2: cpu2core_mm_interconnect_0_router_002" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_003_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620416 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_003 " "Found entity 2: cpu2core_mm_interconnect_0_router_003" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_004_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620419 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_004 " "Found entity 2: cpu2core_mm_interconnect_0_router_004" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_006_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620422 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_006 " "Found entity 2: cpu2core_mm_interconnect_0_router_006" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446471620424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_009_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620426 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_009 " "Found entity 2: cpu2core_mm_interconnect_0_router_009" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_rsp_demux " "Found entity 1: cpu2core_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_rsp_mux " "Found entity 1: cpu2core_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_rsp_mux_002 " "Found entity 1: cpu2core_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_onchip_memory_0 " "Found entity 1: cpu2core_onchip_memory_0" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_onchip_memory_1 " "Found entity 1: cpu2core_onchip_memory_1" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_pio_0 " "Found entity 1: cpu2core_pio_0" {  } { { "db/ip/cpu2core/submodules/cpu2core_pio_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_sysid " "Found entity 1: cpu2core_sysid" {  } { { "db/ip/cpu2core/submodules/cpu2core_sysid.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471620443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471620443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios2Core2 " "Elaborating entity \"Nios2Core2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446471620768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core cpu2core:inst " "Elaborating entity \"cpu2core\" for hierarchy \"cpu2core:inst\"" {  } { { "qsys/Nios2Core2.bdf" "inst" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471620793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0 cpu2core:inst\|cpu2core_cpu_0:cpu_0 " "Elaborating entity \"cpu2core_cpu_0\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\"" {  } { { "db/ip/cpu2core/cpu2core.v" "cpu_0" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471620864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu " "Elaborating entity \"cpu2core_cpu_0_cpu\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0.v" "cpu" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471620880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_test_bench cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_test_bench:the_cpu2core_cpu_0_cpu_test_bench " "Elaborating entity \"cpu2core_cpu_0_cpu_test_bench\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_test_bench:the_cpu2core_cpu_0_cpu_test_bench\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_register_bank_a_module cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a " "Elaborating entity \"cpu2core_cpu_0_cpu_register_bank_a_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "cpu2core_cpu_0_cpu_register_bank_a" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 4297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471621282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621285 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471621285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471621360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471621360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_register_bank_b_module cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b " "Elaborating entity \"cpu2core_cpu_0_cpu_register_bank_b_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "cpu2core_cpu_0_cpu_register_bank_b" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_debug cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_debug" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471621512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621512 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471621512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_break cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_break\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_break" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_xbrk cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_xbrk:the_cpu2core_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_xbrk:the_cpu2core_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_xbrk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_dbrk cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_dbrk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_itrace cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_itrace:the_cpu2core_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_itrace:the_cpu2core_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_itrace" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_dtrace cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_dtrace" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_td_mode cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace\|cpu2core_cpu_0_cpu_nios2_oci_td_mode:cpu2core_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace\|cpu2core_cpu_0_cpu_nios2_oci_td_mode:cpu2core_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "cpu2core_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_fifo cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_fifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_oci_test_bench cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_oci_test_bench:the_cpu2core_cpu_0_cpu_oci_test_bench " "Elaborating entity \"cpu2core_cpu_0_cpu_oci_test_bench\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_oci_test_bench:the_cpu2core_cpu_0_cpu_oci_test_bench\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621723 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu2core_cpu_0_cpu_oci_test_bench " "Entity \"cpu2core_cpu_0_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1756 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1446471621725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_pib cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_pib:the_cpu2core_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_pib:the_cpu2core_cpu_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_pib" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_im cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_im:the_cpu2core_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_im\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_im:the_cpu2core_cpu_0_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_im" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_avalon_reg cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_avalon_reg" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_ocimem cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_ocimem\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_ocimem" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_ociram_sp_ram_module cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"cpu2core_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "cpu2core_cpu_0_cpu_ociram_sp_ram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2374 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471621943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471621945 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2374 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471621945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471622041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471622041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_debug_slave_wrapper cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"cpu2core_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_debug_slave_wrapper" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_debug_slave_tck cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"cpu2core_cpu_0_cpu_debug_slave_tck\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "the_cpu2core_cpu_0_cpu_debug_slave_tck" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_debug_slave_sysclk cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"cpu2core_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "the_cpu2core_cpu_0_cpu_debug_slave_sysclk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "cpu2core_cpu_0_cpu_debug_slave_phy" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471622211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy " "Instantiated megafunction \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622213 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471622213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1 cpu2core:inst\|cpu2core_cpu_1:cpu_1 " "Elaborating entity \"cpu2core_cpu_1\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\"" {  } { { "db/ip/cpu2core/cpu2core.v" "cpu_1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu " "Elaborating entity \"cpu2core_cpu_1_cpu\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1.v" "cpu" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_test_bench cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_test_bench:the_cpu2core_cpu_1_cpu_test_bench " "Elaborating entity \"cpu2core_cpu_1_cpu_test_bench\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_test_bench:the_cpu2core_cpu_1_cpu_test_bench\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_register_bank_a_module cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a " "Elaborating entity \"cpu2core_cpu_1_cpu_register_bank_a_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "cpu2core_cpu_1_cpu_register_bank_a" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 4297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_register_bank_b_module cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b " "Elaborating entity \"cpu2core_cpu_1_cpu_register_bank_b_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "cpu2core_cpu_1_cpu_register_bank_b" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_debug cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_debug\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_debug" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_break cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_break\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_break" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_xbrk cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_xbrk:the_cpu2core_cpu_1_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_xbrk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_xbrk:the_cpu2core_cpu_1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_xbrk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_dbrk cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_dbrk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_dbrk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_itrace cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_itrace:the_cpu2core_cpu_1_cpu_nios2_oci_itrace " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_itrace\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_itrace:the_cpu2core_cpu_1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_itrace" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_dtrace cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_dtrace\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_dtrace" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_td_mode cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace\|cpu2core_cpu_1_cpu_nios2_oci_td_mode:cpu2core_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_td_mode\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace\|cpu2core_cpu_1_cpu_nios2_oci_td_mode:cpu2core_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "cpu2core_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_fifo cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_fifo\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_fifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471622889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_oci_test_bench cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_oci_test_bench:the_cpu2core_cpu_1_cpu_oci_test_bench " "Elaborating entity \"cpu2core_cpu_1_cpu_oci_test_bench\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_oci_test_bench:the_cpu2core_cpu_1_cpu_oci_test_bench\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623039 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu2core_cpu_1_cpu_oci_test_bench " "Entity \"cpu2core_cpu_1_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1756 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1446471623041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_pib cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_pib:the_cpu2core_cpu_1_cpu_nios2_oci_pib " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_pib\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_pib:the_cpu2core_cpu_1_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_pib" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_im cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_im:the_cpu2core_cpu_1_cpu_nios2_oci_im " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_im\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_im:the_cpu2core_cpu_1_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_im" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_avalon_reg cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_avalon_reg\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_avalon_reg" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_ocimem cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_ocimem\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_ocimem" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_ociram_sp_ram_module cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem\|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram " "Elaborating entity \"cpu2core_cpu_1_cpu_ociram_sp_ram_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem\|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "cpu2core_cpu_1_cpu_ociram_sp_ram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_debug_slave_wrapper cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper " "Elaborating entity \"cpu2core_cpu_1_cpu_debug_slave_wrapper\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_debug_slave_wrapper" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_debug_slave_tck cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck " "Elaborating entity \"cpu2core_cpu_1_cpu_debug_slave_tck\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" "the_cpu2core_cpu_1_cpu_debug_slave_tck" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_debug_slave_sysclk cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk " "Elaborating entity \"cpu2core_cpu_1_cpu_debug_slave_sysclk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" "the_cpu2core_cpu_1_cpu_debug_slave_sysclk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_jtag_uart cpu2core:inst\|cpu2core_jtag_uart:jtag_uart " "Elaborating entity \"cpu2core_jtag_uart\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\"" {  } { { "db/ip/cpu2core/cpu2core.v" "jtag_uart" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_jtag_uart_scfifo_w cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w " "Elaborating entity \"cpu2core_jtag_uart_scfifo_w\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "the_cpu2core_jtag_uart_scfifo_w" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "wfifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471623414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623416 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471623416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471623479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471623479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gc21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gc21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gc21 " "Found entity 1: a_dpfifo_gc21" {  } { { "db/a_dpfifo_gc21.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_gc21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471623508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471623508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gc21 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo " "Elaborating entity \"a_dpfifo_gc21\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471623541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471623541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_gc21.tdf" "fifo_state" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_gc21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471623608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471623608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d021 " "Found entity 1: dpram_d021" {  } { { "db/dpram_d021.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/dpram_d021.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471623712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471623712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d021 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram " "Elaborating entity \"dpram_d021\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\"" {  } { { "db/a_dpfifo_gc21.tdf" "FIFOram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_gc21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hcl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hcl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hcl1 " "Found entity 1: altsyncram_hcl1" {  } { { "db/altsyncram_hcl1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_hcl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471623807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471623807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hcl1 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\|altsyncram_hcl1:altsyncram1 " "Elaborating entity \"altsyncram_hcl1\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\|altsyncram_hcl1:altsyncram1\"" {  } { { "db/dpram_d021.tdf" "altsyncram1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/dpram_d021.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471623905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471623905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_gc21.tdf" "rd_ptr_count" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_gc21.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_jtag_uart_scfifo_r cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r " "Elaborating entity \"cpu2core_jtag_uart_scfifo_r\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "the_cpu2core_jtag_uart_scfifo_r" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471623922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "cpu2core_jtag_uart_alt_jtag_atlantic" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471624164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624165 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471624165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624882 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_onchip_memory_0 cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0 " "Elaborating entity \"cpu2core_onchip_memory_0\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\"" {  } { { "db/ip/cpu2core/cpu2core.v" "onchip_memory_0" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471624935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471625025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu2core_onchip_memory_0.hex " "Parameter \"init_file\" = \"cpu2core_onchip_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4352 " "Parameter \"maximum_depth\" = \"4352\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4352 " "Parameter \"numwords_a\" = \"4352\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625027 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471625027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odc1 " "Found entity 1: altsyncram_odc1" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471625145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471625145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_odc1 cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated " "Elaborating entity \"altsyncram_odc1\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_onchip_memory_1 cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1 " "Elaborating entity \"cpu2core_onchip_memory_1\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\"" {  } { { "db/ip/cpu2core/cpu2core.v" "onchip_memory_1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471625597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu2core_onchip_memory_1.hex " "Parameter \"init_file\" = \"cpu2core_onchip_memory_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4352 " "Parameter \"maximum_depth\" = \"4352\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4352 " "Parameter \"numwords_a\" = \"4352\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625599 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471625599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdc1 " "Found entity 1: altsyncram_pdc1" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471625687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471625687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdc1 cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated " "Elaborating entity \"altsyncram_pdc1\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471625689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_pio_0 cpu2core:inst\|cpu2core_pio_0:pio_0 " "Elaborating entity \"cpu2core_pio_0\" for hierarchy \"cpu2core:inst\|cpu2core_pio_0:pio_0\"" {  } { { "db/ip/cpu2core/cpu2core.v" "pio_0" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_sysid cpu2core:inst\|cpu2core_sysid:sysid " "Elaborating entity \"cpu2core_sysid\" for hierarchy \"cpu2core:inst\|cpu2core_sysid:sysid\"" {  } { { "db/ip/cpu2core/cpu2core.v" "sysid" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu2core_mm_interconnect_0\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu2core/cpu2core.v" "mm_interconnect_0" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_data_master_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_1_data_master_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_1_debug_mem_slave_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_1_s1_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "onchip_memory_1_s1_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "pio_1_s1_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_1_data_master_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_0_data_master_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_0_instruction_master_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_1_instruction_master_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471626995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router:router " "Elaborating entity \"cpu2core_mm_interconnect_0_router\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router:router\|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router:router\|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_001 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_001\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_001" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_001_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_001:router_001\|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_001:router_001\|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_002 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_002\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_002" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_002_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_002:router_002\|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_002:router_002\|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_003 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_003\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_003" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_003_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_003:router_003\|cpu2core_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_003:router_003\|cpu2core_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_004 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_004\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_004" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_004_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_004:router_004\|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_004_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_004:router_004\|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_006 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_006\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_006" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_006_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_006:router_006\|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_006_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_006:router_006\|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_009 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_009\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_009" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_009_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_009:router_009\|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_009_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_009:router_009\|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_cmd_demux cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu2core_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cmd_demux" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_cmd_demux_002 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"cpu2core_mm_interconnect_0_cmd_demux_002\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cmd_demux_002" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_cmd_mux cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu2core_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cmd_mux" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_rsp_demux cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu2core_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "rsp_demux" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_rsp_mux cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu2core_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "rsp_mux" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_rsp_mux_002 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"cpu2core_mm_interconnect_0_rsp_mux_002\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "rsp_mux_002" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_irq_mapper cpu2core:inst\|cpu2core_irq_mapper:irq_mapper " "Elaborating entity \"cpu2core_irq_mapper\" for hierarchy \"cpu2core:inst\|cpu2core_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu2core/cpu2core.v" "irq_mapper" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu2core:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu2core:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu2core/cpu2core.v" "rst_controller" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu2core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu2core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu2core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu2core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu2core:inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu2core:inst\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/cpu2core/cpu2core.v" "rst_controller_002" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471627837 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1446471630700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446471645663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446471646138 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446471647736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446471647837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446471647928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446471647944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446471647946 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1446471648891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld678592ff/alt_sld_fab.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471649180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471649180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471649183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471649183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471649194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471649194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471649263 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471649263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471649263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471649287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471649287 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "2 " "Converted the following 2 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a0 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a22 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a23 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a24 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a25 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a26 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a2 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a1 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a4 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a3 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a5 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a15 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a14 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a11 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a13 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a16 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a12 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a20 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a6 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a21 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a19 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a18 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a17 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a10 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a9 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a8 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a7 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a27 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a28 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a29 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a30 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a31 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a0 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a22 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a23 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a24 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a25 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a26 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a2 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a1 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a4 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a3 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a5 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a15 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a14 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a11 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a13 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a16 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a12 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a20 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a6 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a21 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a19 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a18 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a17 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a10 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a9 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a8 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a7 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a27 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a28 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a29 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a30 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a31 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655129 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1446471655129 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1446471655129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471655322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pdc1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4352 " "Parameter \"NUMWORDS_A\" = \"4352\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cpu2core_onchip_memory_1.hex " "Parameter \"INIT_FILE\" = \"cpu2core_onchip_memory_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471655330 ""}  } { { "db/altsyncram_pdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_pdc1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471655330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfc3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfc3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfc3 " "Found entity 1: altsyncram_kfc3" {  } { { "db/altsyncram_kfc3.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_kfc3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471655518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471655518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e7a " "Found entity 1: decode_e7a" {  } { { "db/decode_e7a.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/decode_e7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471656300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471656300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/mux_b3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471656410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471656410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471656522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4352 " "Parameter \"NUMWORDS_A\" = \"4352\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cpu2core_onchip_memory_0.hex " "Parameter \"INIT_FILE\" = \"cpu2core_onchip_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446471656529 ""}  } { { "db/altsyncram_odc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_odc1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446471656529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jfc3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jfc3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jfc3 " "Found entity 1: altsyncram_jfc3" {  } { { "db/altsyncram_jfc3.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_jfc3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446471656673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446471656673 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1446471658305 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3117 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 4114 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3117 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 4114 -1 0 } } { "db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" 280 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/cpu2core/submodules/altera_reset_synchronizer.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3735 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3735 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2318 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2318 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446471658584 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446471658585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471662131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1446471666201 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446471666491 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446471666492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471666720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.map.smsg " "Generated suppressed messages file E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1446471667768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446471669209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446471669209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4023 " "Implemented 4023 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446471669984 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446471669984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3486 " "Implemented 3486 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446471669984 ""} { "Info" "ICUT_CUT_TM_RAMS" "528 " "Implemented 528 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1446471669984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446471669984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446471670179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 21:41:10 2015 " "Processing ended: Mon Nov 02 21:41:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446471670179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446471670179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:34 " "Total CPU time (on all processors): 00:03:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446471670179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446471670179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446471673878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446471673883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 21:41:13 2015 " "Processing started: Mon Nov 02 21:41:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446471673883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1446471673883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Nios2Core2 -c Nios2Core2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Nios2Core2 -c Nios2Core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1446471673883 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1446471674110 ""}
{ "Info" "0" "" "Project  = Nios2Core2" {  } {  } 0 0 "Project  = Nios2Core2" 0 0 "Fitter" 0 0 1446471674111 ""}
{ "Info" "0" "" "Revision = Nios2Core2" {  } {  } 0 0 "Revision = Nios2Core2" 0 0 "Fitter" 0 0 1446471674112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1446471674404 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Nios2Core2 10M08SAE144C8GES " "Selected device 10M08SAE144C8GES for design \"Nios2Core2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446471674548 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage operating condition is not set. Assuming a default value of '1.2V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1446471674617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446471674621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446471674622 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446471675070 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1446471675869 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_BOOT_SEL~ 126 " "Pin ~ALTERA_BOOT_SEL~ is reserved at location 126" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_BOOT_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 15458 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446471675917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 15460 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446471675917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 15462 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446471675917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 15464 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446471675917 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1446471675917 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446471675920 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446471675920 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446471675920 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446471675920 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446471675933 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1446471676131 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446471678230 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1446471678230 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446471678363 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.sdc " "Reading SDC File: 'e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446471678378 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.sdc " "Reading SDC File: 'e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446471678446 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|hbreak_enabled clk_clk " "Register cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446471678553 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446471678553 "|Nios2Core2|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678555 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1446471678555 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471678670 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471678670 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471678670 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1446471678670 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1446471678671 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446471678672 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1446471678672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk_clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446471679451 ""}  } { { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 200 216 384 216 "clk_clk" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 15448 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446471679451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446471679451 ""}  } { { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 14922 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446471679451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu2core:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node cpu2core:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446471679452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node cpu2core:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 5066 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446471679452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|W_rf_wren " "Destination node cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|W_rf_wren" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3687 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 1588 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446471679452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 3384 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446471679452 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446471679452 ""}  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 2851 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446471679452 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu2core:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cpu2core:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446471679452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cpu2core:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 4890 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446471679452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|W_rf_wren " "Destination node cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3687 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 2749 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446471679452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 1994 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446471679452 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446471679452 ""}  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 355 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446471679452 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu2core:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cpu2core:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446471679453 ""}  } { { "db/ip/cpu2core/submodules/altera_reset_synchronizer.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 2832 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446471679453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu2core:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node cpu2core:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446471679453 ""}  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 7009 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446471679453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu2core:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node cpu2core:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446471679453 ""}  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 6946 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446471679453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446471681534 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446471681549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446471681551 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446471681567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446471681588 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1446471681612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1446471681612 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446471681623 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446471681817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1446471681828 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446471681828 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446471682450 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1446471682481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446471684962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446471687032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446471687141 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446471689336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446471689336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446471691503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446471694398 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446471694398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446471694960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446471694964 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1446471694964 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446471694964 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.15 " "Total time spent on timing analysis during the Fitter is 1.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1446471695231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446471695421 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1446471695422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446471699912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446471700069 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1446471700069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446471704683 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446471706716 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_clk 3.3-V LVTTL 27 " "Pin clk_clk uses I/O standard 3.3-V LVTTL at 27" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_clk" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 200 216 384 216 "clk_clk" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 244 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446471707318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_reset_n 3.3-V LVTTL 121 " "Pin reset_reset_n uses I/O standard 3.3-V LVTTL at 121" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_reset_n" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 320 216 384 336 "reset_reset_n" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 245 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446471707318 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1446471707318 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "pio_0_export 3.3-V LVTTL 141 " "Pin pio_0_export uses I/O standard 3.3-V LVTTL located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1446471707319 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "pio_1_export 3.3-V LVTTL 140 " "Pin pio_1_export uses I/O standard 3.3-V LVTTL located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1446471707319 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "reset_reset_n 3.3-V LVTTL 121 " "Pin reset_reset_n uses I/O standard 3.3-V LVTTL located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1446471707319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.fit.smsg " "Generated suppressed messages file E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446471707932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1220 " "Peak virtual memory: 1220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446471710463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 21:41:50 2015 " "Processing ended: Mon Nov 02 21:41:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446471710463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446471710463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446471710463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446471710463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1446471713168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446471713172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 21:41:52 2015 " "Processing started: Mon Nov 02 21:41:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446471713172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1446471713172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Nios2Core2 -c Nios2Core2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Nios2Core2 -c Nios2Core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1446471713173 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1446471714669 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/../../../cpu2core.sopcinfo " "The file, E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/../../../cpu2core.sopcinfo, is not embedded into sof file as expected.  Some tool, such as SystemConsole, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tool, such as SystemConsole, may not function fully." 0 0 "Assembler" 0 -1 1446471714684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446471715074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 21:41:55 2015 " "Processing ended: Mon Nov 02 21:41:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446471715074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446471715074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446471715074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1446471715074 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1446471715785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1446471717861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446471717866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 21:41:57 2015 " "Processing started: Mon Nov 02 21:41:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446471717866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446471717866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Nios2Core2 -c Nios2Core2 " "Command: quartus_sta Nios2Core2 -c Nios2Core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446471717866 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1446471718023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446471718355 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage operating condition is not set. Assuming a default value of '1.2V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1446471718355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446471718400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446471718400 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446471719268 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1446471719268 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1446471719347 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.sdc " "Reading SDC File: 'e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1446471719369 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.sdc " "Reading SDC File: 'e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1446471719409 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|hbreak_enabled clk_clk " "Register cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446471719485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1446471719485 "|Nios2Core2|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719552 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1446471719552 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471719630 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471719630 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471719630 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1446471719630 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1446471719634 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1446471719675 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1446471719694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.304 " "Worst-case setup slack is 44.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.304               0.000 altera_reserved_tck  " "   44.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471719706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.459 " "Worst-case hold slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 altera_reserved_tck  " "    0.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471719718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.934 " "Worst-case recovery slack is 47.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.934               0.000 altera_reserved_tck  " "   47.934               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471719725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.371 " "Worst-case removal slack is 1.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.371               0.000 altera_reserved_tck  " "    1.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471719731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.652 " "Worst-case minimum pulse width slack is 49.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.652               0.000 altera_reserved_tck  " "   49.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471719736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471719736 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1446471719789 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446471719794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1446471719854 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1446471719854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1446471724557 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|hbreak_enabled clk_clk " "Register cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446471724866 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1446471724866 "|Nios2Core2|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724867 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1446471724867 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471724874 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471724874 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471724874 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1446471724874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.518 " "Worst-case setup slack is 44.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.518               0.000 altera_reserved_tck  " "   44.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471724894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.411 " "Worst-case hold slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 altera_reserved_tck  " "    0.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471724904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.110 " "Worst-case recovery slack is 48.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.110               0.000 altera_reserved_tck  " "   48.110               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471724910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.281 " "Worst-case removal slack is 1.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.281               0.000 altera_reserved_tck  " "    1.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471724918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.677 " "Worst-case minimum pulse width slack is 49.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.677               0.000 altera_reserved_tck  " "   49.677               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471724924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471724924 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1446471724938 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446471724942 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|hbreak_enabled clk_clk " "Register cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446471725428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1446471725428 "|Nios2Core2|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1446471725430 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471725437 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471725437 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446471725437 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1446471725437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.202 " "Worst-case setup slack is 48.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.202               0.000 altera_reserved_tck  " "   48.202               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471725450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471725460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.641 " "Worst-case recovery slack is 49.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.641               0.000 altera_reserved_tck  " "   49.641               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471725467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.488 " "Worst-case removal slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 altera_reserved_tck  " "    0.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471725473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.273 " "Worst-case minimum pulse width slack is 49.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.273               0.000 altera_reserved_tck  " "   49.273               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446471725478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446471725478 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1446471725490 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446471726468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446471726468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446471726709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 21:42:06 2015 " "Processing ended: Mon Nov 02 21:42:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446471726709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446471726709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446471726709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446471726709 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446471727490 ""}
