Source Block: hdl/library/util_dacfifo/util_dacfifo.v@115:141@HdlStmProcess
      dma_ready_d <= 1'b1;                                // Fifo is always ready
      dma_xfer_req_ff <= dma_xfer_req;
    end
  end

  always @(posedge dma_clk) begin
    if(dma_rst == 1'b1) begin
      dma_waddr <= 'b0;
      dma_lastaddr <= 'b0;
      dma_xfer_out <= 1'b0;
    end else begin
      if (dma_valid && dma_xfer_req) begin
        dma_waddr <= dma_waddr + 1;
        dma_xfer_out <= 1'b0;
      end
      if (dma_xfer_last) begin
        dma_lastaddr <= dma_waddr;
        dma_waddr <= 'b0;
        dma_xfer_out <= 1'b1;
      end
    end
  end

  assign dma_wren = dma_valid & dma_xfer_req;

  // sync lastaddr to dac clock domain


Diff Content:
- 123       dma_lastaddr <= 'b0;
- 124       dma_xfer_out <= 1'b0;
- 126       if (dma_valid && dma_xfer_req) begin
- 128         dma_xfer_out <= 1'b0;
- 130       if (dma_xfer_last) begin
- 131         dma_lastaddr <= dma_waddr;
- 133         dma_xfer_out <= 1'b1;
+ 124       dma_waddr_g <= 'b0;
+ 124       dma_xfer_out_fifo <= 1'b0;
+ 124       dma_xfer_out_bypass <= 1'b0;
+ 126       if (dma_wren_s == 1'b1) begin
+ 128         dma_xfer_out_fifo <= 1'b0;
+ 131       if (dma_xfer_last == 1'b1) begin
+ 133         dma_xfer_out_fifo <= 1'b1;
+ 134       dma_waddr_g <= b2g(dma_waddr);
+ 134       dma_xfer_out_bypass <= dma_xfer_req;

Clone Blocks:
