// Seed: 483007020
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_7 ** id_4 - 1 !== 1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input  tri0 id_0,
    input  wand id_1,
    output tri1 id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    input  wor  id_5
);
  tri id_7;
  assign id_7 = id_5;
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
