4:44:21 PM - ARM Physical IP, Inc.
4:44:21 PM - Linux cadpc06 4.18.0-553.27.1.el8_10.x86_64 #1 SMP Fri Oct 18 06:18:15 EDT 2024 x86_64 x86_64 x86_64 GNU/Linux
4:44:21 PM - Version 2008Q3V1
4:44:21 PM - GUI version 5.6.13
4:44:21 PM - 
4:44:21 PM - CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
4:44:21 PM - 
4:44:21 PM - Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
4:44:21 PM - 
4:44:21 PM - Use of this Software is subject to the terms and conditions of the
4:44:21 PM - applicable license agreement with ARM Physical IP, Inc. 
4:44:21 PM - In addition, this Software is protected by patents, copyright law 
4:44:21 PM - and international treaties.
4:44:21 PM - 
4:44:21 PM - The copyright notice(s) in this Software does not indicate actual or
4:44:21 PM - intended publication of this Software.
4:44:21 PM - 
4:44:21 PM - High Speed/Density Single Port Register File Generator, IBM CMRF8SF-LPVT Process
4:44:21 PM - 
4:44:21 PM - Log file is ACI.log
4:44:21 PM - 
5:02:26 PM - command: /courses/ee6321/share/mem_comp/rf1shd/bin/rf1shd postscript -instname RF1SHD -words 64 -bits 16 -frequency 2 -ring_width 2.0 -mux 2 -write_mask off -wp_size 8 -top_layer "m6-m8_m4" -power_type rings -horiz met3 -vert met2 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 4 -asvm on -corners ff_1p32v_m55c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_m55c
5:02:26 PM - PostScript Datasheet generator succeeded, created:
5:02:26 PM -    RF1SHD.ps
5:05:49 PM - ASCII Datatable updated
5:06:11 PM - initialized Generic parameters to defaults
5:06:13 PM - ASCII Datatable updated
5:06:23 PM - ASCII Datatable updated
5:11:35 PM - command: /courses/ee6321/share/mem_comp/rf1shd/bin/rf1shd verilog -instname RF1SHD -words 64 -bits 16 -frequency 100 -ring_width 2.0 -mux 2 -write_mask off -wp_size 8 -top_layer "m6-m8_m4" -power_type rings -horiz met3 -vert met2 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 4 -asvm on -corners ff_1p32v_m55c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_m55c
5:11:35 PM - Verilog Model generator succeeded, created:
5:11:35 PM -    RF1SHD.v
5:16:09 PM - command: /courses/ee6321/share/mem_comp/rf1shd/bin/rf1shd verilog -instname RF1SHD -words 64 -bits 16 -frequency 100 -ring_width 2.0 -mux 2 -write_mask off -wp_size 8 -top_layer "m6-m8_m4" -power_type rings -horiz met3 -vert met2 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 4 -asvm on -corners ff_1p32v_m55c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_m55c
5:16:09 PM - Verilog Model generator succeeded, created:
5:16:09 PM -    RF1SHD.v
5:16:10 PM - command: /courses/ee6321/share/mem_comp/rf1shd/bin/rf1shd synopsys -instname RF1SHD -words 64 -bits 16 -frequency 100 -ring_width 2.0 -mux 2 -write_mask off -wp_size 8 -top_layer "m6-m8_m4" -power_type rings -horiz met3 -vert met2 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 4 -asvm on -libname USERLIB -corners ff_1p32v_m55c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_m55c
5:16:11 PM - Synopsys Model generator succeeded, created:
5:16:11 PM -    RF1SHD_ff_1p32v_m55c_syn.lib
5:16:11 PM -    RF1SHD_ff_1p65v_125c_syn.lib
5:16:11 PM -    RF1SHD_tt_1p2v_25c_syn.lib
5:16:11 PM -    RF1SHD_ss_1p08v_m55c_syn.lib
5:16:11 PM - command: /courses/ee6321/share/mem_comp/rf1shd/bin/rf1shd primetime -instname RF1SHD -words 64 -bits 16 -frequency 100 -ring_width 2.0 -mux 2 -write_mask off -wp_size 8 -top_layer "m6-m8_m4" -power_type rings -horiz met3 -vert met2 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 4 -asvm on -corners ff_1p32v_m55c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_m55c
5:16:12 PM - PrimeTime Model generator succeeded, created:
5:16:12 PM -    RF1SHD_ff_1p32v_m55c.data
5:16:12 PM -    RF1SHD_ff_1p65v_125c.data
5:16:12 PM -    RF1SHD_tt_1p2v_25c.data
5:16:12 PM -    RF1SHD_ss_1p08v_m55c.data
5:16:12 PM -    RF1SHD.mod
