$date
  Sun Sep 22 03:12:28 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module fsm_moore_tb $end
$var reg 1 ! clk_int $end
$var reg 1 " reset_int $end
$var reg 1 # yout_int $end
$var reg 2 $ ain_int[1:0] $end
$scope module dut $end
$var reg 1 % reset $end
$var reg 1 & clk $end
$var reg 2 ' ain[1:0] $end
$var reg 1 ( yout $end
$comment state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b00 $
1%
0&
b00 '
0(
#5000000
1!
1&
#10000000
0!
0&
#15000000
1!
1&
#20000000
0!
0"
0%
0&
#25000000
1!
1&
#30000000
0!
0&
#35000000
1!
1&
#40000000
0!
b11 $
0&
b11 '
#45000000
1!
1&
#50000000
0!
b10 $
0&
b10 '
#55000000
1!
1&
#60000000
0!
b00 $
0&
b00 '
#65000000
1!
1#
1&
1(
#70000000
0!
0&
#75000000
1!
1&
#80000000
0!
b10 $
0&
b10 '
#85000000
1!
1&
#90000000
0!
b00 $
0&
b00 '
#95000000
1!
0#
1&
0(
#100000000
0!
b11 $
0&
b11 '
#105000000
1!
1&
#110000000
0!
b00 $
0&
b00 '
#115000000
1!
1#
1&
1(
#120000000
0!
b01 $
0&
b01 '
#125000000
1!
1&
#130000000
0!
b00 $
0&
b00 '
#135000000
1!
0#
1&
0(
#140000000
0!
b10 $
0&
b10 '
#145000000
1!
1&
#150000000
0!
b11 $
0&
b11 '
#155000000
1!
1&
#160000000
0!
b00 $
0&
b00 '
#165000000
1!
1#
1&
1(
#170000000
0!
1"
1%
0&
#175000000
1!
0#
1&
0(
#180000000
0!
0"
0%
0&
#185000000
1!
1&
#190000000
0!
b10 $
0&
b10 '
#195000000
1!
1&
#200000000
0!
0&
#205000000
1!
1&
#210000000
0!
0&
#215000000
1!
1&
#220000000
0!
b00 $
0&
b00 '
#225000000
1!
1#
1&
1(
#230000000
0!
0&
#235000000
1!
1&
#240000000
0!
0&
#245000000
1!
1&
#250000000
0!
1"
1%
0&
