// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtb_axi4_ram.h for the primary calling header

#ifndef VERILATED_VTB_AXI4_RAM___024ROOT_H_
#define VERILATED_VTB_AXI4_RAM___024ROOT_H_  // guard

#include "verilated.h"
class Vtb_axi4_ram_tb_axi4_ram;


class Vtb_axi4_ram__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtb_axi4_ram___024root final : public VerilatedModule {
  public:
    // CELLS
    Vtb_axi4_ram_tb_axi4_ram* tb_axi4_ram;

    // DESIGN SPECIFIC STATE
    VL_IN8(clk,0,0);
    VL_IN8(reset,0,0);
    CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
    CData/*0:0*/ __VactContinue;
    IData/*31:0*/ __VstlIterCount;
    IData/*31:0*/ __VactIterCount;
    VlUnpacked<CData/*0:0*/, 2> __Vm_traceActivity;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VactTriggered;
    VlTriggerVec<1> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtb_axi4_ram__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vtb_axi4_ram___024root(Vtb_axi4_ram__Syms* symsp, const char* v__name);
    ~Vtb_axi4_ram___024root();
    VL_UNCOPYABLE(Vtb_axi4_ram___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
