`timescale 1ns / 1ps

module NotGate(
input A,
output B
    );
    
assign B=~A;

endmodule
