{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# OpenTPU Code\n",
    "\n",
    "`matrix.py`\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from functools import reduce\n",
    "from pyrtl import *\n",
    "from pyrtl import rtllib\n",
    "from pyrtl.rtllib import multipliers"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Multiply and Accumulate Unit (MAC)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# set_debug_mode()\n",
    "globali = 0  # To give unique numbers to each MAC\n",
    "\n",
    "\n",
    "def MAC(\n",
    "    data_width, matrix_size, data_in, acc_in, switchw, weight_in, weight_we, weight_tag\n",
    "):\n",
    "    \"\"\"Multiply-Accumulate unit with programmable weight.\n",
    "    Inputs\n",
    "    data_in: The 8-bit activation value to multiply by weight.\n",
    "    acc_in: 32-bit value to accumulate with product.\n",
    "    switchw: Control signal; when 1, switch to using the other weight buffer.\n",
    "    weight_in: 8-bit value to write to the secondary weight buffer.\n",
    "    weight_we: When high, weights are being written; if tag matches, store weights.\n",
    "               Otherwise, pass them through with incremented tag.\n",
    "    weight_tag: If equal to 255, weight is for this row; store it.\n",
    "\n",
    "    Outputs\n",
    "    out: Result of the multiply accumulate; moves one cell down to become acc_in.\n",
    "    data_reg: data_in, stored in a pipeline register for cell to the right.\n",
    "    switch_reg: switchw, stored in a pipeline register for cell to the right.\n",
    "    weight_reg: weight_in, stored in a pipeline register for cell below.\n",
    "    weight_we_reg: weight_we, stored in a pipeline register for cell below.\n",
    "    weight_tag_reg: weight_tag, incremented and stored in a pipeline register for cell below\n",
    "    \"\"\"\n",
    "    global globali\n",
    "    # Check lengths of inupts\n",
    "    if len(weight_in) != len(data_in) != data_width:\n",
    "        raise Exception(\"Expected 8-bit value in MAC.\")\n",
    "    if len(switchw) != len(weight_we) != 1:\n",
    "        raise Exception(\"Expected 1-bit control signal in MAC.\")\n",
    "\n",
    "    # Should never switch weight buffers while they're changing\n",
    "    # rtl_assert(~(weight_we & switchw), Exception(\"Cannot switch weight values when they're being loaded!\"))\n",
    "\n",
    "    # Use two buffers to store weight and next weight to use.\n",
    "    wbuf1, wbuf2 = Register(len(weight_in), f\"MAC{globali}_wbuf1\"), Register(\n",
    "        len(weight_in), f\"MAC{globali}_wbuf2\"\n",
    "    )\n",
    "\n",
    "    # Track which buffer is current and which is secondary.\n",
    "    current_buffer_reg = Register(1, f\"MAC{globali}_cur_buf\")\n",
    "    with conditional_assignment:\n",
    "        with switchw:\n",
    "            current_buffer_reg.next |= ~current_buffer_reg\n",
    "    current_buffer = (\n",
    "        current_buffer_reg ^ switchw\n",
    "    )  # reflects change in same cycle switchw goes high\n",
    "\n",
    "    # When told, store a new weight value in the secondary buffer\n",
    "    with conditional_assignment:\n",
    "        with weight_we & (weight_tag == Const(matrix_size - 1)):\n",
    "            with current_buffer == 0:  # If 0, wbuf1 is current; if 1, wbuf2 is current\n",
    "                wbuf2.next |= weight_in\n",
    "            with otherwise:\n",
    "                wbuf1.next |= weight_in\n",
    "\n",
    "    # Do the actual MAC operation\n",
    "    weight = select(current_buffer, wbuf2, wbuf1)\n",
    "    # probe(weight, \"weight\" + str(globali))\n",
    "    globali += 1\n",
    "    # inlen = max(len(weight), len(data_in))\n",
    "    # product = weight.sign_extended(inlen*2) * data_in.sign_extended(inlen*2)\n",
    "    # product = product[:inlen*2]\n",
    "    product = (weight * data_in)[:32]\n",
    "    # plen = len(weight) + len(data_in)\n",
    "    # product = weight.sign_extended(plen) * data_in.sign_extended(plen)\n",
    "    # product = product[:plen]\n",
    "    l = max(len(product), len(acc_in)) + 1\n",
    "    out = (product.sign_extended(l) + acc_in.sign_extended(l))[:-1]\n",
    "\n",
    "    # product = rtllib.multipliers.signed_tree_multiplier(weight, data_in)\n",
    "    # l = max(len(product), len(acc_in))\n",
    "    # out = product.sign_extended(l) + acc_in.sign_extended(l)\n",
    "\n",
    "    if len(out) > 32:\n",
    "        out = out[:32]\n",
    "\n",
    "    # For values that need to be forward to the right/bottom, store in pipeline registers\n",
    "    data_reg = Register(\n",
    "        len(data_in), f\"MAC{globali}_data_reg\"\n",
    "    )  # pipeline register, holds data value for cell to the right\n",
    "    data_reg.next <<= data_in\n",
    "    switch_reg = Register(\n",
    "        1, f\"MAC{globali}_switch_reg\"\n",
    "    )  # pipeline register, holds switch control signal for cell to the right\n",
    "    switch_reg.next <<= switchw\n",
    "    acc_reg = Register(\n",
    "        len(out), f\"MAC{globali}_accumulator_reg\"\n",
    "    )  # output value for MAC below\n",
    "    acc_reg.next <<= out\n",
    "    weight_reg = Register(\n",
    "        len(weight_in), f\"MAC{globali}_weight_reg\"\n",
    "    )  # pipeline register, holds weight input for cell below\n",
    "    weight_reg.next <<= weight_in\n",
    "    weight_we_reg = Register(\n",
    "        1, f\"MAC{globali}_weight_we\"\n",
    "    )  # pipeline register, holds weight write enable signal for cell below\n",
    "    weight_we_reg.next <<= weight_we\n",
    "    weight_tag_reg = Register(\n",
    "        len(weight_tag), f\"MAC{globali}_weight_tag\"\n",
    "    )  # pipeline register, holds weight tag for cell below\n",
    "    weight_tag_reg.next <<= (weight_tag + 1)[\n",
    "        : len(weight_tag)\n",
    "    ]  # increment tag as it passes down rows\n",
    "\n",
    "    return acc_reg, data_reg, switch_reg, weight_reg, weight_we_reg, weight_tag_reg"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Matrix Multiply Array (systolic)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def MMArray(data_width, matrix_size, data_in, new_weights, weights_in, weights_we):\n",
    "    \"\"\"\n",
    "    data_in: 256-array of 8-bit activation values from systolic_setup buffer\n",
    "    new_weights: 256-array of 1-bit control values indicating that new weight should be used\n",
    "    weights_in: output of weight FIFO (8 x matsize x matsize bit wire)\n",
    "    weights_we: 1-bit signal to begin writing new weights into the matrix\n",
    "    \"\"\"\n",
    "\n",
    "    # For signals going to the right, store in a var; for signals going down, keep a list\n",
    "    # For signals going down, keep a copy of inputs to top row to connect to later\n",
    "    weights_in_top = [\n",
    "        WireVector(data_width, f\"weight_in_{i}\") for i in range(matrix_size)\n",
    "    ]  # input weights to top row\n",
    "    weights_in_last = [x for x in weights_in_top]\n",
    "    weights_enable_top = [\n",
    "        WireVector(1, f\"weight_enable_{i}\") for i in range(matrix_size)\n",
    "    ]  # weight we to top row\n",
    "    weights_enable = [x for x in weights_enable_top]\n",
    "    weights_tag_top = [\n",
    "        WireVector(data_width, f\"weight_tag_{i}\") for i in range(matrix_size)\n",
    "    ]  # weight row tag to top row\n",
    "    weights_tag = [x for x in weights_tag_top]\n",
    "    data_out = [Const(0) for i in range(matrix_size)]  # will hold output from final row\n",
    "    # Build array of MACs\n",
    "    for i in range(matrix_size):  # for each row\n",
    "        din = data_in[i]\n",
    "        switchin = new_weights[i]\n",
    "        # probe(switchin, \"switch\" + str(i))\n",
    "        for j in range(matrix_size):  # for each column\n",
    "            acc_out, din, switchin, newweight, newwe, newtag = MAC(\n",
    "                data_width,\n",
    "                matrix_size,\n",
    "                din,\n",
    "                data_out[j],\n",
    "                switchin,\n",
    "                weights_in_last[j],\n",
    "                weights_enable[j],\n",
    "                weights_tag[j],\n",
    "            )\n",
    "            # probe(data_out[j], \"MACacc{}_{}\".format(i, j))\n",
    "            # probe(acc_out, \"MACout{}_{}\".format(i, j))\n",
    "            # probe(din, \"MACdata{}_{}\".format(i, j))\n",
    "            weights_in_last[j] = newweight\n",
    "            weights_enable[j] = newwe\n",
    "            weights_tag[j] = newtag\n",
    "            data_out[j] = acc_out\n",
    "\n",
    "    # Handle weight reprogramming\n",
    "    programming = Register(\n",
    "        1, \"weight_programming_reg\"\n",
    "    )  # when 1, we're in the process of loading new weights\n",
    "    size = 1\n",
    "    while pow(2, size) < matrix_size:\n",
    "        size = size + 1\n",
    "    progstep = Register(\n",
    "        size, \"progstep_reg\"\n",
    "    )  # 256 steps to program new weights (also serves as tag input)\n",
    "    with conditional_assignment:\n",
    "        with weights_we & (~programming):\n",
    "            programming.next |= 1\n",
    "        with programming & (progstep == matrix_size - 1):\n",
    "            programming.next |= 0\n",
    "        with otherwise:\n",
    "            pass\n",
    "        with programming:  # while programming, increment state each cycle\n",
    "            progstep.next |= progstep + 1\n",
    "        with otherwise:\n",
    "            progstep.next |= Const(0)\n",
    "\n",
    "    # Divide FIFO output into rows (each row datawidth x matrixsize bits)\n",
    "    rowsize = data_width * matrix_size\n",
    "    weight_arr = [\n",
    "        weights_in[i * rowsize : i * rowsize + rowsize] for i in range(matrix_size)\n",
    "    ]\n",
    "    # Mux the wire for this row\n",
    "    current_weights_wire = mux(progstep, *weight_arr)\n",
    "    # Split the wire into an array of 8-bit values\n",
    "    current_weights = [\n",
    "        current_weights_wire[i * data_width : i * data_width + data_width]\n",
    "        for i in reversed(range(matrix_size))\n",
    "    ]\n",
    "\n",
    "    # Connect top row to input and control signals\n",
    "    for i, win in enumerate(weights_in_top):\n",
    "        # From the current 256-array, select the byte for this column\n",
    "        win <<= current_weights[i]\n",
    "    for we in weights_enable_top:\n",
    "        # Whole row gets same signal: high when programming new weights\n",
    "        we <<= programming\n",
    "    for wt in weights_tag_top:\n",
    "        # Tag is same for whole row; use state index (runs from 0 to 255)\n",
    "        wt <<= progstep\n",
    "\n",
    "    return [x.sign_extended(32) for x in data_out]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Accumulators\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "def accum(size, data_in, waddr, wen, wclear, raddr, lastvec, id):\n",
    "    \"\"\"A single 32-bit accumulator with 2^size 32-bit buffers.\n",
    "    On wen, writes data_in to the specified address (waddr) if wclear is high;\n",
    "    otherwise, it performs an accumulate at the specified address (buffer[waddr] += data_in).\n",
    "    lastvec is a control signal indicating that the operation being stored now is the\n",
    "    last vector of a matrix multiply instruction (at the final accumulator, this becomes\n",
    "    a \"done\" signal).\n",
    "    \"\"\"\n",
    "\n",
    "    mem = MemBlock(bitwidth=32, addrwidth=size, name=f\"accumulator_memory_{id}\")\n",
    "\n",
    "    # Writes\n",
    "    with conditional_assignment:\n",
    "        with wen:\n",
    "            with wclear:\n",
    "                mem[waddr] |= data_in\n",
    "            with otherwise:\n",
    "                mem[waddr] |= (data_in + mem[waddr])[: mem.bitwidth]\n",
    "\n",
    "    # Read\n",
    "    data_out = mem[raddr]\n",
    "\n",
    "    # Pipeline registers\n",
    "    waddrsave = Register(len(waddr), f\"acc_waddrsave_{id}\")\n",
    "    waddrsave.next <<= waddr\n",
    "    wensave = Register(1, f\"acc_wensave_{id}\")\n",
    "    wensave.next <<= wen\n",
    "    wclearsave = Register(1, f\"acc_wclearsave_{id}\")\n",
    "    wclearsave.next <<= wclear\n",
    "    lastsave = Register(1, f\"acc_lastsave_{id}\")\n",
    "    lastsave.next <<= lastvec\n",
    "\n",
    "    return data_out, waddrsave, wensave, wclearsave, lastsave\n",
    "\n",
    "\n",
    "def accumulators(accsize, datas_in, waddr, we, wclear, raddr, lastvec):\n",
    "    \"\"\"\n",
    "    Produces array of accumulators of same dimension as datas_in.\n",
    "    \"\"\"\n",
    "\n",
    "    # probe(we, \"accum_wen\")\n",
    "    # probe(wclear, \"accum_wclear\")\n",
    "    # probe(waddr, \"accum_waddr\")\n",
    "\n",
    "    accout = [None for i in range(len(datas_in))]\n",
    "    waddrin = waddr\n",
    "    wein = we\n",
    "    wclearin = wclear\n",
    "    lastvecin = lastvec\n",
    "    for i, x in enumerate(datas_in):\n",
    "        # probe(x, \"acc_{}_in\".format(i))\n",
    "        # probe(wein, \"acc_{}_we\".format(i))\n",
    "        # probe(waddrin, \"acc_{}_waddr\".format(i))\n",
    "        dout, waddrin, wein, wclearin, lastvecin = accum(\n",
    "            accsize, x, waddrin, wein, wclearin, raddr, lastvecin, i\n",
    "        )\n",
    "        accout[i] = dout\n",
    "        done = lastvecin\n",
    "\n",
    "    return accout, done"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Weight FIFO\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def FIFO(matsize, mem_data, mem_valid, advance_fifo):\n",
    "    \"\"\"\n",
    "    matsize is the length of one row of the Matrix.\n",
    "    mem_data is the connection from the DRAM controller, which is assumed to be 64 bytes wide.\n",
    "    mem_valid is a one bit control signal from the controller indicating that the read completed and the current value is valid.\n",
    "    advance_fifo signals to drop the tile at the end of the FIFO and advance everything forward.\n",
    "\n",
    "    Output\n",
    "    tile, ready, full\n",
    "    tile: entire tile at the front of the queue (8 x matsize x matsize bits)\n",
    "    ready: the tile output is valid\n",
    "    full: there is no room in the FIFO\n",
    "    \"\"\"\n",
    "\n",
    "    # probe(mem_data, \"fifo_dram_in\")\n",
    "    # probe(mem_valid, \"fifo_dram_valid\")\n",
    "    # probe(advance_fifo, \"weights_advance_fifo\")\n",
    "\n",
    "    # Make some size parameters, declare state register\n",
    "    totalsize = matsize * matsize  # total size of a tile in bytes\n",
    "    tilesize = totalsize * 8  # total size of a tile in bits\n",
    "    ddrwidth = int(len(mem_data) / 8)  # width from DDR in bytes (typically 64)\n",
    "    size = 1\n",
    "    while pow(2, size) < (\n",
    "        totalsize / ddrwidth\n",
    "    ):  # compute log of number of transfers required\n",
    "        size = size + 1\n",
    "    state = Register(\n",
    "        size, \"fifo_state\"\n",
    "    )  # Number of reads to receive (each read is ddrwidth bytes)\n",
    "    startup = Register(1, \"fifo_startup\")\n",
    "    startup.next <<= 1\n",
    "\n",
    "    # probe(state, \"fifo_state\")\n",
    "\n",
    "    # Declare top row of buffer: need to write to it in ddrwidth-byte chunks\n",
    "    topbuf = [\n",
    "        Register(ddrwidth * 8, f\"fifo_topbuf_{i}\")\n",
    "        for i in range(max(1, int(totalsize / ddrwidth)))\n",
    "    ]\n",
    "\n",
    "    # Latch command to advance FIFO, since it may not complete immediately\n",
    "    droptile = Register(1, \"fifo_droptile\")\n",
    "    clear_droptile = WireVector(1)\n",
    "    with conditional_assignment:\n",
    "        with advance_fifo:\n",
    "            droptile.next |= 1\n",
    "        with clear_droptile:\n",
    "            droptile.next |= 0\n",
    "\n",
    "    # probe(droptile, \"fifo_droptile\")\n",
    "    # probe(clear_droptile, \"fifo_clear_droptile\")\n",
    "\n",
    "    # When we get data from DRAM controller, write to next buffer space\n",
    "    with conditional_assignment:\n",
    "        with mem_valid:\n",
    "            state.next |= (\n",
    "                state + 1\n",
    "            )  # state tracks which ddrwidth-byte chunk we're writing to\n",
    "            for i, reg in enumerate(\n",
    "                reversed(topbuf)\n",
    "            ):  # enumerate a decoder for write-enable signals\n",
    "                # probe(reg, \"fifo_reg{}\".format(i))\n",
    "                with state == Const(i, bitwidth=size):\n",
    "                    reg.next |= mem_data\n",
    "\n",
    "    # Track when first buffer is filled and when data moves out of it\n",
    "    full = Register(1, \"fifo_full\")  # goes high when last chunk of top buffer is filled\n",
    "    cleartop = WireVector(1, \"fifo_cleartop\")\n",
    "    with conditional_assignment:\n",
    "        with mem_valid & (\n",
    "            state == Const(len(topbuf) - 1)\n",
    "        ):  # writing the last buffer spot now\n",
    "            full.next |= 1\n",
    "        with cleartop:  # advancing FIFO, so buffer becomes empty\n",
    "            full.next |= 0\n",
    "\n",
    "    # Build buffers for remainder of FIFO\n",
    "    buf2, buf3, buf4 = (\n",
    "        Register(tilesize, \"fifo_buf2\"),\n",
    "        Register(tilesize, \"fifo_buf3\"),\n",
    "        Register(tilesize, \"fifo_buf4\"),\n",
    "    )\n",
    "    # probe(concat_list(topbuf), \"buf1\")\n",
    "    # probe(buf2, \"buf2\")\n",
    "    # probe(buf3, \"buf3\")\n",
    "    # probe(buf4, \"buf4\")\n",
    "    # probe(full, \"buf1_full\")\n",
    "    # If a given row is empty, track that so we can fill immediately\n",
    "    empty2, empty3, empty4 = (\n",
    "        Register(1, \"fifo_empty2\"),\n",
    "        Register(1, \"fifo_empty3\"),\n",
    "        Register(1, \"fifo_empty4\"),\n",
    "    )\n",
    "    # probe(empty2, \"buf2_empty\")\n",
    "    # probe(empty3, \"buf3_empty\")\n",
    "    # probe(empty4, \"buf4_empty\")\n",
    "\n",
    "    # Handle moving data between the buffers\n",
    "    with conditional_assignment:\n",
    "        with ~startup:\n",
    "            empty2.next |= 1\n",
    "            empty3.next |= 1\n",
    "            empty4.next |= 1\n",
    "        with full & empty2:  # First buffer is full, second is empty\n",
    "            buf2.next |= concat_list(topbuf)  # move data to second buffer\n",
    "            cleartop |= 1  # empty the first buffer\n",
    "            empty2.next |= 0  # mark the second buffer as non-empty\n",
    "        with empty3 & ~empty2:  # Third buffer is empty and second is full\n",
    "            buf3.next |= buf2\n",
    "            empty3.next |= 0\n",
    "            empty2.next |= 1\n",
    "        with empty4 & ~empty3:  # Fourth buffer is empty and third is full\n",
    "            buf4.next |= buf3\n",
    "            empty4.next |= 0\n",
    "            empty3.next |= 1\n",
    "        with droptile:\n",
    "            empty4.next |= (\n",
    "                1  # mark fourth buffer as free; tiles will advance automatically\n",
    "            )\n",
    "            clear_droptile |= 1\n",
    "\n",
    "    ready = (\n",
    "        startup & (~empty4) & (~droptile)\n",
    "    )  # there is data in final buffer and we're not about to change it\n",
    "\n",
    "    return buf4, ready, full"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Systolic Setup (activation inputs)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "def systolic_setup(\n",
    "    data_width, matsize, vec_in, waddr, valid, clearbit, lastvec, switch\n",
    "):\n",
    "    \"\"\"Buffers vectors from the unified SRAM buffer so that they can be fed along diagonals to the\n",
    "    Matrix Multiply array.\n",
    "\n",
    "    matsize: row size of Matrix\n",
    "    vec_in: row read from unified buffer\n",
    "    waddr: the accumulator address this vector is bound for\n",
    "    valid: this is a valid vector; write it when done\n",
    "    clearbit: if 1, store result (default accumulate)\n",
    "    lastvec: this is the last vector of a matrix\n",
    "    switch: use the next weights tile beginning with this vector\n",
    "\n",
    "    Output\n",
    "    next_row: diagonal cross-cut of vectors to feed to MM array\n",
    "    switchout: switch signals for MM array\n",
    "    addrout: write address for first accumulator\n",
    "    weout: write enable for first accumulator\n",
    "    clearout: clear signal for first accumulator\n",
    "    doneout: done signal for first accumulator\n",
    "    \"\"\"\n",
    "\n",
    "    # Use a diagonal set of buffer so that when a vector is read from SRAM, it \"falls\" into\n",
    "    # the correct diagonal pattern.\n",
    "    # The last column of buffers need extra bits for control signals, which propagate down\n",
    "    # and into the accumulators.\n",
    "\n",
    "    addrreg = Register(len(waddr), \"systolic_address_reg\")\n",
    "    addrreg.next <<= waddr\n",
    "    wereg = Register(1, \"systolic_write_enable_reg\")\n",
    "    wereg.next <<= valid\n",
    "    clearreg = Register(1, \"systolic_clear_reg\")\n",
    "    clearreg.next <<= clearbit\n",
    "    donereg = Register(1, \"systolic_done_reg\")\n",
    "    donereg.next <<= lastvec\n",
    "    topreg = Register(data_width, \"systolic_top_reg\")\n",
    "\n",
    "    firstcolumn = [\n",
    "        topreg,\n",
    "    ] + [Register(data_width, f\"systolic_-{i}\") for i in range(matsize - 1)]\n",
    "    lastcolumn = [None for i in range(matsize)]\n",
    "    lastcolumn[0] = topreg\n",
    "\n",
    "    # Generate switch signals to matrix; propagate down\n",
    "    switchout = [None for i in range(matsize)]\n",
    "    switchout[0] = Register(1, \"systolic_switch_out_reg0\")\n",
    "    switchout[0].next <<= switch\n",
    "    for i in range(1, len(switchout)):\n",
    "        switchout[i] = Register(1, f\"systolic_switch_out_reg{i}\")\n",
    "        switchout[i].next <<= switchout[i - 1]\n",
    "\n",
    "    # Generate control pipeline for address, clear, and done signals\n",
    "    addrout = addrreg\n",
    "    weout = wereg\n",
    "    clearout = clearreg\n",
    "    doneout = lastvec\n",
    "    # probe(clearout, \"sys_clear_in\")\n",
    "    # Need one extra cycle of delay for control signals before giving them to first accumulator\n",
    "    # But we already did registers for first row, so cancels out\n",
    "    for i in range(0, matsize):\n",
    "        a = Register(len(addrout), f\"systolic_addrout_{i}\")\n",
    "        a.next <<= addrout\n",
    "        addrout = a\n",
    "        w = Register(1, f\"systolic_we_out_{i}\")\n",
    "        w.next <<= weout\n",
    "        weout = w\n",
    "        c = Register(1, f\"systolic_clear_out_{i}\")\n",
    "        c.next <<= clearout\n",
    "        clearout = c\n",
    "        d = Register(1, f\"systolic_done_out_{i}\")\n",
    "        d.next <<= doneout\n",
    "        doneout = d\n",
    "    # probe(clearout, \"sys_clear_out\")\n",
    "\n",
    "    # Generate buffers in a diagonal pattern\n",
    "    for row in range(1, matsize):  # first row is done\n",
    "        left = firstcolumn[row]\n",
    "        lastcolumn[row] = left\n",
    "        for column in range(0, row):  # first column is done\n",
    "            buf = Register(data_width, f\"systolic_buf_{row},{column}\")\n",
    "            buf.next <<= left\n",
    "            left = buf\n",
    "            lastcolumn[row] = left  # holds final column for output\n",
    "\n",
    "    # Connect first column to input data\n",
    "    datain = [\n",
    "        vec_in[i * data_width : i * data_width + data_width] for i in range(matsize)\n",
    "    ]\n",
    "    for din, reg in zip(datain, firstcolumn):\n",
    "        reg.next <<= din\n",
    "\n",
    "    return lastcolumn, switchout, addrout, weout, clearout, doneout"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Display Systolic Setup\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "ename": "NameError",
     "evalue": "name 'SVG' is not defined",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[7], line 23\u001b[0m\n\u001b[1;32m     10\u001b[0m swap_reg \u001b[38;5;241m=\u001b[39m Register(\u001b[38;5;241m1\u001b[39m, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mswap_reg\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m     12\u001b[0m matin, switchout, addrout, weout, clearout, doneout \u001b[38;5;241m=\u001b[39m systolic_setup(\n\u001b[1;32m     13\u001b[0m     data_width\u001b[38;5;241m=\u001b[39mD_WIDTH,\n\u001b[1;32m     14\u001b[0m     matsize\u001b[38;5;241m=\u001b[39mMATSIZE,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     20\u001b[0m     switch\u001b[38;5;241m=\u001b[39mswap_reg,\n\u001b[1;32m     21\u001b[0m )\n\u001b[0;32m---> 23\u001b[0m \u001b[43mSVG\u001b[49m(block_to_svg(split_state\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m))\n",
      "\u001b[0;31mNameError\u001b[0m: name 'SVG' is not defined"
     ]
    }
   ],
   "source": [
    "reset_working_block()\n",
    "\n",
    "D_WIDTH = 8\n",
    "MATSIZE = 3\n",
    "\n",
    "accum_waddr = Register(32, \"accum_waddr\")\n",
    "vec_valid = WireVector(1, \"vec_valid\")\n",
    "overwrite_reg = Register(1, \"overwrite_reg\")\n",
    "lastvec = WireVector(1, \"lastvec\")\n",
    "swap_reg = Register(1, \"swap_reg\")\n",
    "\n",
    "matin, switchout, addrout, weout, clearout, doneout = systolic_setup(\n",
    "    data_width=D_WIDTH,\n",
    "    matsize=MATSIZE,\n",
    "    vec_in=concat_list(input_list([f\"inputRow_{i+1}\" for i in range(MATSIZE)], 8)),\n",
    "    waddr=accum_waddr,\n",
    "    valid=vec_valid,\n",
    "    clearbit=overwrite_reg,\n",
    "    lastvec=lastvec,\n",
    "    switch=swap_reg,\n",
    ")\n",
    "\n",
    "SVG(block_to_svg(split_state=False))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Matrix Multiply Unit\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def MMU(\n",
    "    data_width,\n",
    "    matrix_size,\n",
    "    accum_size,\n",
    "    vector_in,\n",
    "    accum_raddr,\n",
    "    accum_waddr,\n",
    "    vec_valid,\n",
    "    accum_overwrite,\n",
    "    lastvec,\n",
    "    switch_weights,\n",
    "    ddr_data,\n",
    "    ddr_valid,\n",
    "):  # , weights_in, weights_we):\n",
    "\n",
    "    logn1 = 1\n",
    "    while pow(2, logn1) < (matrix_size + 1):\n",
    "        logn1 = logn1 + 1\n",
    "    logn = 1\n",
    "    while pow(2, logn) < (matrix_size):\n",
    "        logn = logn + 1\n",
    "\n",
    "    programming = Register(\n",
    "        1, \"mmu_program_new_weight_reg\"\n",
    "    )  # if high, we're programming new weights now\n",
    "    waiting = WireVector(1)  # if high, a switch is underway and we're waiting\n",
    "\n",
    "    weights_wait = Register(\n",
    "        logn1, \"mmu_weights_wait\"\n",
    "    )  # counts cycles since last weight push\n",
    "    weights_count = Register(\n",
    "        logn, \"mmu_weights_count\"\n",
    "    )  # counts cycles of current weight push\n",
    "    startup = Register(1, \"mmu_startup\")\n",
    "    startup.next <<= 1  # 0 only in first cycle\n",
    "    weights_we = WireVector(1, \"mmu_weights_we\")\n",
    "    done_programming = WireVector(1, \"mmu_done_programming\")\n",
    "    first_tile = Register(\n",
    "        1, \"mmu_first_tile\"\n",
    "    )  # Tracks if we've programmed the first tile yet\n",
    "\n",
    "    # rtl_assert(~(switch_weights & (weights_wait != 0)), Exception(\"Weights are not ready to switch. Need a minimum of {} + 1 cycles since last switch.\".format(matrix_size)))\n",
    "\n",
    "    # FIFO\n",
    "    weights_tile, tile_ready, full = FIFO(\n",
    "        matsize=matrix_size,\n",
    "        mem_data=ddr_data,\n",
    "        mem_valid=ddr_valid,\n",
    "        advance_fifo=done_programming,\n",
    "    )\n",
    "    # probe(tile_ready, \"tile_ready\")\n",
    "    # probe(weights_tile, \"FIFO_weights_out\")\n",
    "\n",
    "    matin, switchout, addrout, weout, clearout, doneout = systolic_setup(\n",
    "        data_width=data_width,\n",
    "        matsize=matrix_size,\n",
    "        vec_in=vector_in,\n",
    "        waddr=accum_waddr,\n",
    "        valid=vec_valid,\n",
    "        clearbit=accum_overwrite,\n",
    "        lastvec=lastvec,\n",
    "        switch=switch_weights,\n",
    "    )\n",
    "\n",
    "    mouts = MMArray(\n",
    "        data_width=data_width,\n",
    "        matrix_size=matrix_size,\n",
    "        data_in=matin,\n",
    "        new_weights=switchout,\n",
    "        weights_in=weights_tile,\n",
    "        weights_we=weights_we,\n",
    "    )\n",
    "\n",
    "    accout, done = accumulators(\n",
    "        accsize=accum_size,\n",
    "        datas_in=mouts,\n",
    "        waddr=addrout,\n",
    "        we=weout,\n",
    "        wclear=clearout,\n",
    "        raddr=accum_raddr,\n",
    "        lastvec=doneout,\n",
    "    )\n",
    "\n",
    "    switchstart = switchout[0]\n",
    "    totalwait = Const(matrix_size + 1)\n",
    "    waiting <<= weights_wait != totalwait  # if high, we have to wait\n",
    "\n",
    "    # probe(waiting, \"waiting\")\n",
    "\n",
    "    with conditional_assignment:\n",
    "        with ~startup:  # when we start, configure values to be ready to accept a new tile\n",
    "            weights_wait.next |= totalwait\n",
    "        with waiting:  # need to wait for switch to finish propagating\n",
    "            weights_wait.next |= weights_wait + 1\n",
    "        with ~first_tile & tile_ready:  # start programming the first tile\n",
    "            weights_wait.next |= (\n",
    "                totalwait  # we don't have to swait for a switch to clear\n",
    "            )\n",
    "            programming.next |= 1  # begin programming weights\n",
    "            weights_count.next |= 0\n",
    "            first_tile.next |= 1\n",
    "        with switchstart:  # Weight switch initiated; begin waiting\n",
    "            weights_wait.next |= 0\n",
    "            programming.next |= 1\n",
    "            weights_count.next |= 0\n",
    "        with programming:  # We're pushing new weights now\n",
    "            with weights_count == Const(matrix_size - 1):  # We've reached the end\n",
    "                programming.next |= 0\n",
    "                done_programming |= 1\n",
    "            with (\n",
    "                otherwise\n",
    "            ):  # Still programming; increment count and keep write signal high\n",
    "                weights_count.next |= weights_count + 1\n",
    "                weights_we |= 1\n",
    "\n",
    "    \"\"\"\n",
    "    with conditional_assignment:\n",
    "        with startup == 0:  # When we start, we're ready to push weights as soon as FIFO is ready\n",
    "            weights_wait.next |= totalwait\n",
    "        with switchout:  # Got a switch signal; start wait count\n",
    "            weights_wait.next |= 1  \n",
    "        with weights_wait != totalwait:  # Stall on the final number\n",
    "            weights_wait.next |= weights_wait + 1\n",
    "        with weights_count != 0:  # If we've started programming new weights, reset\n",
    "            weights_wait.next |= 0\n",
    "        with otherwise:\n",
    "            pass\n",
    "\n",
    "        with ~startup:\n",
    "            pass\n",
    "        with (weights_wait == totalwait) & tile_ready:  # Ready to push new weights in\n",
    "            weights_count.next |= 1\n",
    "        with weights_count == Const(matrix_size):  # Finished pushing new weights\n",
    "            done_programming |= 1\n",
    "            weights_count.next |= 0\n",
    "        with otherwise:  # We're pushing weights now; increment count\n",
    "            weights_count.next |= weights_count + 1\n",
    "            weights_we |= 1\n",
    "    \"\"\"\n",
    "\n",
    "    return accout, done"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[2, 2, 8, 6, 10, 6, 2, 8, 10, 9, 8, 1, 1, 3, 6, 4]\n"
     ]
    }
   ],
   "source": [
    "reset_working_block()\n",
    "\n",
    "\n",
    "def build_all(input_vectors, weights_vectors):\n",
    "    DATWIDTH = 8\n",
    "    MATSIZE = 4\n",
    "    ACCSIZE = 8\n",
    "\n",
    "    L = len(input_vectors)\n",
    "\n",
    "    ins = [probe(Input(DATWIDTH)) for i in range(MATSIZE)]\n",
    "    invec = concat_list(ins)\n",
    "    swap = Input(1, \"swap\")\n",
    "    waddr = Input(8, \"waddr\")\n",
    "    lastvec = Input(1, \"lastvec\")\n",
    "    valid = Input(1, \"valid\")\n",
    "    raddr = Input(8, \"raddr\")  # accumulator read address to read out answers\n",
    "    donesig = Output(1, \"done\")\n",
    "\n",
    "    outs = [Output(32, name=\"out{}\".format(str(i))) for i in range(MATSIZE)]\n",
    "\n",
    "    # ws = [ Const(item, bitwidth=DATWIDTH) for sublist in weights_vectors for item in sublist ]  # flatten weight matrix\n",
    "    # ws = concat_list(ws)  # combine weights into single wire\n",
    "    ws = [\n",
    "        item for sublist in weights_vectors for item in sublist\n",
    "    ]  # flatten weight matrix\n",
    "    print(ws)\n",
    "    # ws = reduce(lambda x, y : (x<<8)+y, ws)  # \"concat\" weights into one integer\n",
    "\n",
    "    weightsdata = Input(64 * 8, \"weights_data\")\n",
    "    weightsvalid = Input(1, \"weights_valid\")\n",
    "\n",
    "    accout, done = MMU(\n",
    "        data_width=DATWIDTH,\n",
    "        matrix_size=MATSIZE,\n",
    "        accum_size=ACCSIZE,\n",
    "        vector_in=invec,\n",
    "        accum_raddr=raddr,\n",
    "        accum_waddr=waddr,\n",
    "        vec_valid=valid,\n",
    "        accum_overwrite=Const(0),\n",
    "        lastvec=lastvec,\n",
    "        switch_weights=swap,\n",
    "        ddr_data=weightsdata,\n",
    "        ddr_valid=weightsvalid,\n",
    "    )\n",
    "\n",
    "    donesig <<= done\n",
    "    for out, accout in zip(outs, accout):\n",
    "        out <<= accout\n",
    "\n",
    "\n",
    "weights = [[2, 2, 8, 6], [10, 6, 2, 8], [10, 9, 8, 1], [1, 3, 6, 4]]  # reversed\n",
    "\n",
    "vectors = [\n",
    "    [12, 7, 2, 6],\n",
    "    [21, 21, 18, 8],\n",
    "    [1, 4, 18, 11],\n",
    "    [6, 3, 25, 15],\n",
    "    [21, 12, 1, 15],\n",
    "    [1, 6, 13, 8],\n",
    "    [24, 25, 18, 1],\n",
    "    [2, 5, 13, 6],\n",
    "    [19, 3, 1, 17],\n",
    "    [25, 10, 20, 10],\n",
    "]\n",
    "\n",
    "build_all(vectors, weights)\n",
    "\n",
    "with open(\"systolic.svg\", \"w\") as f:\n",
    "    svg = block_to_svg(split_state=False)\n",
    "    f.write(svg)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### MMU Top Level Module\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def MMU_top(\n",
    "    data_width,\n",
    "    matrix_size,\n",
    "    accum_size,\n",
    "    ub_size,\n",
    "    start,\n",
    "    start_addr,\n",
    "    nvecs,\n",
    "    dest_acc_addr,\n",
    "    overwrite,\n",
    "    swap_weights,\n",
    "    ub_rdata,\n",
    "    accum_raddr,\n",
    "    weights_dram_in,\n",
    "    weights_dram_valid,\n",
    "):\n",
    "    \"\"\"\n",
    "\n",
    "    Outputs\n",
    "    ub_raddr: read address for unified buffer\n",
    "    \"\"\"\n",
    "\n",
    "    # probe(ub_rdata, \"ub_mm_rdata\")\n",
    "\n",
    "    accum_waddr = Register(accum_size, \"mmuTOP_accum_waddr\")\n",
    "    vec_valid = WireVector(1, \"mmuTOP_vec_valid\")\n",
    "    overwrite_reg = Register(1, \"mmuTOP_overwrite_reg\")\n",
    "    last = WireVector(1, \"mmuTOP_last\")\n",
    "    swap_reg = Register(1, \"mmuTOP_swap_reg\")\n",
    "\n",
    "    busy = Register(1, \"mmuTOP_busy_reg\")\n",
    "    N = Register(len(nvecs), \"mmuTOP_nvecs\")\n",
    "    ub_raddr = Register(ub_size, \"mmuTOP_ub_raddr\")\n",
    "\n",
    "    rtl_assert(\n",
    "        ~(start & busy),\n",
    "        Exception(\n",
    "            \"Cannot dispatch new MM instruction while previous instruction is still being issued.\"\n",
    "        ),\n",
    "    )\n",
    "\n",
    "    # probe(vec_valid, \"MM_vec_valid_issue\")\n",
    "    # probe(busy, \"MM_busy\")\n",
    "\n",
    "    # Vector issue control logic\n",
    "    with conditional_assignment:\n",
    "        with start:  # new instruction being issued\n",
    "            accum_waddr.next |= dest_acc_addr\n",
    "            overwrite_reg.next |= overwrite\n",
    "            swap_reg.next |= swap_weights\n",
    "            busy.next |= 1\n",
    "            N.next |= nvecs\n",
    "            ub_raddr.next |= start_addr  # begin issuing next cycle\n",
    "        with busy:  # We're issuing a vector this cycle\n",
    "            vec_valid |= 1\n",
    "            swap_reg.next |= 0\n",
    "            N.next |= N - 1\n",
    "            with N == 1:  # this was the last vector\n",
    "                last |= 1\n",
    "                overwrite_reg.next |= 0\n",
    "                busy.next |= 0\n",
    "            with otherwise:  # we're going to issue a vector next cycle as well\n",
    "                ub_raddr.next |= ub_raddr + 1\n",
    "                accum_waddr.next |= accum_waddr + 1\n",
    "                last |= 0\n",
    "\n",
    "    acc_out, done = MMU(\n",
    "        data_width=data_width,\n",
    "        matrix_size=matrix_size,\n",
    "        accum_size=accum_size,\n",
    "        vector_in=ub_rdata,\n",
    "        accum_raddr=accum_raddr,\n",
    "        accum_waddr=accum_waddr,\n",
    "        vec_valid=vec_valid,\n",
    "        accum_overwrite=overwrite_reg,\n",
    "        lastvec=last,\n",
    "        switch_weights=swap_reg,\n",
    "        ddr_data=weights_dram_in,\n",
    "        ddr_valid=weights_dram_valid,\n",
    "    )\n",
    "\n",
    "    # probe(ub_raddr, \"ub_mm_raddr\")\n",
    "\n",
    "    return ub_raddr, acc_out, busy, done"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Test All\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[2, 2, 8, 6, 10, 6, 2, 8, 10, 9, 8, 1, 1, 3, 6, 4]\n",
      "[2669003323034818946175267059330647556]\n"
     ]
    }
   ],
   "source": [
    "\"\"\"\n",
    "Do we need full/stall signal from Matrix? Would need to stop SRAM out from writing to systolic setup\n",
    "Yes: MMU needs to track when both buffers used and emit such a signal\n",
    "\n",
    "The timing systems for weights programming are wonky right now. Both rtl_asserts are failing, but the\n",
    "right answer comes out if you ignore that. It looks like the state machine that counts time since the\n",
    "last weights programming keeps restarting, so the MMU thinks it's always programming weights?\n",
    "\n",
    "Control signals propagating down systolic_setup to accumulators:\n",
    "-Overwrite signal (default: accumulate)\n",
    "-New accumulator address value (default: add 1 to previous address)\n",
    "-Done signal?\n",
    "\"\"\"\n",
    "\n",
    "\n",
    "def testall(input_vectors, weights_vectors):\n",
    "    reset_working_block()\n",
    "    DATWIDTH = 8\n",
    "    MATSIZE = 4\n",
    "    ACCSIZE = 8\n",
    "\n",
    "    L = len(input_vectors)\n",
    "\n",
    "    ins = [probe(Input(DATWIDTH)) for i in range(MATSIZE)]\n",
    "    invec = concat_list(ins)\n",
    "    swap = Input(1, \"swap\")\n",
    "    waddr = Input(8)\n",
    "    lastvec = Input(1)\n",
    "    valid = Input(1)\n",
    "    raddr = Input(8, \"raddr\")  # accumulator read address to read out answers\n",
    "    donesig = Output(1, \"done\")\n",
    "\n",
    "    outs = [Output(32, name=\"out{}\".format(str(i))) for i in range(MATSIZE)]\n",
    "\n",
    "    # ws = [ Const(item, bitwidth=DATWIDTH) for sublist in weights_vectors for item in sublist ]  # flatten weight matrix\n",
    "    # ws = concat_list(ws)  # combine weights into single wire\n",
    "    ws = [\n",
    "        item for sublist in weights_vectors for item in sublist\n",
    "    ]  # flatten weight matrix\n",
    "    print(ws)\n",
    "    # ws = reduce(lambda x, y : (x<<8)+y, ws)  # \"concat\" weights into one integer\n",
    "\n",
    "    weightsdata = Input(64 * 8)\n",
    "    weightsvalid = Input(1)\n",
    "\n",
    "    accout, done = MMU(\n",
    "        data_width=DATWIDTH,\n",
    "        matrix_size=MATSIZE,\n",
    "        accum_size=ACCSIZE,\n",
    "        vector_in=invec,\n",
    "        accum_raddr=raddr,\n",
    "        accum_waddr=waddr,\n",
    "        vec_valid=valid,\n",
    "        accum_overwrite=Const(0),\n",
    "        lastvec=lastvec,\n",
    "        switch_weights=swap,\n",
    "        ddr_data=weightsdata,\n",
    "        ddr_valid=weightsvalid,\n",
    "    )\n",
    "\n",
    "    donesig <<= done\n",
    "    for out, accout in zip(outs, accout):\n",
    "        out <<= accout\n",
    "\n",
    "    sim_trace = SimulationTrace()\n",
    "    sim = FastSimulation(tracer=sim_trace)\n",
    "\n",
    "    # make a default input dictionary\n",
    "    din = {\n",
    "        swap: 0,\n",
    "        waddr: 0,\n",
    "        lastvec: 0,\n",
    "        valid: 0,\n",
    "        raddr: 0,\n",
    "        weightsdata: 0,\n",
    "        weightsvalid: 0,\n",
    "    }\n",
    "    din.update({ins[j]: 0 for j in range(MATSIZE)})\n",
    "\n",
    "    # Give a few cycles for startup\n",
    "    sim.step(din)\n",
    "\n",
    "    # First, simulate memory read to feed weights to FIFO\n",
    "    chunk = 64 * 8  # size of one dram read\n",
    "    # ws = [ ws[i*chunk:i*chunk+chunk] for i in range(max(1,len(ws)/chunk)) ]  # divide weights into dram chunks\n",
    "    # divide weights into dram-transfer sized chunks\n",
    "    ws = reduce(lambda x, y: (x << 8) + y, ws)  # \"concat\" weights into one integer\n",
    "    ws = [\n",
    "        (ws >> (64 * 8 * i)) & pow(2, 64 * 8) - 1\n",
    "        for i in range(max(1, len(weights_vectors) / 64))\n",
    "    ]\n",
    "    print(ws)\n",
    "    for block in ws:\n",
    "        d = din.copy()\n",
    "        d.update({ins[j]: 0 for j in range(MATSIZE)})\n",
    "        d.update({weightsdata: block, weightsvalid: 1})\n",
    "        sim.step(d)\n",
    "\n",
    "    # Wait until the FIFO is ready\n",
    "    for i in range(10):\n",
    "        sim.step(din)\n",
    "\n",
    "    # din.update({ins[j]:0 for j in range(MATSIZE)})\n",
    "\n",
    "    # Send signal to write weights\n",
    "    # d = din.copy()\n",
    "    # d[weights_we] = 1\n",
    "    # sim.step(d)\n",
    "\n",
    "    # Wait MATSIZE cycles for weights to propagate\n",
    "    for i in range(MATSIZE * 2):\n",
    "        sim.step(din)\n",
    "\n",
    "    # Send the swap signal with first row of input\n",
    "    d = din.copy()\n",
    "    d.update({ins[j]: input_vectors[0][j] for j in range(MATSIZE)})\n",
    "    d.update({swap: 1, valid: 1})\n",
    "    sim.step(d)\n",
    "\n",
    "    # Send rest of input\n",
    "    for i in range(L - 1):\n",
    "        d = din.copy()\n",
    "        d.update({ins[j]: input_vectors[i + 1][j] for j in range(MATSIZE)})\n",
    "        d.update({waddr: i + 1, lastvec: 1 if i == L - 2 else 0, valid: 1})\n",
    "        sim.step(d)\n",
    "\n",
    "    # Wait some cycles while it propagates\n",
    "    for i in range(L * 2):\n",
    "        d = din.copy()\n",
    "        sim.step(d)\n",
    "\n",
    "    # Read out values\n",
    "    for i in range(L):\n",
    "        d = din.copy()\n",
    "        d[raddr] = i\n",
    "        sim.step(d)\n",
    "\n",
    "    with open(\"trace.vcd\", \"w\") as f:\n",
    "        sim_trace.print_vcd(f)\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    # weights = [[1, 10, 10, 2], [3, 9, 6, 2], [6, 8, 2, 8], [4, 1, 8, 6]]  # transposed\n",
    "    # weights = [[4, 1, 8, 6], [6, 8, 2, 8], [3, 9, 6, 2], [1, 10, 10, 2]]  # tranposed, reversed\n",
    "    # weights = [[1, 3, 6, 4], [10, 9, 8, 1], [10, 6, 2, 8], [2, 2, 8, 6]]\n",
    "    weights = [[2, 2, 8, 6], [10, 6, 2, 8], [10, 9, 8, 1], [1, 3, 6, 4]]  # reversed\n",
    "\n",
    "    vectors = [\n",
    "        [12, 7, 2, 6],\n",
    "        [21, 21, 18, 8],\n",
    "        [1, 4, 18, 11],\n",
    "        [6, 3, 25, 15],\n",
    "        [21, 12, 1, 15],\n",
    "        [1, 6, 13, 8],\n",
    "        [24, 25, 18, 1],\n",
    "        [2, 5, 13, 6],\n",
    "        [19, 3, 1, 17],\n",
    "        [25, 10, 20, 10],\n",
    "    ]\n",
    "\n",
    "    testall(vectors, weights)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "dsc180",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
