#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sat Oct 30 18:20:37 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2001: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf(line number: 35)] Object 'spi_miso' is dangling, which has no connection. it will be ignored.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'halted_ind' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'succ' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf successfully.

Placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_85 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 17.75 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Global placement takes 15.42 sec.
Wirelength after global placement is 87109.
Placed fixed group with base inst DIO_obuf/opit_1 on IOL_151_130.
Placed fixed group with base inst RCLK_obuf/opit_1 on IOL_151_129.
Placed fixed group with base inst SCLK_obuf/opit_1 on IOL_151_166.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_18.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_41.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_42.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_151_21.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_151_22.
Placed fixed group with base inst hum_flag_led_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_85.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_89.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst led_out_io_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst light_sense_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst over_obuf/opit_1 on IOL_7_253.
Placed fixed group with base inst pwm_out_1_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst pwm_out_2_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst pwm_out_3_obuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi_clk/opit_1 on IOL_7_353.
Placed fixed group with base inst spi_mosi/opit_1 on IOL_7_290.
Placed fixed group with base inst spi_ss/opit_1 on IOL_7_350.
Placed fixed group with base inst top_dht22_inst.DHT22_drive_inst.dht22_tri/opit_1 on IOL_151_138.
Placed fixed group with base inst tx_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst tx_uart_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 90166.
Macro cell placement takes 0.20 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Wirelength after post global placement is 94291.
Post global placement takes 15.89 sec.
Wirelength after legalization is 96874.
Legalization takes 1.09 sec.
Worst slack before Replication Place is 496998.
Wirelength after replication placement is 96874.
Legalized cost 496998.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 96874.
Timing-driven detailed placement takes 5.00 sec.
Placement done.
Total placement takes 56.30 sec.
Finished placement. (CPU time elapsed 0h:00m:57s)

Routing started.
Building routing graph takes 1.48 sec.
Worst slack is 497633.
Processing design graph takes 0.69 sec.
Total memory for routing:
	52.468403 M.
Total nets for routing : 8698.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.03 sec.
Global Routing step 2 processed 0 nets, it takes 0.03 sec.
Unrouted nets 315 at the end of iteration 0.
Unrouted nets 253 at the end of iteration 1.
Unrouted nets 224 at the end of iteration 2.
Unrouted nets 209 at the end of iteration 3.
Unrouted nets 208 at the end of iteration 4.
Unrouted nets 188 at the end of iteration 5.
Unrouted nets 167 at the end of iteration 6.
Unrouted nets 166 at the end of iteration 7.
Unrouted nets 161 at the end of iteration 8.
Unrouted nets 158 at the end of iteration 9.
Unrouted nets 131 at the end of iteration 10.
Unrouted nets 122 at the end of iteration 11.
Unrouted nets 113 at the end of iteration 12.
Unrouted nets 116 at the end of iteration 13.
Unrouted nets 115 at the end of iteration 14.
Unrouted nets 105 at the end of iteration 15.
Unrouted nets 97 at the end of iteration 16.
Unrouted nets 89 at the end of iteration 17.
Unrouted nets 74 at the end of iteration 18.
Unrouted nets 69 at the end of iteration 19.
Unrouted nets 58 at the end of iteration 20.
Unrouted nets 46 at the end of iteration 21.
Unrouted nets 36 at the end of iteration 22.
Unrouted nets 27 at the end of iteration 23.
Unrouted nets 36 at the end of iteration 24.
Unrouted nets 39 at the end of iteration 25.
Unrouted nets 51 at the end of iteration 26.
Unrouted nets 36 at the end of iteration 27.
Unrouted nets 22 at the end of iteration 28.
Unrouted nets 17 at the end of iteration 29.
Unrouted nets 8 at the end of iteration 30.
Unrouted nets 6 at the end of iteration 31.
Unrouted nets 5 at the end of iteration 32.
Unrouted nets 5 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 0 at the end of iteration 35.
Global Routing step 3 processed 401 nets, it takes 70.22 sec.
Global routing takes 70.30 sec.
Total 12927 subnets.
    forward max bucket size 23586 , backward 1015.
        Unrouted nets 10146 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.640625 sec.
    forward max bucket size 24255 , backward 909.
        Unrouted nets 8037 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.875000 sec.
    forward max bucket size 25081 , backward 946.
        Unrouted nets 6432 at the end of iteration 2.
    route iteration 2, CPU time elapsed 4.625000 sec.
    forward max bucket size 25642 , backward 1570.
        Unrouted nets 5375 at the end of iteration 3.
    route iteration 3, CPU time elapsed 4.875000 sec.
    forward max bucket size 25985 , backward 881.
        Unrouted nets 4528 at the end of iteration 4.
    route iteration 4, CPU time elapsed 4.781250 sec.
    forward max bucket size 3816 , backward 2844.
        Unrouted nets 3901 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.421875 sec.
    forward max bucket size 3572 , backward 1089.
        Unrouted nets 4327 at the end of iteration 6.
    route iteration 6, CPU time elapsed 2.828125 sec.
    forward max bucket size 28973 , backward 1256.
        Unrouted nets 4149 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.921875 sec.
    forward max bucket size 29787 , backward 1021.
        Unrouted nets 3677 at the end of iteration 8.
    route iteration 8, CPU time elapsed 3.609375 sec.
    forward max bucket size 2624 , backward 894.
        Unrouted nets 3310 at the end of iteration 9.
    route iteration 9, CPU time elapsed 1.937500 sec.
    forward max bucket size 2650 , backward 924.
        Unrouted nets 2951 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.703125 sec.
    forward max bucket size 2111 , backward 882.
        Unrouted nets 2526 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.515625 sec.
    forward max bucket size 1762 , backward 878.
        Unrouted nets 2142 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.328125 sec.
    forward max bucket size 30346 , backward 577.
        Unrouted nets 1780 at the end of iteration 13.
    route iteration 13, CPU time elapsed 2.406250 sec.
    forward max bucket size 30667 , backward 567.
        Unrouted nets 1511 at the end of iteration 14.
    route iteration 14, CPU time elapsed 2.281250 sec.
    forward max bucket size 30595 , backward 600.
        Unrouted nets 1249 at the end of iteration 15.
    route iteration 15, CPU time elapsed 2.250000 sec.
    forward max bucket size 839 , backward 687.
        Unrouted nets 1000 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.656250 sec.
    forward max bucket size 642 , backward 862.
        Unrouted nets 816 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.546875 sec.
    forward max bucket size 650 , backward 549.
        Unrouted nets 671 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.453125 sec.
    forward max bucket size 532 , backward 618.
        Unrouted nets 612 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.390625 sec.
    forward max bucket size 578 , backward 638.
        Unrouted nets 525 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.390625 sec.
    forward max bucket size 31035 , backward 801.
        Unrouted nets 501 at the end of iteration 21.
    route iteration 21, CPU time elapsed 1.812500 sec.
    forward max bucket size 546 , backward 618.
        Unrouted nets 455 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.343750 sec.
    forward max bucket size 1237 , backward 1225.
        Unrouted nets 414 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.312500 sec.
    forward max bucket size 883 , backward 766.
        Unrouted nets 340 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.250000 sec.
    forward max bucket size 920 , backward 711.
        Unrouted nets 266 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.234375 sec.
    forward max bucket size 969 , backward 431.
        Unrouted nets 210 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.203125 sec.
    forward max bucket size 898 , backward 369.
        Unrouted nets 201 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.171875 sec.
    forward max bucket size 573 , backward 394.
        Unrouted nets 191 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.156250 sec.
    forward max bucket size 539 , backward 347.
        Unrouted nets 164 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.156250 sec.
    forward max bucket size 891 , backward 783.
        Unrouted nets 139 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.140625 sec.
    forward max bucket size 348 , backward 315.
        Unrouted nets 108 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.109375 sec.
    forward max bucket size 220 , backward 221.
        Unrouted nets 74 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.125000 sec.
    forward max bucket size 232 , backward 136.
        Unrouted nets 56 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.093750 sec.
    forward max bucket size 300 , backward 265.
        Unrouted nets 66 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.109375 sec.
    forward max bucket size 272 , backward 249.
        Unrouted nets 57 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.093750 sec.
    forward max bucket size 111 , backward 144.
        Unrouted nets 37 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.078125 sec.
    forward max bucket size 307 , backward 243.
        Unrouted nets 34 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.078125 sec.
    forward max bucket size 74 , backward 38.
        Unrouted nets 26 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.093750 sec.
    forward max bucket size 154 , backward 118.
        Unrouted nets 21 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.062500 sec.
    forward max bucket size 65 , backward 61.
        Unrouted nets 26 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.078125 sec.
    forward max bucket size 363 , backward 595.
        Unrouted nets 35 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.093750 sec.
    forward max bucket size 323 , backward 613.
        Unrouted nets 26 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.093750 sec.
    forward max bucket size 772 , backward 269.
        Unrouted nets 33 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.093750 sec.
    forward max bucket size 831 , backward 360.
        Unrouted nets 39 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.093750 sec.
    forward max bucket size 351 , backward 303.
        Unrouted nets 34 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.093750 sec.
    forward max bucket size 143 , backward 85.
        Unrouted nets 31 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.093750 sec.
    forward max bucket size 299 , backward 194.
        Unrouted nets 33 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.093750 sec.
    forward max bucket size 95 , backward 46.
        Unrouted nets 33 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.078125 sec.
    forward max bucket size 90 , backward 343.
        Unrouted nets 16 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.093750 sec.
    forward max bucket size 87 , backward 129.
        Unrouted nets 13 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.078125 sec.
    forward max bucket size 137 , backward 133.
        Unrouted nets 2 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.062500 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 3 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.062500 sec.
    forward max bucket size 11 , backward 15.
        Unrouted nets 4 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.078125 sec.
    forward max bucket size 29 , backward 23.
        Unrouted nets 0 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.062500 sec.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv:Q to top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv:Q to top_dht22_inst/DHT22_drive_inst/dht22_buffer_tri_enable/opit_0_inv_MUX4TO1Q:CLK is routed by SRB.
Detailed routing takes 61.89 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_70_252.
I: Route-6001: Insert route through in CLMA_106_216.
I: Route-6001: Insert route through in CLMA_98_244.
I: Route-6001: Insert route through in CLMA_90_153.
I: Route-6001: Insert route through in CLMA_22_300.
I: Route-6001: Insert route through in CLMA_22_220.
I: Route-6001: Insert route through in CLMA_50_224.
I: Route-6001: Insert route through in CLMA_70_117.
I: Route-6001: Insert route through in CLMA_50_157.
I: Route-6001: Insert route through in CLMA_70_252.
I: Route-6001: Insert route through in CLMA_70_132.
I: Route-6001: Insert route through in CLMA_82_272.
I: Route-6001: Insert route through in CLMA_70_276.
I: Route-6001: Insert route through in CLMA_82_213.
I: Route-6001: Insert route through in CLMA_118_220.
I: Route-6001: Insert route through in CLMA_70_124.
I: Route-6001: Insert route through in CLMA_46_36.
I: Route-6001: Insert route through in CLMA_130_189.
I: Route-6001: Insert route through in CLMA_118_265.
I: Route-6001: Insert route through in CLMA_90_152.
I: Route-6001: Insert route through in CLMA_82_153.
I: Route-6001: Insert route through in CLMA_86_136.
I: Route-6001: Insert route through in CLMA_90_129.
I: Route-6001: Insert route through in CLMA_90_300.
I: Route-6001: Insert route through in CLMA_98_273.
I: Route-6001: Insert route through in CLMA_90_225.
I: Route-6001: Insert route through in CLMA_98_280.
I: Route-6001: Insert route through in CLMA_98_36.
I: Route-6001: Insert route through in CLMA_138_340.
I: Route-6001: Insert route through in CLMA_138_249.
I: Route-6001: Insert route through in CLMA_90_244.
I: Route-6001: Insert route through in CLMA_98_196.
I: Route-6001: Insert route through in CLMA_50_109.
I: Route-6001: Insert route through in CLMA_70_192.
I: Route-6001: Insert route through in CLMA_78_200.
I: Route-6001: Insert route through in CLMA_130_269.
I: Route-6001: Insert route through in CLMA_58_100.
I: Route-6001: Insert route through in CLMA_98_345.
I: Route-6001: Insert route through in CLMA_130_200.
I: Route-6001: Insert route through in CLMA_130_236.
I: Route-6001: Insert route through in CLMA_26_220.
I: Route-6001: Insert route through in CLMA_98_273.
I: Route-6001: Insert route through in CLMA_82_284.
I: Route-6001: Insert route through in CLMA_70_85.
I: Route-6001: Insert route through in CLMA_30_321.
I: Route-6001: Insert route through in CLMA_130_249.
I: Route-6001: Insert route through in CLMA_50_132.
I: Route-6001: Insert route through in CLMA_50_276.
I: Route-6001: Insert route through in CLMA_98_321.
I: Route-6001: Insert route through in CLMA_82_229.
I: Route-6001: Insert route through in CLMA_78_260.
I: Route-6001: Insert route through in CLMA_118_24.
I: Route-6001: Insert route through in RCKB_151_187.
I: Route-6001: Insert route through in RCKB_151_185.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_184.
    Annotate routing result again.
Finish routing takes 2.19 sec.
No timing paths have hold violation.
Hold fix iterated 0 times
Hold violation fix takes 8.77 sec.
Used srb routing arc is 160066.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 146.58 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 2227     | 3274          | 68                  
|   FF                     | 2224     | 19644         | 11                  
|   LUT                    | 6110     | 13096         | 47                  
|   LUT-FF pairs           | 1524     | 13096         | 12                  
| Use of CLMS              | 1084     | 1110          | 98                  
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 1728     | 4440          | 39                  
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 1728     | 4440          | 39                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 36       | 240           | 15                  
|   IOBD                   | 21       | 120           | 18                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 14       | 114           | 12                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 36       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 4        | 24            | 17                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:24s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 210.000 sec
Action pnr: CPU time elapsed is 208.141 sec
Current time: Sat Oct 30 18:24:05 2021
Action pnr: Peak memory pool usage is 760,991,744 bytes
Finished placement and routing. (CPU time elapsed 0h:03m:24s)
