
---------- Begin Simulation Statistics ----------
simSeconds                                   0.181801                       # Number of seconds simulated (Second)
simTicks                                 181800589500                       # Number of ticks simulated (Tick)
finalTick                                181800589500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    545.88                       # Real time elapsed on the host (Second)
hostTickRate                                333039508                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681924                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      101168656                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   183189                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     185330                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        363601179                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           101168656                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                    1345032                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               3.636012                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.275027                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass         1326      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       66212167     65.45%     65.45% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult         17229      0.02%     65.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv          12194      0.01%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            5      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt           25      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            5      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            5      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc         1161      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd          1012      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu          1060      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp          2109      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc         3517      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      21507028     21.26%     86.75% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     13409813     13.25%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       101168656                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                16799122                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15366050                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            463848                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             13337236                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                13214933                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.990830                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  341222                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 32                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           41623                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              40523                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1100                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         6167                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       25937796                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          25937796                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      25937796                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         25937796                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      8305422                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         8305422                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      8305422                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        8305422                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 272330222500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 272330222500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 272330222500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 272330222500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     34243218                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      34243218                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     34243218                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     34243218                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.242542                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.242542                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.242542                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.242542                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 32789.450374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 32789.450374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 32789.450374                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 32789.450374                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      4155183                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           4155183                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4144885                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4144885                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4144885                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4144885                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      4160537                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      4160537                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      4160537                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      4160537                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 132488000000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 132488000000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 132488000000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 132488000000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.121500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.121500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.121500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.121500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 31843.966296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 31843.966296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 31843.966296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 31843.966296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                4159514                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        91500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        91500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        91500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        91500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        90500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        90500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        90500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        90500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     20864495                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20864495                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        13191                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         13191                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    719411500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    719411500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     20877686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     20877686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000632                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000632                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 54538.056250                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 54538.056250                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           33                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           33                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        13158                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        13158                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    705634500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    705634500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000630                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000630                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 53627.792978                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 53627.792978                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data          310                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             310                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      5073301                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5073301                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      8292231                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      8292231                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 271610811000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 271610811000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     13365532                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13365532                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.620419                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.620419                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 32754.853428                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 32754.853428                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      4144852                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      4144852                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      4147379                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      4147379                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 131782365500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 131782365500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.310304                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.310304                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 31774.854794                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 31774.854794                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.764826                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             30098651                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            4160538                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.234317                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              187500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1020.764826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          313                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          493                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          162                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           72647610                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          72647610                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            53652912                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               10396                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           23106360                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          13299342                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                 324                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       36607088                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          36607088                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      36607088                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         36607088                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        21752                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           21752                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        21752                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          21752                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    399288500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    399288500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    399288500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    399288500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     36628840                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      36628840                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     36628840                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     36628840                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000594                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000594                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000594                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000594                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 18356.404009                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 18356.404009                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 18356.404009                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 18356.404009                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        20827                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             20827                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        21752                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        21752                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        21752                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        21752                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    377536500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    377536500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    377536500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    377536500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000594                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000594                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000594                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000594                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 17356.404009                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 17356.404009                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 17356.404009                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 17356.404009                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  20827                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     36607088                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        36607088                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        21752                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         21752                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    399288500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    399288500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     36628840                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     36628840                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000594                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000594                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 18356.404009                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 18356.404009                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        21752                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        21752                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    377536500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    377536500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000594                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000594                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 17356.404009                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 17356.404009                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           601.763008                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             36628840                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              21752                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1683.929754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               92500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   601.763008                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.587659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.587659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          925                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          791                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.903320                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           73279432                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          73279432                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  101168656                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   157                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  20412                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   9201                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     29613                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 20412                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  9201                       # number of overall hits (Count)
system.l2.overallHits::total                    29613                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1340                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                25521                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   26861                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1340                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               25521                       # number of overall misses (Count)
system.l2.overallMisses::total                  26861                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       127062000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2375769000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2502831000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      127062000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2375769000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2502831000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              21752                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              34722                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 56474                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             21752                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             34722                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                56474                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.061604                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.735010                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.475635                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.061604                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.735010                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.475635                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 94822.388060                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 93090.748795                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    93177.134135                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 94822.388060                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 93090.748795                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   93177.134135                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              4119119                       # number of writebacks (Count)
system.l2.writebacks::total                   4119119                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1340                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            25521                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               26861                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1340                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           25521                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              26861                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    113662000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2120559000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2234221000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    113662000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2120559000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2234221000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.061604                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.735010                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.475635                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.061604                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.735010                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.475635                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 84822.388060                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 83090.748795                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 83177.134135                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 84822.388060                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 83090.748795                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 83177.134135                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4120312                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            9                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              9                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data      4125816                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total         4125816                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data      4125816                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total       4125816                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data      4125816                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total      4125816                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data  78390512000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total  78390512000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19000.001939                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 19000.001939                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           20412                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              20412                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1340                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1340                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    127062000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    127062000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        21752                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          21752                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.061604                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.061604                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 94822.388060                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 94822.388060                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1340                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1340                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    113662000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    113662000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.061604                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.061604                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 84822.388060                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 84822.388060                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               2412                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  2412                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            19151                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               19151                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1761371500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1761371500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          21563                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             21563                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.888142                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.888142                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 91972.821263                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 91972.821263                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        19151                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           19151                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1569861500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1569861500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.888142                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.888142                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 81972.821263                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 81972.821263                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           6789                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              6789                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         6370                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            6370                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    614397500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    614397500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        13159                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         13159                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.484079                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.484079                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 96451.726845                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 96451.726845                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         6370                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         6370                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    550697500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    550697500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.484079                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.484079                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 86451.726845                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 86451.726845                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        20827                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            20827                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        20827                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        20827                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      4155183                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          4155183                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      4155183                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      4155183                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32231.229842                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      4236804                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4153080                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.020159                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       82000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   27621.034545                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       132.230308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4477.964989                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.842927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.004035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.136657                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.983619                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  137                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1261                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                31364                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   20878338                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  20878338                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   8238238.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2680.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     51042.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002190825500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       301373                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       301373                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2644790                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            8042426                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       26861                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    4119119                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     53722                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  8238238                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 53722                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              8238238                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   26055                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   26064                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     784                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     776                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 300988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 391423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 451041                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 556967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 634965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 622286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 555127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 472858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 521412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 431652                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 410615                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 411936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 463154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 466327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 337358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 331906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 324222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 322727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  29723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  26296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  24935                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  24995                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  20782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  19629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  15924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  16120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  13786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  10242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   7444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   7485                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   5408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   4265                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2054                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       301373                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean       0.178244                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      7.177213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        301372    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        301373                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       301373                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      27.335617                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     26.689650                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      7.163924                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17           334      0.11%      0.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19          2405      0.80%      0.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21           345      0.11%      1.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23         81258     26.96%     27.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25          2895      0.96%     28.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27        113743     37.74%     66.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29          1511      0.50%     67.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31         82344     27.32%     94.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33          1273      0.42%     94.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35           223      0.07%     95.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37           339      0.11%     95.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39          1051      0.35%     95.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41           850      0.28%     95.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43          1207      0.40%     96.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45           652      0.22%     96.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47           553      0.18%     96.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49          1256      0.42%     96.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51           296      0.10%     97.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53           224      0.07%     97.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55          1535      0.51%     97.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57           661      0.22%     97.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59          1659      0.55%     98.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61           417      0.14%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63             2      0.00%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65          1727      0.57%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67             2      0.00%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69          2607      0.87%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74-75             3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        301373                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3438208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            527247232                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              18911973.88004069                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2900140387.05853605                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  181798801000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      43849.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       171520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      3266688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    527245888                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 943451.286223689676                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 17968522.593817003071                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2900132994.343233585358                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2680                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        51042                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      8238238                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    110073000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2011423750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 4561032647750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     41072.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39407.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    553641.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       171520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3266688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3438208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       171520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       171520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    527247232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    527247232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1340                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        25521                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           26861                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      4119119                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        4119119                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         943451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       17968523                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          18911974                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       943451                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        943451                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2900140387                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2900140387                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2900140387                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        943451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      17968523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2919052361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                53722                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             8238217                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       514908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       514734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       514683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       514622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       514742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       514898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       514784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       514928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       515274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       515088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       515008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       514972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       514978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       514900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       514694                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       515004                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1114209250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             268610000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2121496750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20740.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39490.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               41810                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            7695240                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           93.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       554884                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   956.386416                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   885.445840                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   220.946652                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         9163      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18011      3.25%      4.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5539      1.00%      5.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         5710      1.03%      6.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         4718      0.85%      7.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4779      0.86%      8.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3015      0.54%      9.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         8819      1.59%     10.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       495130     89.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       554884                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3438208                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          527245888                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               18.911974                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2900.132994                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   22.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              22.66                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               93.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1981871220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1053378150                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      195350400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   21497520780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 14350614720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  44347545840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  32466124800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  115892405910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   637.469913                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83080978750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6070480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  92649130750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1980036240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1052406630                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      188224680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   21505971960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 14350614720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  44435171940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  32392334400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  115904760570                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   637.537870                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82886855750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6070480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  92843253750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                7710                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       4119119                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               391                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              19151                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             19151                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           7710                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        4125816                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      8299048                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8299048                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    530685440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                530685440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4152677                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4152677    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4152677                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         43285431000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          251308500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        8272187                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4119510                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              34911                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      8274302                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        20827                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             5524                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             21563                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            21563                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          21752                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         13159                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq       4125816                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp      4125816                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64331                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12480590                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               12544921                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5450112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    536307840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               541757952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4120312                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 527247232                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           8302602                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000098                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.009895                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 8301789     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     813      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             8302602                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 181800589500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        12533335500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          54380000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2149713000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       8362631                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      4180341                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             811                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          811                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       203442274                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       160158905                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
