Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May  6 21:30:15 2023
| Host         : DESKTOP-LOLTF0F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PWF_complete_control_sets_placed.rpt
| Design       : PWF_complete
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           14 |
| No           | No                    | Yes                    |               6 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              66 |           18 |
| Yes          | No                    | Yes                    |             176 |           53 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------+-----------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |    Enable Signal    |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_reg_n_0_BUFG             |                     |                                         |                1 |              1 |         1.00 |
|  clk_100_IBUF_BUFG            |                     |                                         |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG             | seg7/AN0            | seg7/AN[1]_i_1_n_0                      |                1 |              1 |         1.00 |
| ~clk_reg_n_0_BUFG             |                     |                                         |                1 |              3 |         3.00 |
|  clk_BUFG                     |                     | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                4 |              6 |         1.50 |
|  clk_reg_n_0_BUFG             | Reset1_IBUF         |                                         |                1 |              7 |         7.00 |
|  clk_reg_n_0_BUFG             | BNTC_IBUF           | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                1 |              8 |         8.00 |
|  clk_reg_n_0_BUFG             | BTNR_IBUF           | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                1 |              8 |         8.00 |
|  clk_reg_n_0_BUFG             | BTND_IBUF           | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                2 |              8 |         4.00 |
|  clk_reg_n_0_BUFG             | BTNU_IBUF           | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                2 |              8 |         4.00 |
|  clk_reg_n_0_BUFG             | BTNL_IBUF           | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                1 |              8 |         8.00 |
|  clk_BUFG                     | A2/A/E[0]           | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                4 |              8 |         2.00 |
|  clk_reg_n_0_BUFG             | A2/K/E[0]           |                                         |                2 |              8 |         4.00 |
|  clk_reg_n_0_BUFG             | A2/K/PC_reg[0]_0[1] |                                         |                2 |              8 |         4.00 |
|  clk_reg_n_0_BUFG             | A2/K/PC_reg[2]_1[0] |                                         |                3 |              8 |         2.67 |
|  clk_reg_n_0_BUFG             | A2/K/PC_reg[0]_0[0] |                                         |                1 |              8 |         8.00 |
|  clk_BUFG                     | A2/A/DXs_reg[3]_2   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                1 |              8 |         8.00 |
|  clk_BUFG                     | A2/A/DXs_reg[0]_1   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                2 |              8 |         4.00 |
|  clk_BUFG                     | A2/A/DXs_reg[3]_0   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                2 |              8 |         4.00 |
|  clk_BUFG                     | A2/A/DXs_reg[3]_1   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                2 |              8 |         4.00 |
|  clk_BUFG                     | A2/A/DXs_reg[0]_3   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                5 |              8 |         1.60 |
|  clk_BUFG                     | A2/A/DXs_reg[3]_3   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                3 |              8 |         2.67 |
|  clk_BUFG                     | A2/A/DXs_reg[2]_1   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                3 |              8 |         2.67 |
|  clk_BUFG                     | A2/A/DXs_reg[0]_5   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                3 |              8 |         2.67 |
|  clk_BUFG                     | A2/A/DXs_reg[2]_2   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                1 |              8 |         8.00 |
|  clk_BUFG                     | A2/A/DXs_reg[2]_3   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                4 |              8 |         2.00 |
|  clk_BUFG                     | A2/A/DXs_reg[0]_6   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                1 |              8 |         8.00 |
|  clk_BUFG                     | A2/A/DXs_reg[2]_0   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                1 |              8 |         8.00 |
|  clk_BUFG                     | A2/A/DXs_reg[0]_7   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                6 |              8 |         1.33 |
|  clk_BUFG                     | A2/A/DXs_reg[0]_2   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                1 |              8 |         8.00 |
|  clk_BUFG                     | A2/A/DXs_reg[0]_0   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                6 |              8 |         1.33 |
|  clk_BUFG                     | A2/A/DXs_reg[0]_4   | A1/Reg16/Reg/RegisterR15[7].UR15/Reset1 |                1 |              8 |         8.00 |
|  clk_reg_n_0_BUFG             | seg7/AN0            |                                         |                4 |             11 |         2.75 |
|  clk_BUFG                     | A2/A/MM             |                                         |                5 |             16 |         3.20 |
|  clk_reg_n_0_BUFG             | Reset1_IBUF         | seg7/clock_count[0]_i_1__0_n_0          |                5 |             17 |         3.40 |
|  A2/B/FSM_onehot_State_reg[1] |                     |                                         |               11 |             29 |         2.64 |
+-------------------------------+---------------------+-----------------------------------------+------------------+----------------+--------------+


