INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sim_1/new/tb_padding.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_padding'
