// Seed: 1992669888
module module_0 (
    output id_0,
    input  id_1
);
  tri0 id_2;
  assign id_2 = id_1;
  logic id_3;
  logic id_4;
  assign id_2[1'b0 : 1] = 1;
endmodule
