; ModuleID = '/llk/IR_all_yes/drivers/clk/tegra/clk-tegra-periph.c_pt.bc'
source_filename = "../drivers/clk/tegra/clk-tegra-periph.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.pll_out_data = type { ptr, ptr, i32, i32, i8, i8, i8, ptr }
%struct.spinlock = type { %union.anon }
%union.anon = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.0 }
%union.anon.0 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.tegra_periph_init_data = type { ptr, i32, %union.anon.2, i32, %struct.tegra_clk_periph, i32, ptr, ptr, i32 }
%union.anon.2 = type { ptr }
%struct.tegra_clk_periph = type { i32, %struct.clk_hw, %struct.clk_mux, %struct.tegra_clk_frac_div, %struct.tegra_clk_periph_gate, ptr, ptr, ptr }
%struct.clk_hw = type { ptr, ptr, ptr }
%struct.clk_mux = type { %struct.clk_hw, ptr, ptr, i32, i8, i8, ptr }
%struct.tegra_clk_frac_div = type { %struct.clk_hw, ptr, i8, i8, i8, i8, ptr }
%struct.tegra_clk_periph_gate = type { i32, %struct.clk_hw, ptr, i8, i32, ptr, ptr }
%struct.clk_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }

@.str = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"pll_p\00", [26 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"pll_ref\00", [24 x i8] zeroinitializer }, align 32
@pllp_out_clks = internal constant { [6 x %struct.pll_out_data], [48 x i8] } { [6 x %struct.pll_out_data] [%struct.pll_out_data { ptr @.str.7, ptr @.str.8, i32 164, i32 160, i8 8, i8 3, i8 0, ptr @PLLP_OUTA_lock }, %struct.pll_out_data { ptr @.str.9, ptr @.str.10, i32 164, i32 161, i8 24, i8 3, i8 16, ptr @PLLP_OUTA_lock }, %struct.pll_out_data { ptr @.str.9, ptr @.str.10, i32 164, i32 162, i8 24, i8 7, i8 16, ptr @PLLP_OUTA_lock }, %struct.pll_out_data { ptr @.str.11, ptr @.str.12, i32 168, i32 163, i8 8, i8 3, i8 0, ptr @PLLP_OUTB_lock }, %struct.pll_out_data { ptr @.str.2, ptr @.str.4, i32 168, i32 164, i8 24, i8 3, i8 16, ptr @PLLP_OUTB_lock }, %struct.pll_out_data { ptr @.str.13, ptr @.str.14, i32 1660, i32 166, i8 24, i8 3, i8 16, ptr @PLLP_OUTC_lock }], [48 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"pll_p_out4_div\00", [17 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"pll_p_out_cpu\00", [18 x i8] zeroinitializer }, align 32
@PLLP_OUTB_lock = internal global { %struct.spinlock, [52 x i8] } { %struct.spinlock { %union.anon { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str.17, i8 0, i8 3, i8 0, i32 0, i32 0 } } } }, [52 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_p_out4\00", [21 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"pll_p_out_hsio\00", [17 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"pll_p_out_xusb\00", [17 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"pll_p_out1_div\00", [17 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_p_out1\00", [21 x i8] zeroinitializer }, align 32
@PLLP_OUTA_lock = internal global { %struct.spinlock, [52 x i8] } { %struct.spinlock { %union.anon { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str.15, i8 0, i8 3, i8 0, i32 0, i32 0 } } } }, [52 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"pll_p_out2_div\00", [17 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_p_out2\00", [21 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"pll_p_out3_div\00", [17 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_p_out3\00", [21 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"pll_p_out5_div\00", [17 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_p_out5\00", [21 x i8] zeroinitializer }, align 32
@PLLP_OUTC_lock = internal global { %struct.spinlock, [52 x i8] } { %struct.spinlock { %union.anon { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str.16, i8 0, i8 3, i8 0, i32 0, i32 0 } } } }, [52 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"PLLP_OUTA_lock\00", [17 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"PLLP_OUTC_lock\00", [17 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"PLLP_OUTB_lock\00", [17 x i8] zeroinitializer }, align 32
@periph_clks = internal global { [165 x %struct.tegra_periph_init_data], [6248 x i8] } { [165 x %struct.tegra_periph_init_data] [%struct.tegra_periph_init_data { ptr @.str.18, i32 50, %union.anon.2 { ptr @mux_d_audio_clk }, i32 10, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_d_audio_clk_idx, i32 57375, i8 16, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 106, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 976, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.19, i32 47, %union.anon.2 { ptr @mux_d_audio_clk }, i32 10, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_d_audio_clk_idx, i32 57375, i8 16, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 108, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 984, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.20, i32 48, %union.anon.2 { ptr @mux_d_audio_clk }, i32 10, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_d_audio_clk_idx, i32 57375, i8 16, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 109, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 988, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.21, i32 49, %union.anon.2 { ptr @mux_d_audio_clk }, i32 10, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_d_audio_clk_idx, i32 57375, i8 16, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 110, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 992, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.22, i32 94, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 12, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 292, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.23, i32 95, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 54, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 408, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.24, i32 96, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 67, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 440, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.25, i32 97, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 103, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 964, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.26, i32 98, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 47, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 296, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.27, i32 99, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 166, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1628, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.28, i32 260, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 61, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 456, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.29, i32 263, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 328, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.30, i32 70, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 19, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 364, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.31, i32 90, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 28, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 384, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.32, i32 122, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 60, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 368, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.33, i32 78, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 21, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 348, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.34, i32 80, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 24, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 344, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.28, i32 261, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 61, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 456, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.29, i32 264, %union.anon.2 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 328, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.29, i32 265, %union.anon.2 { ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 328, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.29, i32 266, %union.anon.2 { ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 328, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.30, i32 71, %union.anon.2 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 19, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 364, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.35, i32 124, %union.anon.2 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 8, i32 91, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 496, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.36, i32 237, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 83, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 500, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.36, i32 238, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 83, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 500, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.31, i32 91, %union.anon.2 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 28, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 384, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.31, i32 92, %union.anon.2 { ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 28, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 384, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.37, i32 220, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 127, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1068, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.37, i32 221, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_clkm }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 127, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1068, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.33, i32 79, %union.anon.2 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 21, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 348, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.34, i32 81, %union.anon.2 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 24, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 344, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.38, i32 268, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla_pllc2_c3_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 178, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1656, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.38, i32 269, %union.anon.2 { ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 178, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1656, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.39, i32 123, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 99, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 948, ptr null, ptr null, i32 8 }, %struct.tegra_periph_init_data { ptr @.str.40, i32 101, %union.anon.2 { ptr @mux_pllaout0_audio0_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 30, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 472, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.41, i32 103, %union.anon.2 { ptr @mux_pllaout0_audio1_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 11, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 256, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.42, i32 105, %union.anon.2 { ptr @mux_pllaout0_audio2_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 18, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 260, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.43, i32 107, %union.anon.2 { ptr @mux_pllaout0_audio3_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 101, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 956, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.44, i32 109, %union.anon.2 { ptr @mux_pllaout0_audio4_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 102, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 960, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.45, i32 234, %union.anon.2 { ptr @mux_pllaout0_audio_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 10, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 264, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.46, i32 230, %union.anon.2 { ptr @mux_pllp_pllc_pllm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 10, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 268, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.46, i32 231, %union.anon.2 { ptr @mux_pllp_pllc_clkm_1 }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_1_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 10, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 268, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.47, i32 184, %union.anon.2 { ptr @mux_pllp_pllc_clk32_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 17, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 272, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.48, i32 1, %union.anon.2 { ptr @mux_plla_pllc_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 154, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1592, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.49, i32 4, %union.anon.2 { ptr @mux_plla_pllc_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 153, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1596, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.50, i32 83, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 125, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1064, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.50, i32 84, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 125, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1064, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.51, i32 85, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 111, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 996, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.51, i32 86, %union.anon.2 { ptr @mux_pllp_pllc_plla_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_plla_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 111, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 996, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.52, i32 262, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 7, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 360, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.53, i32 210, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 14, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 336, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.54, i32 213, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 9, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 340, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.55, i32 215, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 69, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 444, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.56, i32 218, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 15, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 356, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.53, i32 212, %union.anon.2 { ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0 }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 14, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 336, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.55, i32 217, %union.anon.2 { ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0 }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 69, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 444, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.57, i32 117, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 76, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 504, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.58, i32 236, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 77, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1588, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.59, i32 133, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 71, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 460, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.59, i32 134, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 71, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 460, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.60, i32 129, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 42, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 464, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.61, i32 119, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 50, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 372, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.62, i32 272, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 424, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.62, i32 274, %union.anon.2 { ptr @mux_pllc_pllp_plla }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc_pllp_plla_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 424, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.63, i32 30, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 144, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1556, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.64, i32 31, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 145, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1560, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.65, i32 32, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 146, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1564, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.66, i32 62, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 147, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1568, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.67, i32 64, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 148, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1572, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.68, i32 240, %union.anon.2 { ptr @mux_pllp_pllc_clkm_clk32 }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 100, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 952, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.69, i32 0, %union.anon.2 { ptr @mux_pllp_pllc_clk32_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 119, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1000, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.70, i32 53, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 155, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1580, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.71, i32 54, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 155, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1584, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.72, i32 100, %union.anon.2 { ptr @mux_pllp_pllc_clk32_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 81, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1020, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.73, i32 192, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 41, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 308, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.74, i32 195, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 44, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 280, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.75, i32 198, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 46, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 284, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.76, i32 201, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 68, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 436, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.77, i32 204, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 104, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 968, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.78, i32 206, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 105, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 972, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.79, i32 46, %union.anon.2 { ptr @mux_pllp_plld_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 49, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 320, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.80, i32 242, %union.anon.2 { ptr @mux_pllp_plld_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 49, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 392, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.81, i32 241, %union.anon.2 { ptr @mux_pllp_plld_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 53, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 404, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.82, i32 125, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 13, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 352, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.83, i32 127, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 80, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1016, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.84, i32 190, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 123, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1056, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.84, i32 191, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 123, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1056, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.85, i32 187, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 124, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1060, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.85, i32 188, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 124, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1060, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.86, i32 2, %union.anon.2 { ptr @mux_plla_pllc_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 180, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1648, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.87, i32 5, %union.anon.2 { ptr @mux_plla_pllc_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 185, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1652, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.88, i32 275, %union.anon.2 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 165, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1624, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.88, i32 276, %union.anon.2 { ptr @mux_pllc_pllp_plla }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc_pllp_plla_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 165, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1624, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.53, i32 211, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 14, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 336, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.54, i32 214, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 9, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 340, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.55, i32 216, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 69, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 444, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.56, i32 219, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 15, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 356, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.73, i32 193, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 41, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 308, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.74, i32 196, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 44, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 280, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.75, i32 199, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 46, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 284, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.76, i32 202, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 68, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 436, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.77, i32 205, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 104, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 968, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.78, i32 207, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 105, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 972, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.73, i32 194, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 41, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 308, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.74, i32 197, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 44, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 280, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.75, i32 200, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 46, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 284, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.76, i32 203, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 68, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 436, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.82, i32 126, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 13, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 352, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.83, i32 128, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 80, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1016, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.89, i32 88, %union.anon.2 { ptr @mux_pllp_pllm_plld_plla_pllc_plld2_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 51, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 396, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.90, i32 72, %union.anon.2 { ptr @mux_plla_clk32_pllp_clkm_plle }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 120, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1004, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.91, i32 73, %union.anon.2 { ptr @mux_plla_clk32_pllp_clkm_plle }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 121, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1008, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.92, i32 74, %union.anon.2 { ptr @mux_plla_clk32_pllp_clkm_plle }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 122, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1012, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.93, i32 222, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 78, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1604, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.93, i32 223, %union.anon.2 { ptr @mux_clkm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 78, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1604, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.62, i32 273, %union.anon.2 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 164, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 424, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.94, i32 112, %union.anon.2 { ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 23, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 324, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.94, i32 113, %union.anon.2 { ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_pllc4 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 32, i32 0, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 324, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.95, i32 68, %union.anon.2 { ptr @mux_pllp_clkm1 }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 149, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1576, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.95, i32 69, %union.anon.2 { ptr @mux_pllp_clkm_clk32_plle }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_clk32_plle_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 149, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1576, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.96, i32 89, %union.anon.2 { ptr @mux_pllp3_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 176, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1640, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.97, i32 34, %union.anon.2 { ptr @mux_pllp3_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 177, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1644, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.97, i32 35, %union.anon.2 { ptr @mux_pllp_out3_pllp_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_out3_pllp_pllc_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 177, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1644, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.98, i32 43, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 73, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 468, ptr null, ptr null, i32 8 }, %struct.tegra_periph_init_data { ptr @.str.98, i32 44, %union.anon.2 { ptr @mux_pllp_pllre_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllre_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 73, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 468, ptr null, ptr null, i32 8 }, %struct.tegra_periph_init_data { ptr @.str.99, i32 55, %union.anon.2 { ptr @mux_pllp_pllm_plld_plla_pllc_plld2_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 16, i32 27, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 312, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.99, i32 56, %union.anon.2 { ptr @mux_pllp_plld_plld2_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_plld_plld2_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 16, i32 27, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 312, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.100, i32 57, %union.anon.2 { ptr @mux_pllp_pllm_plld_plla_pllc_plld2_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 16, i32 26, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 316, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.100, i32 58, %union.anon.2 { ptr @mux_pllp_plld_plld2_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_plld_plld2_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 16, i32 26, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 316, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.101, i32 243, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 6, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 376, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.102, i32 245, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 7, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 380, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.103, i32 247, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 55, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 416, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.104, i32 249, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 65, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 448, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.105, i32 251, %union.anon.2 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 66, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 452, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.101, i32 244, %union.anon.2 { ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 6, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 376, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.102, i32 246, %union.anon.2 { ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 7, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 380, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.103, i32 248, %union.anon.2 { ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 55, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 416, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.104, i32 250, %union.anon.2 { ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 65, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 448, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.106, i32 285, %union.anon.2 { ptr @mux_clkm_pllp_pllc_pllre }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllc_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1536, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.106, i32 286, %union.anon.2 { ptr @mux_clkm_pllp_pllre }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1536, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.107, i32 280, %union.anon.2 { ptr @mux_clkm_pllp_pllc_pllre }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllc_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1540, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.107, i32 281, %union.anon.2 { ptr @mux_clkm_pllp_pllre }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1540, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.108, i32 282, %union.anon.2 { ptr @mux_clkm_48M_pllp_480M }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_48M_pllp_480M_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1544, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.109, i32 290, %union.anon.2 { ptr @mux_clkm_pllre_clk32_480M_pllc_ref }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllre_clk32_480M_pllc_ref_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.109, i32 291, %union.anon.2 { ptr @mux_clkm_pllre_clk32_480M }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.110, i32 287, %union.anon.2 { ptr @mux_ss_div2_60M }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 1, i8 25, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 17, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.110, i32 288, %union.anon.2 { ptr @mux_ss_div2_60M_ss }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 25, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 17, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.111, i32 293, %union.anon.2 { ptr @mux_ss_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 1, i8 24, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 17, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.112, i32 278, %union.anon.2 { ptr @mux_clkm_pllp_pllc_pllre }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllc_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 95, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1548, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.112, i32 279, %union.anon.2 { ptr @mux_clkm_pllp_pllre }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 95, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1548, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.113, i32 51, %union.anon.2 { ptr @mux_pllp_clkm_2 }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 185, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1816, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.114, i32 131, %union.anon.2 { ptr @mux_pllc2_c_c3_pllp_plla1_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_plla1_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 219, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1696, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.115, i32 130, %union.anon.2 { ptr @mux_pllc2_c_c3_pllp_plla1_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_plla1_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 194, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1688, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.116, i32 132, %union.anon.2 { ptr @mux_pllc2_c_c3_pllp_plla1_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_plla1_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 195, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1692, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.117, i32 10, %union.anon.2 { ptr @mux_plla_pllc4_out0_pllc_pllc4_out1_pllp_pllc4_out2_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 198, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1728, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.118, i32 209, %union.anon.2 { ptr @mux_pllp_out3_clkm_pllp_pllc4 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_out3_clkm_pllp_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 193, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1684, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.119, i32 185, %union.anon.2 { ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 211, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1732, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.120, i32 267, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 208, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1736, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.121, i32 120, %union.anon.2 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 173, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1632, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.122, i32 253, %union.anon.2 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 212, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1808, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.123, i32 239, %union.anon.2 { ptr @mux_pllp_pllc2_c_c3_clkm }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 206, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1752, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.124, i32 118, %union.anon.2 { ptr @mux_pllp_pllp_out3_clkm_clk32k_plla }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 202, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1748, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.125, i32 298, %union.anon.2 { ptr @mux_dmic1 }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 161, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1612, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.126, i32 299, %union.anon.2 { ptr @mux_dmic2 }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 162, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1616, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.127, i32 300, %union.anon.2 { ptr @mux_dmic3 }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 197, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1724, ptr null, ptr null, i32 0 }], [6248 x i8] zeroinitializer }, align 32
@.str.18 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"d_audio\00", [24 x i8] zeroinitializer }, align 32
@mux_d_audio_clk = internal global { [10 x ptr], [56 x i8] } { [10 x ptr] [ptr @.str.128, ptr @.str, ptr @.str.129, ptr @.str.130, ptr @.str.131, ptr @.str.132, ptr @.str.133, ptr @.str.134, ptr @.str.135, ptr @.str.136], [56 x i8] zeroinitializer }, align 32
@mux_d_audio_clk_idx = internal global { [10 x i32], [56 x i8] } { [10 x i32] [i32 0, i32 32768, i32 49152, i32 57344, i32 57345, i32 57346, i32 57347, i32 57348, i32 57349, i32 57351], [56 x i8] zeroinitializer }, align 32
@clk_mux_ops = external dso_local constant %struct.clk_ops, align 4
@tegra_clk_frac_div_ops = external dso_local constant %struct.clk_ops, align 4
@tegra_clk_periph_gate_ops = external dso_local constant %struct.clk_ops, align 4
@.str.19 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"dam0\00", [27 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"dam1\00", [27 x i8] zeroinitializer }, align 32
@.str.21 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"dam2\00", [27 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2c1\00", [27 x i8] zeroinitializer }, align 32
@mux_pllp_clkm = internal global { [2 x ptr], [24 x i8] } { [2 x ptr] [ptr @.str, ptr @.str.129], [24 x i8] zeroinitializer }, align 32
@mux_pllp_clkm_idx = internal global { [2 x i32], [24 x i8] } { [2 x i32] [i32 0, i32 3], [24 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2c2\00", [27 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2c3\00", [27 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2c4\00", [27 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2c5\00", [27 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2c6\00", [27 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"vde\00", [28 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_pllm_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str, ptr @.str.137, ptr @.str.138, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"vi\00", [29 x i8] zeroinitializer }, align 32
@mux_pllm_pllc_pllp_plla = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.138, ptr @.str.137, ptr @.str, ptr @.str.128], [16 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"epp\00", [28 x i8] zeroinitializer }, align 32
@.str.31 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"host1x\00", [25 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"mpe\00", [28 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"2d\00", [29 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"3d\00", [29 x i8] zeroinitializer }, align 32
@mux_pllp_pllc2_c_c3_pllm_clkm = internal global { [6 x ptr], [40 x i8] } { [6 x ptr] [ptr @.str, ptr @.str.139, ptr @.str.137, ptr @.str.140, ptr @.str.138, ptr @.str.129], [40 x i8] zeroinitializer }, align 32
@mux_pllp_pllc2_c_c3_pllm_clkm_idx = internal global { [6 x i32], [40 x i8] } { [6 x i32] [i32 0, i32 1, i32 2, i32 3, i32 4, i32 6], [40 x i8] zeroinitializer }, align 32
@mux_pllm_pllc2_c_c3_pllp_plla = internal global { [6 x ptr], [40 x i8] } { [6 x ptr] [ptr @.str.138, ptr @.str.139, ptr @.str.137, ptr @.str.140, ptr @.str, ptr @.str.128], [40 x i8] zeroinitializer }, align 32
@mux_pllm_pllc2_c_c3_pllp_plla_pllc4 = internal global { [7 x ptr], [36 x i8] } { [7 x ptr] [ptr @.str.138, ptr @.str.139, ptr @.str.137, ptr @.str.140, ptr @.str, ptr @.str.128, ptr @.str.141], [36 x i8] zeroinitializer }, align 32
@mux_pllm_pllc2_c_c3_pllp_plla_pllc4_idx = internal global { [7 x i32], [36 x i8] } { [7 x i32] [i32 0, i32 1, i32 2, i32 3, i32 4, i32 6, i32 7], [36 x i8] zeroinitializer }, align 32
@mux_pllc2_c_c3_pllp_clkm_plla1_pllc4 = internal global { [7 x ptr], [36 x i8] } { [7 x ptr] [ptr @.str.139, ptr @.str.137, ptr @.str.140, ptr @.str, ptr @.str.129, ptr @.str.142, ptr @.str.143], [36 x i8] zeroinitializer }, align 32
@mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx = internal global { [7 x i32], [36 x i8] } { [7 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7], [36 x i8] zeroinitializer }, align 32
@.str.35 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"msenc\00", [26 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"tsec\00", [27 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_clkm = internal global { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str, ptr @.str.137, ptr @.str.129], [20 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_clkm_idx = internal global { [3 x i32], [20 x i8] } { [3 x i32] [i32 0, i32 1, i32 3], [20 x i8] zeroinitializer }, align 32
@mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0 = internal global { [7 x ptr], [36 x i8] } { [7 x ptr] [ptr @.str.144, ptr @.str.137, ptr @.str.145, ptr @.str, ptr @.str.129, ptr @.str.128, ptr @.str.143], [36 x i8] zeroinitializer }, align 32
@mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0_idx = internal global { [7 x i32], [36 x i8] } { [7 x i32] [i32 0, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7], [36 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"se\00", [29 x i8] zeroinitializer }, align 32
@mux_pllp_pllc2_c_c3_clkm = internal global { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str, ptr @.str.139, ptr @.str.137, ptr @.str.140, ptr @.str.129], [44 x i8] zeroinitializer }, align 32
@mux_pllp_pllc2_c_c3_clkm_idx = internal global { [5 x i32], [44 x i8] } { [5 x i32] [i32 0, i32 1, i32 2, i32 3, i32 6], [44 x i8] zeroinitializer }, align 32
@.str.38 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"vic03\00", [26 x i8] zeroinitializer }, align 32
@mux_pllm_pllc_pllp_plla_pllc2_c3_clkm = internal global { [7 x ptr], [36 x i8] } { [7 x ptr] [ptr @.str.138, ptr @.str.137, ptr @.str, ptr @.str.146, ptr @.str.139, ptr @.str.140, ptr @.str.129], [36 x i8] zeroinitializer }, align 32
@mux_pllc_pllp_plla1_pllc2_c3_clkm = internal global { [6 x ptr], [40 x i8] } { [6 x ptr] [ptr @.str.137, ptr @.str, ptr @.str.142, ptr @.str.139, ptr @.str.140, ptr @.str.129], [40 x i8] zeroinitializer }, align 32
@mux_pllc_pllp_plla1_pllc2_c3_clkm_idx = internal global { [6 x i32], [40 x i8] } { [6 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6], [40 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"mselect\00", [24 x i8] zeroinitializer }, align 32
@.str.40 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2s0\00", [27 x i8] zeroinitializer }, align 32
@mux_pllaout0_audio0_2x_pllp_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.147, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.41 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2s1\00", [27 x i8] zeroinitializer }, align 32
@mux_pllaout0_audio1_2x_pllp_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.148, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.42 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2s2\00", [27 x i8] zeroinitializer }, align 32
@mux_pllaout0_audio2_2x_pllp_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.149, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.43 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2s3\00", [27 x i8] zeroinitializer }, align 32
@mux_pllaout0_audio3_2x_pllp_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.150, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.44 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"i2s4\00", [27 x i8] zeroinitializer }, align 32
@mux_pllaout0_audio4_2x_pllp_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.151, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"spdif_out\00", [22 x i8] zeroinitializer }, align 32
@mux_pllaout0_audio_2x_pllp_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.152, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.46 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"spdif_in\00", [23 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_pllm = internal global { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str, ptr @.str.137, ptr @.str.138], [20 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_clkm_1 = internal global { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str, ptr @.str.137, ptr @.str.129], [20 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_clkm_1_idx = internal global { [3 x i32], [20 x i8] } { [3 x i32] [i32 0, i32 2, i32 5], [20 x i8] zeroinitializer }, align 32
@.str.47 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"pwm\00", [28 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_clk32_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str, ptr @.str.137, ptr @.str.153, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.48 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"adx\00", [28 x i8] zeroinitializer }, align 32
@mux_plla_pllc_pllp_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.137, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.49 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"amx\00", [28 x i8] zeroinitializer }, align 32
@.str.50 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"hda\00", [28 x i8] zeroinitializer }, align 32
@.str.51 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"hda2codec_2x\00", [19 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_plla_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str, ptr @.str.137, ptr @.str.128, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_plla_clkm_idx = internal global { [4 x i32], [16 x i8] } { [4 x i32] [i32 0, i32 2, i32 4, i32 6], [16 x i8] zeroinitializer }, align 32
@.str.52 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"vfir\00", [27 x i8] zeroinitializer }, align 32
@.str.53 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"sdmmc1\00", [25 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"sdmmc2\00", [25 x i8] zeroinitializer }, align 32
@.str.55 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"sdmmc3\00", [25 x i8] zeroinitializer }, align 32
@.str.56 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"sdmmc4\00", [25 x i8] zeroinitializer }, align 32
@mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0 = internal global { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str, ptr @.str.145, ptr @.str.144, ptr @.str.129, ptr @.str.143], [44 x i8] zeroinitializer }, align 32
@mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx = internal global { [5 x i32], [44 x i8] } { [5 x i32] [i32 0, i32 3, i32 4, i32 6, i32 7], [44 x i8] zeroinitializer }, align 32
@.str.57 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"la\00", [29 x i8] zeroinitializer }, align 32
@.str.58 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"trace\00", [26 x i8] zeroinitializer }, align 32
@.str.59 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"owr\00", [28 x i8] zeroinitializer }, align 32
@.str.60 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"nor\00", [28 x i8] zeroinitializer }, align 32
@.str.61 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"mipi\00", [27 x i8] zeroinitializer }, align 32
@.str.62 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"vi_sensor\00", [22 x i8] zeroinitializer }, align 32
@mux_pllc_pllp_plla = internal global { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str.137, ptr @.str, ptr @.str.128], [20 x i8] zeroinitializer }, align 32
@mux_pllc_pllp_plla_idx = internal global { [3 x i32], [20 x i8] } { [3 x i32] [i32 1, i32 2, i32 3], [20 x i8] zeroinitializer }, align 32
@.str.63 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"cilab\00", [26 x i8] zeroinitializer }, align 32
@.str.64 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"cilcd\00", [26 x i8] zeroinitializer }, align 32
@.str.65 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"cile\00", [27 x i8] zeroinitializer }, align 32
@.str.66 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"dsialp\00", [25 x i8] zeroinitializer }, align 32
@.str.67 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"dsiblp\00", [25 x i8] zeroinitializer }, align 32
@.str.68 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"tsensor\00", [24 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_clkm_clk32 = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str, ptr @.str.137, ptr @.str.129, ptr @.str.153], [16 x i8] zeroinitializer }, align 32
@.str.69 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"actmon\00", [25 x i8] zeroinitializer }, align 32
@.str.70 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"dfll_ref\00", [23 x i8] zeroinitializer }, align 32
@.str.71 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"dfll_soc\00", [23 x i8] zeroinitializer }, align 32
@.str.72 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"i2cslow\00", [24 x i8] zeroinitializer }, align 32
@.str.73 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"sbc1\00", [27 x i8] zeroinitializer }, align 32
@.str.74 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"sbc2\00", [27 x i8] zeroinitializer }, align 32
@.str.75 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"sbc3\00", [27 x i8] zeroinitializer }, align 32
@.str.76 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"sbc4\00", [27 x i8] zeroinitializer }, align 32
@.str.77 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"sbc5\00", [27 x i8] zeroinitializer }, align 32
@.str.78 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"sbc6\00", [27 x i8] zeroinitializer }, align 32
@.str.79 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"cve\00", [28 x i8] zeroinitializer }, align 32
@mux_pllp_plld_pllc_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str, ptr @.str.154, ptr @.str.137, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.80 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"tvo\00", [28 x i8] zeroinitializer }, align 32
@.str.81 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"tvdac\00", [26 x i8] zeroinitializer }, align 32
@.str.82 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"ndflash\00", [24 x i8] zeroinitializer }, align 32
@.str.83 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"ndspeed\00", [24 x i8] zeroinitializer }, align 32
@.str.84 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"sata_oob\00", [23 x i8] zeroinitializer }, align 32
@.str.85 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"sata\00", [27 x i8] zeroinitializer }, align 32
@.str.86 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"adx1\00", [27 x i8] zeroinitializer }, align 32
@.str.87 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"amx1\00", [27 x i8] zeroinitializer }, align 32
@.str.88 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"vi_sensor2\00", [21 x i8] zeroinitializer }, align 32
@.str.89 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"hdmi\00", [27 x i8] zeroinitializer }, align 32
@mux_pllp_pllm_plld_plla_pllc_plld2_clkm = internal global { [7 x ptr], [36 x i8] } { [7 x ptr] [ptr @.str, ptr @.str.138, ptr @.str.154, ptr @.str.128, ptr @.str.137, ptr @.str.155, ptr @.str.129], [36 x i8] zeroinitializer }, align 32
@.str.90 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"extern1\00", [24 x i8] zeroinitializer }, align 32
@mux_plla_clk32_pllp_clkm_plle = internal global { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str.128, ptr @.str.153, ptr @.str, ptr @.str.129, ptr @.str.156], [44 x i8] zeroinitializer }, align 32
@.str.91 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"extern2\00", [24 x i8] zeroinitializer }, align 32
@.str.92 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"extern3\00", [24 x i8] zeroinitializer }, align 32
@.str.93 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"soc_therm\00", [22 x i8] zeroinitializer }, align 32
@mux_clkm_pllc_pllp_plla = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.129, ptr @.str.137, ptr @.str, ptr @.str.128], [16 x i8] zeroinitializer }, align 32
@.str.94 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"isp\00", [28 x i8] zeroinitializer }, align 32
@mux_pllm_pllc_pllp_plla_clkm_pllc4 = internal global { [6 x ptr], [40 x i8] } { [6 x ptr] [ptr @.str.138, ptr @.str.137, ptr @.str, ptr @.str.128, ptr @.str.129, ptr @.str.141], [40 x i8] zeroinitializer }, align 32
@mux_pllm_pllc_pllp_plla_clkm_pllc4_idx = internal global { [6 x i32], [40 x i8] } { [6 x i32] [i32 0, i32 1, i32 3, i32 3, i32 6, i32 7], [40 x i8] zeroinitializer }, align 32
@mux_pllc_pllp_plla1_pllc2_c3_clkm_pllc4 = internal global { [7 x ptr], [36 x i8] } { [7 x ptr] [ptr @.str.137, ptr @.str, ptr @.str.142, ptr @.str.139, ptr @.str.140, ptr @.str.129, ptr @.str.143], [36 x i8] zeroinitializer }, align 32
@.str.95 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"entropy\00", [24 x i8] zeroinitializer }, align 32
@mux_pllp_clkm1 = internal global { [2 x ptr], [24 x i8] } { [2 x ptr] [ptr @.str, ptr @.str.129], [24 x i8] zeroinitializer }, align 32
@mux_pllp_clkm_clk32_plle = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str, ptr @.str.129, ptr @.str.153, ptr @.str.157], [16 x i8] zeroinitializer }, align 32
@mux_pllp_clkm_clk32_plle_idx = internal global { [4 x i32], [16 x i8] } { [4 x i32] [i32 0, i32 2, i32 4, i32 6], [16 x i8] zeroinitializer }, align 32
@.str.96 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"hdmi_audio\00", [21 x i8] zeroinitializer }, align 32
@mux_pllp3_pllc_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.12, ptr @.str.137, ptr @.str.139, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.97 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"clk72mhz\00", [23 x i8] zeroinitializer }, align 32
@mux_pllp_out3_pllp_pllc_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.12, ptr @.str, ptr @.str.137, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@mux_pllp_out3_pllp_pllc_clkm_idx = internal global { [4 x i32], [16 x i8] } { [4 x i32] [i32 0, i32 1, i32 2, i32 6], [16 x i8] zeroinitializer }, align 32
@.str.98 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"csite\00", [26 x i8] zeroinitializer }, align 32
@mux_pllp_pllre_clkm = internal global { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str, ptr @.str.158, ptr @.str.129], [20 x i8] zeroinitializer }, align 32
@mux_pllp_pllre_clkm_idx = internal global { [3 x i32], [20 x i8] } { [3 x i32] [i32 0, i32 2, i32 3], [20 x i8] zeroinitializer }, align 32
@.str.99 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"disp1\00", [26 x i8] zeroinitializer }, align 32
@mux_pllp_plld_plld2_clkm = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str, ptr @.str.154, ptr @.str.155, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@mux_pllp_plld_plld2_clkm_idx = internal global { [4 x i32], [16 x i8] } { [4 x i32] [i32 0, i32 2, i32 5, i32 6], [16 x i8] zeroinitializer }, align 32
@.str.100 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"disp2\00", [26 x i8] zeroinitializer }, align 32
@.str.101 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"uarta\00", [26 x i8] zeroinitializer }, align 32
@.str.102 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"uartb\00", [26 x i8] zeroinitializer }, align 32
@.str.103 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"uartc\00", [26 x i8] zeroinitializer }, align 32
@.str.104 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"uartd\00", [26 x i8] zeroinitializer }, align 32
@.str.105 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"uarte\00", [26 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 = internal global { [6 x ptr], [40 x i8] } { [6 x ptr] [ptr @.str, ptr @.str.137, ptr @.str.143, ptr @.str.144, ptr @.str.129, ptr @.str.145], [40 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx = internal global { [6 x i32], [40 x i8] } { [6 x i32] [i32 0, i32 2, i32 3, i32 5, i32 6, i32 7], [40 x i8] zeroinitializer }, align 32
@.str.106 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"xusb_host_src\00", [18 x i8] zeroinitializer }, align 32
@mux_clkm_pllp_pllc_pllre = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.129, ptr @.str, ptr @.str.137, ptr @.str.159], [16 x i8] zeroinitializer }, align 32
@mux_clkm_pllp_pllc_pllre_idx = internal global { [4 x i32], [16 x i8] } { [4 x i32] [i32 0, i32 1, i32 3, i32 5], [16 x i8] zeroinitializer }, align 32
@mux_clkm_pllp_pllre = internal global { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str.129, ptr @.str.6, ptr @.str.159], [20 x i8] zeroinitializer }, align 32
@mux_clkm_pllp_pllre_idx = internal global { [3 x i32], [20 x i8] } { [3 x i32] [i32 0, i32 1, i32 5], [20 x i8] zeroinitializer }, align 32
@.str.107 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"xusb_falcon_src\00", [16 x i8] zeroinitializer }, align 32
@.str.108 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"xusb_fs_src\00", [20 x i8] zeroinitializer }, align 32
@mux_clkm_48M_pllp_480M = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.129, ptr @.str.160, ptr @.str, ptr @.str.161], [16 x i8] zeroinitializer }, align 32
@mux_clkm_48M_pllp_480M_idx = internal global { [4 x i32], [16 x i8] } { [4 x i32] [i32 0, i32 2, i32 4, i32 6], [16 x i8] zeroinitializer }, align 32
@.str.109 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"xusb_ss_src\00", [20 x i8] zeroinitializer }, align 32
@mux_clkm_pllre_clk32_480M_pllc_ref = internal global { [6 x ptr], [40 x i8] } { [6 x ptr] [ptr @.str.129, ptr @.str.159, ptr @.str.153, ptr @.str.161, ptr @.str.137, ptr @.str.1], [40 x i8] zeroinitializer }, align 32
@mux_clkm_pllre_clk32_480M_pllc_ref_idx = internal global { [6 x i32], [40 x i8] } { [6 x i32] [i32 0, i32 1, i32 3, i32 3, i32 4, i32 7], [40 x i8] zeroinitializer }, align 32
@mux_clkm_pllre_clk32_480M = internal global { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.129, ptr @.str.159, ptr @.str.153, ptr @.str.161], [16 x i8] zeroinitializer }, align 32
@.str.110 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"xusb_hs_src\00", [20 x i8] zeroinitializer }, align 32
@mux_ss_div2_60M = internal global { [2 x ptr], [24 x i8] } { [2 x ptr] [ptr @.str.162, ptr @.str.163], [24 x i8] zeroinitializer }, align 32
@mux_ss_div2_60M_ss = internal global { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str.162, ptr @.str.163, ptr @.str.109], [20 x i8] zeroinitializer }, align 32
@.str.111 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"xusb_ssp_src\00", [19 x i8] zeroinitializer }, align 32
@mux_ss_clkm = internal global { [2 x ptr], [24 x i8] } { [2 x ptr] [ptr @.str.109, ptr @.str.129], [24 x i8] zeroinitializer }, align 32
@.str.112 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"xusb_dev_src\00", [19 x i8] zeroinitializer }, align 32
@.str.113 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"dbgapb\00", [25 x i8] zeroinitializer }, align 32
@mux_pllp_clkm_2 = internal global { [2 x ptr], [24 x i8] } { [2 x ptr] [ptr @.str, ptr @.str.129], [24 x i8] zeroinitializer }, align 32
@mux_pllp_clkm_2_idx = internal global { [2 x i32], [24 x i8] } { [2 x i32] [i32 2, i32 6], [24 x i8] zeroinitializer }, align 32
@.str.114 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"nvenc\00", [26 x i8] zeroinitializer }, align 32
@mux_pllc2_c_c3_pllp_plla1_clkm = internal global { [6 x ptr], [40 x i8] } { [6 x ptr] [ptr @.str.139, ptr @.str.137, ptr @.str.140, ptr @.str, ptr @.str.142, ptr @.str.129], [40 x i8] zeroinitializer }, align 32
@mux_pllc2_c_c3_pllp_plla1_clkm_idx = internal global { [6 x i32], [40 x i8] } { [6 x i32] [i32 1, i32 2, i32 3, i32 4, i32 6, i32 7], [40 x i8] zeroinitializer }, align 32
@.str.115 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"nvdec\00", [26 x i8] zeroinitializer }, align 32
@.str.116 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"nvjpg\00", [26 x i8] zeroinitializer }, align 32
@.str.117 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"ape\00", [28 x i8] zeroinitializer }, align 32
@mux_plla_pllc4_out0_pllc_pllc4_out1_pllp_pllc4_out2_clkm = internal global { [7 x ptr], [36 x i8] } { [7 x ptr] [ptr @.str.128, ptr @.str.143, ptr @.str.137, ptr @.str.144, ptr @.str, ptr @.str.145, ptr @.str.129], [36 x i8] zeroinitializer }, align 32
@.str.118 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"sdmmc_legacy\00", [19 x i8] zeroinitializer }, align 32
@mux_pllp_out3_clkm_pllp_pllc4 = internal global { [6 x ptr], [40 x i8] } { [6 x ptr] [ptr @.str.12, ptr @.str.129, ptr @.str, ptr @.str.143, ptr @.str.144, ptr @.str.145], [40 x i8] zeroinitializer }, align 32
@mux_pllp_out3_clkm_pllp_pllc4_idx = internal global { [6 x i32], [40 x i8] } { [6 x i32] [i32 0, i32 3, i32 4, i32 5, i32 6, i32 7], [40 x i8] zeroinitializer }, align 32
@.str.119 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"qspi\00", [27 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0 = internal global { [7 x ptr], [36 x i8] } { [7 x ptr] [ptr @.str, ptr @.str.164, ptr @.str.137, ptr @.str.145, ptr @.str.144, ptr @.str.129, ptr @.str.143], [36 x i8] zeroinitializer }, align 32
@mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx = internal global { [7 x i32], [36 x i8] } { [7 x i32] [i32 0, i32 1, i32 2, i32 4, i32 5, i32 6, i32 7], [36 x i8] zeroinitializer }, align 32
@.str.120 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"vii2c\00", [26 x i8] zeroinitializer }, align 32
@.str.121 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"mipibif\00", [24 x i8] zeroinitializer }, align 32
@.str.122 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"uartape\00", [24 x i8] zeroinitializer }, align 32
@.str.123 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"tsecb\00", [26 x i8] zeroinitializer }, align 32
@.str.124 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"maud\00", [27 x i8] zeroinitializer }, align 32
@mux_pllp_pllp_out3_clkm_clk32k_plla = internal global { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str, ptr @.str.12, ptr @.str.129, ptr @.str.153, ptr @.str.128], [44 x i8] zeroinitializer }, align 32
@.str.125 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"dmic1\00", [26 x i8] zeroinitializer }, align 32
@mux_dmic1 = internal constant { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.165, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.126 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"dmic2\00", [26 x i8] zeroinitializer }, align 32
@mux_dmic2 = internal constant { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.166, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.127 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"dmic3\00", [26 x i8] zeroinitializer }, align 32
@mux_dmic3 = internal constant { [4 x ptr], [16 x i8] } { [4 x ptr] [ptr @.str.128, ptr @.str.167, ptr @.str, ptr @.str.129], [16 x i8] zeroinitializer }, align 32
@.str.128 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_a_out0\00", [21 x i8] zeroinitializer }, align 32
@.str.129 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"clk_m\00", [26 x i8] zeroinitializer }, align 32
@.str.130 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"spdif_in_sync\00", [18 x i8] zeroinitializer }, align 32
@.str.131 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"i2s0_sync\00", [22 x i8] zeroinitializer }, align 32
@.str.132 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"i2s1_sync\00", [22 x i8] zeroinitializer }, align 32
@.str.133 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"i2s2_sync\00", [22 x i8] zeroinitializer }, align 32
@.str.134 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"i2s3_sync\00", [22 x i8] zeroinitializer }, align 32
@.str.135 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"i2s4_sync\00", [22 x i8] zeroinitializer }, align 32
@.str.136 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"vimclk_sync\00", [20 x i8] zeroinitializer }, align 32
@.str.137 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"pll_c\00", [26 x i8] zeroinitializer }, align 32
@.str.138 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"pll_m\00", [26 x i8] zeroinitializer }, align 32
@.str.139 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"pll_c2\00", [25 x i8] zeroinitializer }, align 32
@.str.140 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"pll_c3\00", [25 x i8] zeroinitializer }, align 32
@.str.141 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"pll_c4\00", [25 x i8] zeroinitializer }, align 32
@.str.142 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"pll_a1\00", [25 x i8] zeroinitializer }, align 32
@.str.143 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"pll_c4_out0\00", [20 x i8] zeroinitializer }, align 32
@.str.144 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"pll_c4_out1\00", [20 x i8] zeroinitializer }, align 32
@.str.145 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"pll_c4_out2\00", [20 x i8] zeroinitializer }, align 32
@.str.146 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"pll_a\00", [26 x i8] zeroinitializer }, align 32
@.str.147 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"audio0\00", [25 x i8] zeroinitializer }, align 32
@.str.148 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"audio1\00", [25 x i8] zeroinitializer }, align 32
@.str.149 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"audio2\00", [25 x i8] zeroinitializer }, align 32
@.str.150 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"audio3\00", [25 x i8] zeroinitializer }, align 32
@.str.151 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"audio4\00", [25 x i8] zeroinitializer }, align 32
@.str.152 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"audio\00", [26 x i8] zeroinitializer }, align 32
@.str.153 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"clk_32k\00", [24 x i8] zeroinitializer }, align 32
@.str.154 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_d_out0\00", [21 x i8] zeroinitializer }, align 32
@.str.155 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"pll_d2_out0\00", [20 x i8] zeroinitializer }, align 32
@.str.156 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_e_out0\00", [21 x i8] zeroinitializer }, align 32
@.str.157 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"pll_e\00", [26 x i8] zeroinitializer }, align 32
@.str.158 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"pll_re_out1\00", [20 x i8] zeroinitializer }, align 32
@.str.159 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_re_out\00", [21 x i8] zeroinitializer }, align 32
@.str.160 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"pll_u_48M\00", [22 x i8] zeroinitializer }, align 32
@.str.161 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_u_480M\00", [21 x i8] zeroinitializer }, align 32
@.str.162 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"xusb_ss_div2\00", [19 x i8] zeroinitializer }, align 32
@.str.163 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"pll_u_60M\00", [22 x i8] zeroinitializer }, align 32
@.str.164 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"pll_c_out1\00", [21 x i8] zeroinitializer }, align 32
@.str.165 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"dmic1_sync_clk\00", [17 x i8] zeroinitializer }, align 32
@.str.166 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"dmic2_sync_clk\00", [17 x i8] zeroinitializer }, align 32
@.str.167 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"dmic3_sync_clk\00", [17 x i8] zeroinitializer }, align 32
@gate_clks = internal constant { [48 x %struct.tegra_periph_init_data], [1824 x i8] } { [48 x %struct.tegra_periph_init_data] [%struct.tegra_periph_init_data { ptr @.str.168, i32 186, %union.anon.2 { ptr @.str.153 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 4, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.169, i32 235, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 5, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 2048 }, %struct.tegra_periph_init_data { ptr @.str.94, i32 111, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 23, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.170, i32 259, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 29, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.171, i32 7, %union.anon.2 { ptr @.str.172 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 33, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.173, i32 8, %union.anon.2 { ptr @.str.174 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 34, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.175, i32 115, %union.anon.2 { ptr @.str.153 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 36, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.176, i32 75, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 39, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.177, i32 76, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 39, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.178, i32 116, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 40, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.179, i32 9, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 107, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.180, i32 87, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 128, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.181, i32 26, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 62, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.182, i32 27, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 63, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.183, i32 121, %union.anon.2 { ptr @.str.97 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 56, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.184, i32 258, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 22, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.185, i32 254, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 58, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.186, i32 257, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 59, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.187, i32 42, %union.anon.2 { ptr @.str.12 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 52, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.188, i32 3, %union.anon.2 { ptr @.str.39 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 72, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.189, i32 45, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 92, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.190, i32 52, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 150, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.191, i32 59, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 152, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.192, i32 66, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 79, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.193, i32 284, %union.anon.2 { ptr @.str.106 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 89, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.194, i32 289, %union.anon.2 { ptr @.str.109 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 156, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.195, i32 277, %union.anon.2 { ptr @.str.112 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 95, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.196, i32 67, %union.anon.2 { ptr @.str.197 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 57, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 2048 }, %struct.tegra_periph_init_data { ptr @.str.198, i32 189, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 129, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.199, i32 297, %union.anon.2 { ptr @.str.94 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 23, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.200, i32 114, %union.anon.2 { ptr @.str.94 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 3, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.201, i32 270, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 11, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.202, i32 135, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 70, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.203, i32 77, %union.anon.2 { ptr @.str.1 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 184, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.204, i32 155, %union.anon.2 { ptr @.str.1 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 189, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.205, i32 93, %union.anon.2 { ptr @.str.206 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 209, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.207, i32 256, %union.anon.2 { ptr @.str.206 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 210, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.208, i32 283, %union.anon.2 { ptr @.str.209 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.3, i32 169, %union.anon.2 { ptr @.str }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 223, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.210, i32 170, %union.anon.2 { ptr @.str }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 187, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.211, i32 6, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 107, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.212, i32 296, %union.anon.2 { ptr @.str.174 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 136, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.213, i32 307, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 221, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.214, i32 307, %union.anon.2 { ptr @.str.129 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 220, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.215, i32 309, %union.anon.2 { ptr @.str.146 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 188, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.216, i32 310, %union.anon.2 { ptr @.str.146 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 188, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.217, i32 311, %union.anon.2 { ptr @.str.218 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 199, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.219, i32 312, %union.anon.2 { ptr @.str.218 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 218, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }], [1824 x i8] zeroinitializer }, align 32
@periph_clk_enb_refcnt = external dso_local local_unnamed_addr global ptr, align 4
@.str.168 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"rtc\00", [28 x i8] zeroinitializer }, align 32
@.str.169 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"timer\00", [26 x i8] zeroinitializer }, align 32
@.str.170 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"vcp\00", [28 x i8] zeroinitializer }, align 32
@.str.171 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"ahbdma\00", [25 x i8] zeroinitializer }, align 32
@.str.172 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"hclk\00", [27 x i8] zeroinitializer }, align 32
@.str.173 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"apbdma\00", [25 x i8] zeroinitializer }, align 32
@.str.174 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"pclk\00", [27 x i8] zeroinitializer }, align 32
@.str.175 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"kbc\00", [28 x i8] zeroinitializer }, align 32
@.str.176 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"fuse\00", [27 x i8] zeroinitializer }, align 32
@.str.177 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"fuse_burn\00", [22 x i8] zeroinitializer }, align 32
@.str.178 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"kfuse\00", [26 x i8] zeroinitializer }, align 32
@.str.179 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"apbif\00", [26 x i8] zeroinitializer }, align 32
@.str.180 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"hda2hdmi\00", [23 x i8] zeroinitializer }, align 32
@.str.181 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"bsea\00", [27 x i8] zeroinitializer }, align 32
@.str.182 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"bsev\00", [27 x i8] zeroinitializer }, align 32
@.str.183 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"mipi-cal\00", [23 x i8] zeroinitializer }, align 32
@.str.184 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"usbd\00", [27 x i8] zeroinitializer }, align 32
@.str.185 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"usb2\00", [27 x i8] zeroinitializer }, align 32
@.str.186 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"usb3\00", [27 x i8] zeroinitializer }, align 32
@.str.187 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"csi\00", [28 x i8] zeroinitializer }, align 32
@.str.188 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"afi\00", [28 x i8] zeroinitializer }, align 32
@.str.189 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"csus\00", [27 x i8] zeroinitializer }, align 32
@.str.190 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"dds\00", [28 x i8] zeroinitializer }, align 32
@.str.191 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"dp2\00", [28 x i8] zeroinitializer }, align 32
@.str.192 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"dtv\00", [28 x i8] zeroinitializer }, align 32
@.str.193 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"xusb_host\00", [22 x i8] zeroinitializer }, align 32
@.str.194 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"xusb_ss\00", [24 x i8] zeroinitializer }, align 32
@.str.195 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"xusb_dev\00", [23 x i8] zeroinitializer }, align 32
@.str.196 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"emc\00", [28 x i8] zeroinitializer }, align 32
@.str.197 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"emc_mux\00", [24 x i8] zeroinitializer }, align 32
@.str.198 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"sata_cold\00", [22 x i8] zeroinitializer }, align 32
@.str.199 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"ispa\00", [27 x i8] zeroinitializer }, align 32
@.str.200 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"ispb\00", [27 x i8] zeroinitializer }, align 32
@.str.201 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"vim2_clk\00", [23 x i8] zeroinitializer }, align 32
@.str.202 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"pcie\00", [27 x i8] zeroinitializer }, align 32
@.str.203 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"gpu\00", [28 x i8] zeroinitializer }, align 32
@.str.204 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"pllg_ref\00", [23 x i8] zeroinitializer }, align 32
@.str.205 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"hsic_trk\00", [23 x i8] zeroinitializer }, align 32
@.str.206 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"usb2_hsic_trk\00", [18 x i8] zeroinitializer }, align 32
@.str.207 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"usb2_trk\00", [23 x i8] zeroinitializer }, align 32
@.str.208 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"xusb_gate\00", [22 x i8] zeroinitializer }, align 32
@.str.209 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"osc\00", [28 x i8] zeroinitializer }, align 32
@.str.210 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"pll_p_out_adsp\00", [17 x i8] zeroinitializer }, align 32
@.str.211 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"apb2ape\00", [24 x i8] zeroinitializer }, align 32
@.str.212 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"cec\00", [28 x i8] zeroinitializer }, align 32
@.str.213 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"iqc1\00", [27 x i8] zeroinitializer }, align 32
@.str.214 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"iqc2\00", [27 x i8] zeroinitializer }, align 32
@.str.215 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"pll_a_out_adsp\00", [17 x i8] zeroinitializer }, align 32
@.str.216 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"pll_a_out0_out_adsp\00", [44 x i8] zeroinitializer }, align 32
@.str.217 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"adsp\00", [27 x i8] zeroinitializer }, align 32
@.str.218 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"aclk\00", [27 x i8] zeroinitializer }, align 32
@.str.219 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"adsp_neon\00", [22 x i8] zeroinitializer }, align 32
@___asan_gen_.222 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 950, i32 32 }
@___asan_gen_.225 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 950, i32 41 }
@___asan_gen_.226 = private unnamed_addr constant [14 x i8] c"pllp_out_clks\00", align 1
@___asan_gen_.228 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 851, i32 28 }
@___asan_gen_.231 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 986, i32 36 }
@___asan_gen_.234 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 987, i32 5 }
@___asan_gen_.235 = private unnamed_addr constant [15 x i8] c"PLLP_OUTB_lock\00", align 1
@___asan_gen_.240 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 992, i32 37 }
@___asan_gen_.243 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 1004, i32 33 }
@___asan_gen_.246 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 1013, i32 33 }
@___asan_gen_.252 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 852, i32 2 }
@___asan_gen_.253 = private unnamed_addr constant [15 x i8] c"PLLP_OUTA_lock\00", align 1
@___asan_gen_.261 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 853, i32 2 }
@___asan_gen_.267 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 855, i32 2 }
@___asan_gen_.273 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 857, i32 2 }
@___asan_gen_.274 = private unnamed_addr constant [15 x i8] c"PLLP_OUTC_lock\00", align 1
@___asan_gen_.279 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 262, i32 8 }
@___asan_gen_.282 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 264, i32 8 }
@___asan_gen_.285 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 263, i32 8 }
@___asan_gen_.286 = private unnamed_addr constant [12 x i8] c"periph_clks\00", align 1
@___asan_gen_.288 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 604, i32 38 }
@___asan_gen_.291 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 605, i32 2 }
@___asan_gen_.292 = private unnamed_addr constant [16 x i8] c"mux_d_audio_clk\00", align 1
@___asan_gen_.294 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 531, i32 20 }
@___asan_gen_.295 = private unnamed_addr constant [20 x i8] c"mux_d_audio_clk_idx\00", align 1
@___asan_gen_.297 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 535, i32 12 }
@___asan_gen_.300 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 606, i32 2 }
@___asan_gen_.303 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 607, i32 2 }
@___asan_gen_.306 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 608, i32 2 }
@___asan_gen_.309 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 609, i32 2 }
@___asan_gen_.310 = private unnamed_addr constant [14 x i8] c"mux_pllp_clkm\00", align 1
@___asan_gen_.312 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 309, i32 20 }
@___asan_gen_.313 = private unnamed_addr constant [18 x i8] c"mux_pllp_clkm_idx\00", align 1
@___asan_gen_.315 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 312, i32 12 }
@___asan_gen_.318 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 610, i32 2 }
@___asan_gen_.321 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 611, i32 2 }
@___asan_gen_.324 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 612, i32 2 }
@___asan_gen_.327 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 613, i32 2 }
@___asan_gen_.330 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 614, i32 2 }
@___asan_gen_.333 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 615, i32 2 }
@___asan_gen_.334 = private unnamed_addr constant [24 x i8] c"mux_pllp_pllc_pllm_clkm\00", align 1
@___asan_gen_.336 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 284, i32 20 }
@___asan_gen_.339 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 616, i32 2 }
@___asan_gen_.340 = private unnamed_addr constant [24 x i8] c"mux_pllm_pllc_pllp_plla\00", align 1
@___asan_gen_.342 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 389, i32 20 }
@___asan_gen_.345 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 617, i32 2 }
@___asan_gen_.348 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 618, i32 2 }
@___asan_gen_.351 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 619, i32 2 }
@___asan_gen_.354 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 620, i32 2 }
@___asan_gen_.357 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 621, i32 2 }
@___asan_gen_.358 = private unnamed_addr constant [30 x i8] c"mux_pllp_pllc2_c_c3_pllm_clkm\00", align 1
@___asan_gen_.360 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 302, i32 20 }
@___asan_gen_.361 = private unnamed_addr constant [34 x i8] c"mux_pllp_pllc2_c_c3_pllm_clkm_idx\00", align 1
@___asan_gen_.363 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 305, i32 12 }
@___asan_gen_.364 = private unnamed_addr constant [30 x i8] c"mux_pllm_pllc2_c_c3_pllp_plla\00", align 1
@___asan_gen_.366 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 378, i32 20 }
@___asan_gen_.367 = private unnamed_addr constant [36 x i8] c"mux_pllm_pllc2_c_c3_pllp_plla_pllc4\00", align 1
@___asan_gen_.369 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 566, i32 20 }
@___asan_gen_.370 = private unnamed_addr constant [40 x i8] c"mux_pllm_pllc2_c_c3_pllp_plla_pllc4_idx\00", align 1
@___asan_gen_.372 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 569, i32 12 }
@___asan_gen_.373 = private unnamed_addr constant [37 x i8] c"mux_pllc2_c_c3_pllp_clkm_plla1_pllc4\00", align 1
@___asan_gen_.375 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 358, i32 20 }
@___asan_gen_.376 = private unnamed_addr constant [41 x i8] c"mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx\00", align 1
@___asan_gen_.378 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 361, i32 12 }
@___asan_gen_.381 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 627, i32 2 }
@___asan_gen_.384 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 628, i32 2 }
@___asan_gen_.385 = private unnamed_addr constant [19 x i8] c"mux_pllp_pllc_clkm\00", align 1
@___asan_gen_.387 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 394, i32 20 }
@___asan_gen_.388 = private unnamed_addr constant [23 x i8] c"mux_pllp_pllc_clkm_idx\00", align 1
@___asan_gen_.390 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 397, i32 12 }
@___asan_gen_.391 = private unnamed_addr constant [57 x i8] c"mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0\00", align 1
@___asan_gen_.393 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 331, i32 1 }
@___asan_gen_.394 = private unnamed_addr constant [61 x i8] c"mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0_idx\00", align 1
@___asan_gen_.396 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 335, i32 12 }
@___asan_gen_.399 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 632, i32 2 }
@___asan_gen_.400 = private unnamed_addr constant [25 x i8] c"mux_pllp_pllc2_c_c3_clkm\00", align 1
@___asan_gen_.402 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 439, i32 20 }
@___asan_gen_.403 = private unnamed_addr constant [29 x i8] c"mux_pllp_pllc2_c_c3_clkm_idx\00", align 1
@___asan_gen_.405 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 442, i32 12 }
@___asan_gen_.408 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 636, i32 2 }
@___asan_gen_.409 = private unnamed_addr constant [38 x i8] c"mux_pllm_pllc_pllp_plla_pllc2_c3_clkm\00", align 1
@___asan_gen_.411 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 561, i32 20 }
@___asan_gen_.412 = private unnamed_addr constant [34 x i8] c"mux_pllc_pllp_plla1_pllc2_c3_clkm\00", align 1
@___asan_gen_.414 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 351, i32 20 }
@___asan_gen_.415 = private unnamed_addr constant [38 x i8] c"mux_pllc_pllp_plla1_pllc2_c3_clkm_idx\00", align 1
@___asan_gen_.417 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 354, i32 12 }
@___asan_gen_.420 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 638, i32 2 }
@___asan_gen_.423 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 639, i32 2 }
@___asan_gen_.424 = private unnamed_addr constant [33 x i8] c"mux_pllaout0_audio0_2x_pllp_clkm\00", align 1
@___asan_gen_.429 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 640, i32 2 }
@___asan_gen_.430 = private unnamed_addr constant [33 x i8] c"mux_pllaout0_audio1_2x_pllp_clkm\00", align 1
@___asan_gen_.435 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 641, i32 2 }
@___asan_gen_.436 = private unnamed_addr constant [33 x i8] c"mux_pllaout0_audio2_2x_pllp_clkm\00", align 1
@___asan_gen_.441 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 642, i32 2 }
@___asan_gen_.442 = private unnamed_addr constant [33 x i8] c"mux_pllaout0_audio3_2x_pllp_clkm\00", align 1
@___asan_gen_.447 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 643, i32 2 }
@___asan_gen_.448 = private unnamed_addr constant [33 x i8] c"mux_pllaout0_audio4_2x_pllp_clkm\00", align 1
@___asan_gen_.453 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 644, i32 2 }
@___asan_gen_.454 = private unnamed_addr constant [32 x i8] c"mux_pllaout0_audio_2x_pllp_clkm\00", align 1
@___asan_gen_.459 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 645, i32 2 }
@___asan_gen_.460 = private unnamed_addr constant [19 x i8] c"mux_pllp_pllc_pllm\00", align 1
@___asan_gen_.462 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 289, i32 20 }
@___asan_gen_.463 = private unnamed_addr constant [21 x i8] c"mux_pllp_pllc_clkm_1\00", align 1
@___asan_gen_.465 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 401, i32 20 }
@___asan_gen_.466 = private unnamed_addr constant [25 x i8] c"mux_pllp_pllc_clkm_1_idx\00", align 1
@___asan_gen_.468 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 404, i32 12 }
@___asan_gen_.471 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 647, i32 2 }
@___asan_gen_.472 = private unnamed_addr constant [25 x i8] c"mux_pllp_pllc_clk32_clkm\00", align 1
@___asan_gen_.474 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 292, i32 20 }
@___asan_gen_.477 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 648, i32 2 }
@___asan_gen_.478 = private unnamed_addr constant [24 x i8] c"mux_plla_pllc_pllp_clkm\00", align 1
@___asan_gen_.480 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 297, i32 20 }
@___asan_gen_.483 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 649, i32 2 }
@___asan_gen_.486 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 650, i32 2 }
@___asan_gen_.489 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 652, i32 2 }
@___asan_gen_.490 = private unnamed_addr constant [24 x i8] c"mux_pllp_pllc_plla_clkm\00", align 1
@___asan_gen_.492 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 408, i32 20 }
@___asan_gen_.493 = private unnamed_addr constant [28 x i8] c"mux_pllp_pllc_plla_clkm_idx\00", align 1
@___asan_gen_.495 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 411, i32 12 }
@___asan_gen_.498 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 654, i32 2 }
@___asan_gen_.501 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 655, i32 2 }
@___asan_gen_.504 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 656, i32 2 }
@___asan_gen_.507 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 657, i32 2 }
@___asan_gen_.510 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 658, i32 2 }
@___asan_gen_.511 = private unnamed_addr constant [47 x i8] c"mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0\00", align 1
@___asan_gen_.513 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 432, i32 20 }
@___asan_gen_.514 = private unnamed_addr constant [51 x i8] c"mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx\00", align 1
@___asan_gen_.516 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 435, i32 12 }
@___asan_gen_.519 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 661, i32 2 }
@___asan_gen_.522 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 662, i32 2 }
@___asan_gen_.525 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 663, i32 2 }
@___asan_gen_.528 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 665, i32 2 }
@___asan_gen_.531 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 666, i32 2 }
@___asan_gen_.534 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 667, i32 2 }
@___asan_gen_.535 = private unnamed_addr constant [19 x i8] c"mux_pllc_pllp_plla\00", align 1
@___asan_gen_.537 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 339, i32 20 }
@___asan_gen_.538 = private unnamed_addr constant [23 x i8] c"mux_pllc_pllp_plla_idx\00", align 1
@___asan_gen_.540 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 342, i32 12 }
@___asan_gen_.543 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 669, i32 2 }
@___asan_gen_.546 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 670, i32 2 }
@___asan_gen_.549 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 671, i32 2 }
@___asan_gen_.552 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 672, i32 2 }
@___asan_gen_.555 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 673, i32 2 }
@___asan_gen_.558 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 674, i32 2 }
@___asan_gen_.559 = private unnamed_addr constant [25 x i8] c"mux_pllp_pllc_clkm_clk32\00", align 1
@___asan_gen_.561 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 473, i32 20 }
@___asan_gen_.564 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 675, i32 2 }
@___asan_gen_.567 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 676, i32 2 }
@___asan_gen_.570 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 677, i32 2 }
@___asan_gen_.573 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 678, i32 2 }
@___asan_gen_.576 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 679, i32 2 }
@___asan_gen_.579 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 680, i32 2 }
@___asan_gen_.582 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 681, i32 2 }
@___asan_gen_.585 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 682, i32 2 }
@___asan_gen_.588 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 683, i32 2 }
@___asan_gen_.591 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 684, i32 2 }
@___asan_gen_.594 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 685, i32 2 }
@___asan_gen_.595 = private unnamed_addr constant [24 x i8] c"mux_pllp_plld_pllc_clkm\00", align 1
@___asan_gen_.597 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 540, i32 20 }
@___asan_gen_.600 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 686, i32 2 }
@___asan_gen_.603 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 687, i32 2 }
@___asan_gen_.606 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 688, i32 2 }
@___asan_gen_.609 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 689, i32 2 }
@___asan_gen_.612 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 690, i32 2 }
@___asan_gen_.615 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 692, i32 2 }
@___asan_gen_.618 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 694, i32 2 }
@___asan_gen_.621 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 695, i32 2 }
@___asan_gen_.624 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 696, i32 2 }
@___asan_gen_.627 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 714, i32 2 }
@___asan_gen_.628 = private unnamed_addr constant [40 x i8] c"mux_pllp_pllm_plld_plla_pllc_plld2_clkm\00", align 1
@___asan_gen_.630 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 383, i32 20 }
@___asan_gen_.633 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 715, i32 2 }
@___asan_gen_.634 = private unnamed_addr constant [30 x i8] c"mux_plla_clk32_pllp_clkm_plle\00", align 1
@___asan_gen_.636 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 478, i32 20 }
@___asan_gen_.639 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 716, i32 2 }
@___asan_gen_.642 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 717, i32 2 }
@___asan_gen_.645 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 718, i32 2 }
@___asan_gen_.646 = private unnamed_addr constant [24 x i8] c"mux_clkm_pllc_pllp_plla\00", align 1
@___asan_gen_.648 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 346, i32 20 }
@___asan_gen_.651 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 721, i32 2 }
@___asan_gen_.652 = private unnamed_addr constant [35 x i8] c"mux_pllm_pllc_pllp_plla_clkm_pllc4\00", align 1
@___asan_gen_.654 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 544, i32 20 }
@___asan_gen_.655 = private unnamed_addr constant [39 x i8] c"mux_pllm_pllc_pllp_plla_clkm_pllc4_idx\00", align 1
@___asan_gen_.657 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 547, i32 12 }
@___asan_gen_.658 = private unnamed_addr constant [40 x i8] c"mux_pllc_pllp_plla1_pllc2_c3_clkm_pllc4\00", align 1
@___asan_gen_.660 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 365, i32 20 }
@___asan_gen_.663 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 723, i32 2 }
@___asan_gen_.664 = private unnamed_addr constant [15 x i8] c"mux_pllp_clkm1\00", align 1
@___asan_gen_.666 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 551, i32 20 }
@___asan_gen_.667 = private unnamed_addr constant [25 x i8] c"mux_pllp_clkm_clk32_plle\00", align 1
@___asan_gen_.669 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 446, i32 20 }
@___asan_gen_.670 = private unnamed_addr constant [29 x i8] c"mux_pllp_clkm_clk32_plle_idx\00", align 1
@___asan_gen_.672 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 449, i32 12 }
@___asan_gen_.675 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 725, i32 2 }
@___asan_gen_.676 = private unnamed_addr constant [20 x i8] c"mux_pllp3_pllc_clkm\00", align 1
@___asan_gen_.678 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 556, i32 20 }
@___asan_gen_.681 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 726, i32 2 }
@___asan_gen_.682 = private unnamed_addr constant [29 x i8] c"mux_pllp_out3_pllp_pllc_clkm\00", align 1
@___asan_gen_.684 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 509, i32 20 }
@___asan_gen_.685 = private unnamed_addr constant [33 x i8] c"mux_pllp_out3_pllp_pllc_clkm_idx\00", align 1
@___asan_gen_.687 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 512, i32 12 }
@___asan_gen_.690 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 728, i32 2 }
@___asan_gen_.691 = private unnamed_addr constant [20 x i8] c"mux_pllp_pllre_clkm\00", align 1
@___asan_gen_.693 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 581, i32 20 }
@___asan_gen_.694 = private unnamed_addr constant [24 x i8] c"mux_pllp_pllre_clkm_idx\00", align 1
@___asan_gen_.696 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 585, i32 12 }
@___asan_gen_.699 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 730, i32 2 }
@___asan_gen_.700 = private unnamed_addr constant [25 x i8] c"mux_pllp_plld_plld2_clkm\00", align 1
@___asan_gen_.702 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 574, i32 20 }
@___asan_gen_.703 = private unnamed_addr constant [29 x i8] c"mux_pllp_plld_plld2_clkm_idx\00", align 1
@___asan_gen_.705 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 577, i32 12 }
@___asan_gen_.708 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 732, i32 2 }
@___asan_gen_.711 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 734, i32 2 }
@___asan_gen_.714 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 735, i32 2 }
@___asan_gen_.717 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 736, i32 2 }
@___asan_gen_.720 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 737, i32 2 }
@___asan_gen_.723 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 738, i32 2 }
@___asan_gen_.724 = private unnamed_addr constant [52 x i8] c"mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2\00", align 1
@___asan_gen_.726 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 415, i32 20 }
@___asan_gen_.727 = private unnamed_addr constant [56 x i8] c"mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx\00", align 1
@___asan_gen_.729 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 418, i32 12 }
@___asan_gen_.732 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 743, i32 2 }
@___asan_gen_.733 = private unnamed_addr constant [25 x i8] c"mux_clkm_pllp_pllc_pllre\00", align 1
@___asan_gen_.735 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 483, i32 20 }
@___asan_gen_.736 = private unnamed_addr constant [29 x i8] c"mux_clkm_pllp_pllc_pllre_idx\00", align 1
@___asan_gen_.738 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 486, i32 12 }
@___asan_gen_.739 = private unnamed_addr constant [20 x i8] c"mux_clkm_pllp_pllre\00", align 1
@___asan_gen_.741 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 466, i32 20 }
@___asan_gen_.742 = private unnamed_addr constant [24 x i8] c"mux_clkm_pllp_pllre_idx\00", align 1
@___asan_gen_.744 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 469, i32 12 }
@___asan_gen_.747 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 745, i32 2 }
@___asan_gen_.750 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 747, i32 2 }
@___asan_gen_.751 = private unnamed_addr constant [23 x i8] c"mux_clkm_48M_pllp_480M\00", align 1
@___asan_gen_.753 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 490, i32 20 }
@___asan_gen_.754 = private unnamed_addr constant [27 x i8] c"mux_clkm_48M_pllp_480M_idx\00", align 1
@___asan_gen_.756 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 493, i32 12 }
@___asan_gen_.759 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 748, i32 2 }
@___asan_gen_.760 = private unnamed_addr constant [35 x i8] c"mux_clkm_pllre_clk32_480M_pllc_ref\00", align 1
@___asan_gen_.762 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 502, i32 20 }
@___asan_gen_.763 = private unnamed_addr constant [39 x i8] c"mux_clkm_pllre_clk32_480M_pllc_ref_idx\00", align 1
@___asan_gen_.765 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 505, i32 12 }
@___asan_gen_.766 = private unnamed_addr constant [26 x i8] c"mux_clkm_pllre_clk32_480M\00", align 1
@___asan_gen_.768 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 497, i32 20 }
@___asan_gen_.771 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 750, i32 2 }
@___asan_gen_.772 = private unnamed_addr constant [16 x i8] c"mux_ss_div2_60M\00", align 1
@___asan_gen_.774 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 516, i32 20 }
@___asan_gen_.775 = private unnamed_addr constant [19 x i8] c"mux_ss_div2_60M_ss\00", align 1
@___asan_gen_.777 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 521, i32 20 }
@___asan_gen_.780 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 752, i32 2 }
@___asan_gen_.781 = private unnamed_addr constant [12 x i8] c"mux_ss_clkm\00", align 1
@___asan_gen_.783 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 526, i32 20 }
@___asan_gen_.786 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 753, i32 2 }
@___asan_gen_.789 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 755, i32 2 }
@___asan_gen_.790 = private unnamed_addr constant [16 x i8] c"mux_pllp_clkm_2\00", align 1
@___asan_gen_.792 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 316, i32 20 }
@___asan_gen_.793 = private unnamed_addr constant [20 x i8] c"mux_pllp_clkm_2_idx\00", align 1
@___asan_gen_.795 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 319, i32 12 }
@___asan_gen_.798 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 756, i32 2 }
@___asan_gen_.799 = private unnamed_addr constant [31 x i8] c"mux_pllc2_c_c3_pllp_plla1_clkm\00", align 1
@___asan_gen_.801 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 323, i32 20 }
@___asan_gen_.802 = private unnamed_addr constant [35 x i8] c"mux_pllc2_c_c3_pllp_plla1_clkm_idx\00", align 1
@___asan_gen_.804 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 326, i32 12 }
@___asan_gen_.807 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 757, i32 2 }
@___asan_gen_.810 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 758, i32 2 }
@___asan_gen_.813 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 759, i32 2 }
@___asan_gen_.814 = private unnamed_addr constant [57 x i8] c"mux_plla_pllc4_out0_pllc_pllc4_out1_pllp_pllc4_out2_clkm\00", align 1
@___asan_gen_.816 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 372, i32 1 }
@___asan_gen_.819 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 760, i32 2 }
@___asan_gen_.820 = private unnamed_addr constant [30 x i8] c"mux_pllp_out3_clkm_pllp_pllc4\00", align 1
@___asan_gen_.822 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 458, i32 20 }
@___asan_gen_.823 = private unnamed_addr constant [34 x i8] c"mux_pllp_out3_clkm_pllp_pllc4_idx\00", align 1
@___asan_gen_.825 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 462, i32 12 }
@___asan_gen_.828 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 761, i32 2 }
@___asan_gen_.829 = private unnamed_addr constant [62 x i8] c"mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0\00", align 1
@___asan_gen_.831 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 423, i32 1 }
@___asan_gen_.832 = private unnamed_addr constant [66 x i8] c"mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx\00", align 1
@___asan_gen_.834 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 428, i32 1 }
@___asan_gen_.837 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 762, i32 2 }
@___asan_gen_.840 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 763, i32 2 }
@___asan_gen_.843 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 764, i32 2 }
@___asan_gen_.846 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 765, i32 2 }
@___asan_gen_.849 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 766, i32 2 }
@___asan_gen_.850 = private unnamed_addr constant [36 x i8] c"mux_pllp_pllp_out3_clkm_clk32k_plla\00", align 1
@___asan_gen_.852 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 453, i32 20 }
@___asan_gen_.855 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 767, i32 2 }
@___asan_gen_.856 = private unnamed_addr constant [10 x i8] c"mux_dmic1\00", align 1
@___asan_gen_.858 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 589, i32 27 }
@___asan_gen_.861 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 768, i32 2 }
@___asan_gen_.862 = private unnamed_addr constant [10 x i8] c"mux_dmic2\00", align 1
@___asan_gen_.864 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 594, i32 27 }
@___asan_gen_.867 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 769, i32 2 }
@___asan_gen_.868 = private unnamed_addr constant [10 x i8] c"mux_dmic3\00", align 1
@___asan_gen_.870 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 599, i32 27 }
@___asan_gen_.873 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 532, i32 2 }
@___asan_gen_.876 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 532, i32 25 }
@___asan_gen_.879 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 532, i32 34 }
@___asan_gen_.882 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 532, i32 51 }
@___asan_gen_.885 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 533, i32 2 }
@___asan_gen_.888 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 533, i32 15 }
@___asan_gen_.891 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 533, i32 28 }
@___asan_gen_.894 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 533, i32 41 }
@___asan_gen_.897 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 533, i32 54 }
@___asan_gen_.900 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 285, i32 11 }
@___asan_gen_.903 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 285, i32 20 }
@___asan_gen_.906 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 303, i32 11 }
@___asan_gen_.909 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 303, i32 30 }
@___asan_gen_.912 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 567, i32 63 }
@___asan_gen_.915 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 359, i32 49 }
@___asan_gen_.918 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 359, i32 59 }
@___asan_gen_.921 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 332, i32 2 }
@___asan_gen_.924 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 332, i32 26 }
@___asan_gen_.927 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 562, i32 29 }
@___asan_gen_.930 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 270, i32 1 }
@___asan_gen_.933 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 271, i32 1 }
@___asan_gen_.936 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 272, i32 1 }
@___asan_gen_.939 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 273, i32 1 }
@___asan_gen_.942 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 274, i32 1 }
@___asan_gen_.945 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 275, i32 1 }
@___asan_gen_.948 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 293, i32 20 }
@___asan_gen_.951 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 541, i32 11 }
@___asan_gen_.954 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 385, i32 2 }
@___asan_gen_.957 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 479, i32 45 }
@___asan_gen_.960 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 447, i32 31 }
@___asan_gen_.963 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 582, i32 11 }
@___asan_gen_.966 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 484, i32 29 }
@___asan_gen_.969 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 491, i32 11 }
@___asan_gen_.972 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 491, i32 33 }
@___asan_gen_.975 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 517, i32 2 }
@___asan_gen_.978 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 517, i32 18 }
@___asan_gen_.981 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 424, i32 11 }
@___asan_gen_.984 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 590, i32 16 }
@___asan_gen_.987 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 595, i32 16 }
@___asan_gen_.990 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 600, i32 16 }
@___asan_gen_.991 = private unnamed_addr constant [10 x i8] c"gate_clks\00", align 1
@___asan_gen_.993 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 772, i32 38 }
@___asan_gen_.996 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 773, i32 2 }
@___asan_gen_.999 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 774, i32 2 }
@___asan_gen_.1002 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 776, i32 2 }
@___asan_gen_.1008 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 777, i32 2 }
@___asan_gen_.1014 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 778, i32 2 }
@___asan_gen_.1017 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 779, i32 2 }
@___asan_gen_.1020 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 780, i32 2 }
@___asan_gen_.1023 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 781, i32 2 }
@___asan_gen_.1026 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 782, i32 2 }
@___asan_gen_.1029 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 783, i32 2 }
@___asan_gen_.1032 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 784, i32 2 }
@___asan_gen_.1035 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 785, i32 2 }
@___asan_gen_.1038 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 786, i32 2 }
@___asan_gen_.1041 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 787, i32 2 }
@___asan_gen_.1044 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 788, i32 2 }
@___asan_gen_.1047 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 789, i32 2 }
@___asan_gen_.1050 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 790, i32 2 }
@___asan_gen_.1053 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 791, i32 2 }
@___asan_gen_.1056 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 792, i32 2 }
@___asan_gen_.1059 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 793, i32 2 }
@___asan_gen_.1062 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 794, i32 2 }
@___asan_gen_.1065 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 795, i32 2 }
@___asan_gen_.1068 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 796, i32 2 }
@___asan_gen_.1071 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 797, i32 2 }
@___asan_gen_.1074 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 798, i32 2 }
@___asan_gen_.1077 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 799, i32 2 }
@___asan_gen_.1083 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 800, i32 2 }
@___asan_gen_.1086 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 801, i32 2 }
@___asan_gen_.1089 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 802, i32 2 }
@___asan_gen_.1092 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 803, i32 2 }
@___asan_gen_.1095 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 804, i32 2 }
@___asan_gen_.1098 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 805, i32 2 }
@___asan_gen_.1101 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 806, i32 2 }
@___asan_gen_.1104 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 807, i32 2 }
@___asan_gen_.1110 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 808, i32 2 }
@___asan_gen_.1113 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 809, i32 2 }
@___asan_gen_.1119 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 810, i32 2 }
@___asan_gen_.1122 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 812, i32 2 }
@___asan_gen_.1125 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 813, i32 2 }
@___asan_gen_.1128 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 814, i32 2 }
@___asan_gen_.1131 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 815, i32 2 }
@___asan_gen_.1134 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 816, i32 2 }
@___asan_gen_.1137 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 817, i32 2 }
@___asan_gen_.1140 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 818, i32 2 }
@___asan_gen_.1146 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 819, i32 2 }
@___asan_gen_.1147 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.1148 = private constant [40 x i8] c"../drivers/clk/tegra/clk-tegra-periph.c\00", align 1
@___asan_gen_.1149 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1148, i32 820, i32 2 }
@llvm.compiler.used = appending global [310 x ptr] [ptr @.str, ptr @.str.1, ptr @pllp_out_clks, ptr @.str.2, ptr @.str.3, ptr @PLLP_OUTB_lock, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @PLLP_OUTA_lock, ptr @.str.9, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @PLLP_OUTC_lock, ptr @.str.15, ptr @.str.16, ptr @.str.17, ptr @periph_clks, ptr @.str.18, ptr @mux_d_audio_clk, ptr @mux_d_audio_clk_idx, ptr @.str.19, ptr @.str.20, ptr @.str.21, ptr @.str.22, ptr @mux_pllp_clkm, ptr @mux_pllp_clkm_idx, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.28, ptr @mux_pllp_pllc_pllm_clkm, ptr @.str.29, ptr @mux_pllm_pllc_pllp_plla, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @mux_pllp_pllc2_c_c3_pllm_clkm, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, ptr @mux_pllm_pllc2_c_c3_pllp_plla, ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4, ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4_idx, ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4, ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx, ptr @.str.35, ptr @.str.36, ptr @mux_pllp_pllc_clkm, ptr @mux_pllp_pllc_clkm_idx, ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0, ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0_idx, ptr @.str.37, ptr @mux_pllp_pllc2_c_c3_clkm, ptr @mux_pllp_pllc2_c_c3_clkm_idx, ptr @.str.38, ptr @mux_pllm_pllc_pllp_plla_pllc2_c3_clkm, ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm, ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_idx, ptr @.str.39, ptr @.str.40, ptr @mux_pllaout0_audio0_2x_pllp_clkm, ptr @.str.41, ptr @mux_pllaout0_audio1_2x_pllp_clkm, ptr @.str.42, ptr @mux_pllaout0_audio2_2x_pllp_clkm, ptr @.str.43, ptr @mux_pllaout0_audio3_2x_pllp_clkm, ptr @.str.44, ptr @mux_pllaout0_audio4_2x_pllp_clkm, ptr @.str.45, ptr @mux_pllaout0_audio_2x_pllp_clkm, ptr @.str.46, ptr @mux_pllp_pllc_pllm, ptr @mux_pllp_pllc_clkm_1, ptr @mux_pllp_pllc_clkm_1_idx, ptr @.str.47, ptr @mux_pllp_pllc_clk32_clkm, ptr @.str.48, ptr @mux_plla_pllc_pllp_clkm, ptr @.str.49, ptr @.str.50, ptr @.str.51, ptr @mux_pllp_pllc_plla_clkm, ptr @mux_pllp_pllc_plla_clkm_idx, ptr @.str.52, ptr @.str.53, ptr @.str.54, ptr @.str.55, ptr @.str.56, ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0, ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, ptr @.str.57, ptr @.str.58, ptr @.str.59, ptr @.str.60, ptr @.str.61, ptr @.str.62, ptr @mux_pllc_pllp_plla, ptr @mux_pllc_pllp_plla_idx, ptr @.str.63, ptr @.str.64, ptr @.str.65, ptr @.str.66, ptr @.str.67, ptr @.str.68, ptr @mux_pllp_pllc_clkm_clk32, ptr @.str.69, ptr @.str.70, ptr @.str.71, ptr @.str.72, ptr @.str.73, ptr @.str.74, ptr @.str.75, ptr @.str.76, ptr @.str.77, ptr @.str.78, ptr @.str.79, ptr @mux_pllp_plld_pllc_clkm, ptr @.str.80, ptr @.str.81, ptr @.str.82, ptr @.str.83, ptr @.str.84, ptr @.str.85, ptr @.str.86, ptr @.str.87, ptr @.str.88, ptr @.str.89, ptr @mux_pllp_pllm_plld_plla_pllc_plld2_clkm, ptr @.str.90, ptr @mux_plla_clk32_pllp_clkm_plle, ptr @.str.91, ptr @.str.92, ptr @.str.93, ptr @mux_clkm_pllc_pllp_plla, ptr @.str.94, ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4, ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4_idx, ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_pllc4, ptr @.str.95, ptr @mux_pllp_clkm1, ptr @mux_pllp_clkm_clk32_plle, ptr @mux_pllp_clkm_clk32_plle_idx, ptr @.str.96, ptr @mux_pllp3_pllc_clkm, ptr @.str.97, ptr @mux_pllp_out3_pllp_pllc_clkm, ptr @mux_pllp_out3_pllp_pllc_clkm_idx, ptr @.str.98, ptr @mux_pllp_pllre_clkm, ptr @mux_pllp_pllre_clkm_idx, ptr @.str.99, ptr @mux_pllp_plld_plld2_clkm, ptr @mux_pllp_plld_plld2_clkm_idx, ptr @.str.100, ptr @.str.101, ptr @.str.102, ptr @.str.103, ptr @.str.104, ptr @.str.105, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, ptr @.str.106, ptr @mux_clkm_pllp_pllc_pllre, ptr @mux_clkm_pllp_pllc_pllre_idx, ptr @mux_clkm_pllp_pllre, ptr @mux_clkm_pllp_pllre_idx, ptr @.str.107, ptr @.str.108, ptr @mux_clkm_48M_pllp_480M, ptr @mux_clkm_48M_pllp_480M_idx, ptr @.str.109, ptr @mux_clkm_pllre_clk32_480M_pllc_ref, ptr @mux_clkm_pllre_clk32_480M_pllc_ref_idx, ptr @mux_clkm_pllre_clk32_480M, ptr @.str.110, ptr @mux_ss_div2_60M, ptr @mux_ss_div2_60M_ss, ptr @.str.111, ptr @mux_ss_clkm, ptr @.str.112, ptr @.str.113, ptr @mux_pllp_clkm_2, ptr @mux_pllp_clkm_2_idx, ptr @.str.114, ptr @mux_pllc2_c_c3_pllp_plla1_clkm, ptr @mux_pllc2_c_c3_pllp_plla1_clkm_idx, ptr @.str.115, ptr @.str.116, ptr @.str.117, ptr @mux_plla_pllc4_out0_pllc_pllc4_out1_pllp_pllc4_out2_clkm, ptr @.str.118, ptr @mux_pllp_out3_clkm_pllp_pllc4, ptr @mux_pllp_out3_clkm_pllp_pllc4_idx, ptr @.str.119, ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0, ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, ptr @.str.120, ptr @.str.121, ptr @.str.122, ptr @.str.123, ptr @.str.124, ptr @mux_pllp_pllp_out3_clkm_clk32k_plla, ptr @.str.125, ptr @mux_dmic1, ptr @.str.126, ptr @mux_dmic2, ptr @.str.127, ptr @mux_dmic3, ptr @.str.128, ptr @.str.129, ptr @.str.130, ptr @.str.131, ptr @.str.132, ptr @.str.133, ptr @.str.134, ptr @.str.135, ptr @.str.136, ptr @.str.137, ptr @.str.138, ptr @.str.139, ptr @.str.140, ptr @.str.141, ptr @.str.142, ptr @.str.143, ptr @.str.144, ptr @.str.145, ptr @.str.146, ptr @.str.147, ptr @.str.148, ptr @.str.149, ptr @.str.150, ptr @.str.151, ptr @.str.152, ptr @.str.153, ptr @.str.154, ptr @.str.155, ptr @.str.156, ptr @.str.157, ptr @.str.158, ptr @.str.159, ptr @.str.160, ptr @.str.161, ptr @.str.162, ptr @.str.163, ptr @.str.164, ptr @.str.165, ptr @.str.166, ptr @.str.167, ptr @gate_clks, ptr @.str.168, ptr @.str.169, ptr @.str.170, ptr @.str.171, ptr @.str.172, ptr @.str.173, ptr @.str.174, ptr @.str.175, ptr @.str.176, ptr @.str.177, ptr @.str.178, ptr @.str.179, ptr @.str.180, ptr @.str.181, ptr @.str.182, ptr @.str.183, ptr @.str.184, ptr @.str.185, ptr @.str.186, ptr @.str.187, ptr @.str.188, ptr @.str.189, ptr @.str.190, ptr @.str.191, ptr @.str.192, ptr @.str.193, ptr @.str.194, ptr @.str.195, ptr @.str.196, ptr @.str.197, ptr @.str.198, ptr @.str.199, ptr @.str.200, ptr @.str.201, ptr @.str.202, ptr @.str.203, ptr @.str.204, ptr @.str.205, ptr @.str.206, ptr @.str.207, ptr @.str.208, ptr @.str.209, ptr @.str.210, ptr @.str.211, ptr @.str.212, ptr @.str.213, ptr @.str.214, ptr @.str.215, ptr @.str.216, ptr @.str.217, ptr @.str.218, ptr @.str.219], section "llvm.metadata"
@0 = internal global [310 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.222 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.225 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pllp_out_clks to i32), i32 144, i32 192, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.228 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.231 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.234 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @PLLP_OUTB_lock to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.235 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.285 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.240 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.243 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.246 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.252 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.252 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @PLLP_OUTA_lock to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.253 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.261 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.261 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.267 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.267 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.273 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.273 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @PLLP_OUTC_lock to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.274 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.282 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.282 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.285 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @periph_clks to i32), i32 25080, i32 31328, i32 ptrtoint (ptr @___asan_gen_.286 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.288 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.291 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_d_audio_clk to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.292 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.294 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_d_audio_clk_idx to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.295 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.297 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.300 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.303 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.306 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.309 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_clkm to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.310 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.312 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_clkm_idx to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.313 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.315 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.318 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.321 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.327 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.330 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_pllm_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.334 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.336 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.339 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllm_pllc_pllp_plla to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.340 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.342 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.345 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.348 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.351 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.354 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.357 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc2_c_c3_pllm_clkm to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.358 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.360 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.361 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.363 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllm_pllc2_c_c3_pllp_plla to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.364 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.366 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.367 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.369 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4_idx to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.370 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.372 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.373 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.375 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.376 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.378 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.381 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.384 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_clkm to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.385 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.387 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_clkm_idx to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.388 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.390 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.393 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0_idx to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.394 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.396 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.399 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc2_c_c3_clkm to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.402 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc2_c_c3_clkm_idx to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.405 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.408 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllm_pllc_pllp_plla_pllc2_c3_clkm to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.409 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.411 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.412 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.414 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_idx to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.415 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.417 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.420 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.423 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllaout0_audio0_2x_pllp_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.424 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.429 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllaout0_audio1_2x_pllp_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.430 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.933 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.435 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllaout0_audio2_2x_pllp_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.436 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.936 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.441 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllaout0_audio3_2x_pllp_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.442 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.939 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.44 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.447 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllaout0_audio4_2x_pllp_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.448 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.453 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllaout0_audio_2x_pllp_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.454 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.945 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.459 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_pllm to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.460 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.462 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_clkm_1 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.463 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.465 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_clkm_1_idx to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.466 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.468 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.471 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_clk32_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.472 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.474 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.48 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.477 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_plla_pllc_pllp_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.478 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.480 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.483 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.50 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.486 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.51 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.489 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_plla_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.490 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.492 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_plla_clkm_idx to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.493 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.495 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.52 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.498 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.53 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.501 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.504 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.55 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.507 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.56 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.510 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.511 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.513 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.514 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.516 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.519 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.58 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.522 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.59 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.525 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.60 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.528 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.61 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.531 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.62 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.534 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc_pllp_plla to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.535 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.537 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc_pllp_plla_idx to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.538 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.540 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.63 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.543 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.64 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.546 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.65 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.549 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.66 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.552 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.67 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.555 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.68 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.558 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_clkm_clk32 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.559 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.561 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.69 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.564 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.70 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.567 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.71 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.570 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.72 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.573 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.73 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.576 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.74 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.579 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.75 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.582 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.76 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.585 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.77 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.588 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.78 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.591 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.79 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.594 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_plld_pllc_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.595 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.597 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.80 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.600 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.81 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.603 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.82 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.606 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.83 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.609 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.84 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.612 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.85 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.615 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.86 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.618 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.87 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.621 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.88 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.624 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.89 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.627 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllm_plld_plla_pllc_plld2_clkm to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.628 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.630 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.90 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.633 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_plla_clk32_pllp_clkm_plle to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.634 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.636 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.91 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.639 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.92 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.642 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.93 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.645 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_pllc_pllp_plla to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.646 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.648 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.94 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.651 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.652 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.654 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4_idx to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.655 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.657 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_pllc4 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.658 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.660 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.95 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.663 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_clkm1 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.664 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.666 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_clkm_clk32_plle to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.667 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.669 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_clkm_clk32_plle_idx to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.670 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.672 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.96 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.675 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp3_pllc_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.676 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.678 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.97 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.681 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_out3_pllp_pllc_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.682 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.684 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_out3_pllp_pllc_clkm_idx to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.685 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.687 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.98 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.690 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllre_clkm to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.691 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.693 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllre_clkm_idx to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.694 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.696 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.99 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.699 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_plld_plld2_clkm to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.700 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.702 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_plld_plld2_clkm_idx to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.703 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.705 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.100 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.708 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.101 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.711 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.102 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.714 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.103 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.717 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.104 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.720 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.105 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.723 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.724 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.726 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.727 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.729 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.106 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.732 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_pllp_pllc_pllre to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.733 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.735 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_pllp_pllc_pllre_idx to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.736 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.738 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_pllp_pllre to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.739 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.741 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_pllp_pllre_idx to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.742 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.744 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.107 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.747 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.108 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.750 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_48M_pllp_480M to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.751 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.753 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_48M_pllp_480M_idx to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.754 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.756 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.109 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.759 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_pllre_clk32_480M_pllc_ref to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.760 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.762 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_pllre_clk32_480M_pllc_ref_idx to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.763 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.765 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_clkm_pllre_clk32_480M to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.766 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.768 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.110 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.771 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_ss_div2_60M to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.772 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.774 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_ss_div2_60M_ss to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.775 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.777 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.111 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.780 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_ss_clkm to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.781 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.783 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.112 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.786 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.113 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.789 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_clkm_2 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.790 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.792 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_clkm_2_idx to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.793 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.795 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.114 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.798 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc2_c_c3_pllp_plla1_clkm to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.799 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.801 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllc2_c_c3_pllp_plla1_clkm_idx to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.802 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.804 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.115 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.807 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.116 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.810 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.117 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.813 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_plla_pllc4_out0_pllc_pllc4_out1_pllp_pllc4_out2_clkm to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.814 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.816 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.118 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.819 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_out3_clkm_pllp_pllc4 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.820 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.822 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_out3_clkm_pllp_pllc4_idx to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.823 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.825 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.119 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.828 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.829 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.831 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.832 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.834 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.120 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.837 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.121 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.840 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.122 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.843 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.123 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.846 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.124 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.849 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_pllp_pllp_out3_clkm_clk32k_plla to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.850 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.852 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.125 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.855 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_dmic1 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.856 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.858 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.126 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.861 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_dmic2 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.862 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.864 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.127 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.867 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mux_dmic3 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.868 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.870 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.128 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.873 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.129 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.876 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.130 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.879 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.131 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.882 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.132 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.885 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.133 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.888 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.134 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.891 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.135 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.894 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.136 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.897 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.137 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.900 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.138 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.903 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.139 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.906 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.140 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.909 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.141 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.912 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.142 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.915 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.143 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.918 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.144 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.921 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.145 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.924 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.146 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.927 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.147 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.148 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.933 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.149 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.936 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.150 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.939 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.151 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.152 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.945 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.153 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.948 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.154 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.951 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.155 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.156 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.957 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.157 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.960 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.158 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.963 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.159 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.966 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.160 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.969 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.161 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.972 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.162 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.975 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.163 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.978 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.164 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.981 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.165 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.984 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.166 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.167 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.990 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @gate_clks to i32), i32 7296, i32 9120, i32 ptrtoint (ptr @___asan_gen_.991 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.993 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.168 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.996 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.169 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.999 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.170 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1002 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.171 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1008 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.172 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1008 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.173 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1014 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.174 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1014 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.175 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.176 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1020 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.177 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1023 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.178 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1026 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.179 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1029 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.180 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1032 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.181 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.182 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1038 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.183 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1041 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.184 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1044 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.185 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.186 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1050 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.187 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1053 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.188 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1056 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.189 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.190 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1062 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.191 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1065 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.192 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1068 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.193 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1071 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.194 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1074 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.195 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1077 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.196 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1083 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.197 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1083 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.198 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.199 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1089 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.200 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1092 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.201 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1095 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.202 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1098 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.203 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.204 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1104 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.205 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1110 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.206 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1110 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.207 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.208 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1119 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.209 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1119 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.210 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1122 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.211 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1125 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.212 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1128 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.213 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1131 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.214 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1134 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.215 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1137 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.216 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.217 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1146 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.218 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1146 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.219 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1147 to i32), i32 ptrtoint (ptr @___asan_gen_.1148 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1149 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define dso_local void @tegra_periph_clk_init(ptr noundef %clk_base, ptr noundef %pmc_base, ptr noundef %tegra_clks, ptr noundef %pll_params) local_unnamed_addr #0 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #4
  call void @llvm.arm.gnu.eabi.mcount()
  tail call fastcc void @init_pllp(ptr noundef %clk_base, ptr noundef %pmc_base, ptr noundef %tegra_clks, ptr noundef %pll_params) #5
  tail call fastcc void @periph_clk_init(ptr noundef %clk_base, ptr noundef %tegra_clks) #5
  tail call fastcc void @gate_clk_init(ptr noundef %clk_base, ptr noundef %tegra_clks) #5
  tail call fastcc void @div_clk_init(ptr noundef %clk_base, ptr noundef %tegra_clks) #5
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal fastcc void @init_pllp(ptr noundef %clk_base, ptr noundef %pmc_base, ptr noundef %tegra_clks, ptr noundef %pll_params) unnamed_addr #0 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #4
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call ptr @tegra_lookup_dt_id(i32 noundef 159, ptr noundef %tegra_clks) #2
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.for.body.preheader_crit_edge, label %if.then

entry.for.body.preheader_crit_edge:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #4
  br label %for.body.preheader

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #4
  %call1 = tail call ptr @tegra_clk_register_pll(ptr noundef nonnull @.str, ptr noundef nonnull @.str.1, ptr noundef %clk_base, ptr noundef %pmc_base, i32 noundef 0, ptr noundef %pll_params, ptr noundef null) #2
  %call2 = tail call i32 @clk_register_clkdev(ptr noundef %call1, ptr noundef nonnull @.str, ptr noundef null) #2
  %0 = ptrtoint ptr %call to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr %call1, ptr %call, align 4
  br label %for.body.preheader

for.body.preheader:                               ; preds = %if.then, %entry.for.body.preheader_crit_edge
  br label %for.body

for.body:                                         ; preds = %cleanup.for.body_crit_edge, %for.body.preheader
  %i.081 = phi i32 [ %inc, %cleanup.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %clk_id = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %i.081, i32 3
  %1 = ptrtoint ptr %clk_id to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %clk_id, align 4
  %call3 = tail call ptr @tegra_lookup_dt_id(i32 noundef %2, ptr noundef %tegra_clks) #2
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %for.body.cleanup_crit_edge, label %if.end6

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #4
  br label %cleanup

if.end6:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #4
  %add.ptr = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %i.081
  %3 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %add.ptr, align 4
  %offset = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %i.081, i32 2
  %5 = ptrtoint ptr %offset to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %offset, align 4
  %add.ptr7 = getelementptr i8, ptr %clk_base, i32 %6
  %div_flags = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %i.081, i32 5
  %7 = ptrtoint ptr %div_flags to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %div_flags, align 1
  %div_shift = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %i.081, i32 4
  %9 = ptrtoint ptr %div_shift to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %div_shift, align 4
  %lock = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %i.081, i32 7
  %11 = ptrtoint ptr %lock to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %lock, align 4
  %call8 = tail call ptr @tegra_clk_register_divider(ptr noundef %4, ptr noundef nonnull @.str, ptr noundef %add.ptr7, i32 noundef 0, i8 noundef zeroext %8, i8 noundef zeroext %10, i8 noundef zeroext 8, i8 noundef zeroext 1, ptr noundef %12) #2
  %pll_out_name = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %i.081, i32 1
  %13 = ptrtoint ptr %pll_out_name to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %pll_out_name, align 4
  %rst_shift = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %i.081, i32 6
  %15 = ptrtoint ptr %rst_shift to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %rst_shift, align 2
  %add = add i8 %16, 1
  %call15 = tail call ptr @tegra_clk_register_pll_out(ptr noundef %14, ptr noundef %4, ptr noundef %add.ptr7, i8 noundef zeroext %add, i8 noundef zeroext %16, i32 noundef 12, i8 noundef zeroext 0, ptr noundef %12) #2
  %17 = ptrtoint ptr %call3 to i32
  call void @__asan_store4_noabort(i32 %17)
  store ptr %call15, ptr %call3, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %for.body.cleanup_crit_edge
  %inc = add nuw nsw i32 %i.081, 1
  %exitcond.not = icmp eq i32 %inc, 6
  br i1 %exitcond.not, label %for.end, label %cleanup.for.body_crit_edge

cleanup.for.body_crit_edge:                       ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #4
  br label %for.body

for.end:                                          ; preds = %cleanup
  %call16 = tail call ptr @tegra_lookup_dt_id(i32 noundef 169, ptr noundef %tegra_clks) #2
  %tobool17.not = icmp eq ptr %call16, null
  br i1 %tobool17.not, label %for.end.if.end27_crit_edge, label %if.then18

for.end.if.end27_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #4
  br label %if.end27

if.then18:                                        ; preds = %for.end
  %add.ptr19 = getelementptr i8, ptr %clk_base, i32 168
  %call20 = tail call ptr @tegra_clk_register_divider(ptr noundef nonnull @.str.2, ptr noundef nonnull @.str.3, ptr noundef %add.ptr19, i32 noundef 0, i8 noundef zeroext 0, i8 noundef zeroext 24, i8 noundef zeroext 8, i8 noundef zeroext 1, ptr noundef nonnull @PLLP_OUTB_lock) #2
  %call21 = tail call ptr @tegra_lookup_dt_id(i32 noundef 165, ptr noundef %tegra_clks) #2
  %tobool22.not = icmp eq ptr %call21, null
  br i1 %tobool22.not, label %if.then18.if.end27_crit_edge, label %if.then23

if.then18.if.end27_crit_edge:                     ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #4
  br label %if.end27

if.then23:                                        ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #4
  %call25 = tail call ptr @tegra_clk_register_pll_out(ptr noundef nonnull @.str.4, ptr noundef nonnull @.str.2, ptr noundef %add.ptr19, i8 noundef zeroext 17, i8 noundef zeroext 16, i32 noundef 12, i8 noundef zeroext 0, ptr noundef nonnull @PLLP_OUTB_lock) #2
  %18 = ptrtoint ptr %call21 to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr %call25, ptr %call21, align 4
  br label %if.end27

if.end27:                                         ; preds = %if.then23, %if.then18.if.end27_crit_edge, %for.end.if.end27_crit_edge
  %call28 = tail call ptr @tegra_lookup_dt_id(i32 noundef 167, ptr noundef %tegra_clks) #2
  %tobool29.not = icmp eq ptr %call28, null
  br i1 %tobool29.not, label %if.end27.if.end33_crit_edge, label %if.then30

if.end27.if.end33_crit_edge:                      ; preds = %if.end27
  call void @__sanitizer_cov_trace_pc() #4
  br label %if.end33

if.then30:                                        ; preds = %if.end27
  call void @__sanitizer_cov_trace_pc() #4
  %add.ptr31 = getelementptr i8, ptr %clk_base, i32 1664
  %call32 = tail call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.5, ptr noundef nonnull @.str, i32 noundef 12, ptr noundef %add.ptr31, i8 noundef zeroext 29, i8 noundef zeroext 0, ptr noundef null) #2
  %19 = ptrtoint ptr %call28 to i32
  call void @__asan_store4_noabort(i32 %19)
  store ptr %call32, ptr %call28, align 4
  br label %if.end33

if.end33:                                         ; preds = %if.then30, %if.end27.if.end33_crit_edge
  %call34 = tail call ptr @tegra_lookup_dt_id(i32 noundef 168, ptr noundef %tegra_clks) #2
  %tobool35.not = icmp eq ptr %call34, null
  br i1 %tobool35.not, label %if.end33.if.end40_crit_edge, label %if.then36

if.end33.if.end40_crit_edge:                      ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #4
  br label %if.end40

if.then36:                                        ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #4
  %add.ptr37 = getelementptr i8, ptr %clk_base, i32 1664
  %call38 = tail call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.6, ptr noundef nonnull @.str.5, i32 noundef 12, ptr noundef %add.ptr37, i8 noundef zeroext 28, i8 noundef zeroext 0, ptr noundef null) #2
  %call39 = tail call i32 @clk_register_clkdev(ptr noundef %call38, ptr noundef nonnull @.str.6, ptr noundef null) #2
  %20 = ptrtoint ptr %call34 to i32
  call void @__asan_store4_noabort(i32 %20)
  store ptr %call38, ptr %call34, align 4
  br label %if.end40

if.end40:                                         ; preds = %if.then36, %if.end33.if.end40_crit_edge
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal fastcc void @periph_clk_init(ptr noundef %clk_base, ptr noundef %tegra_clks) unnamed_addr #0 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #4
  call void @llvm.arm.gnu.eabi.mcount()
  br label %for.body

for.body:                                         ; preds = %cleanup.for.body_crit_edge, %entry
  %i.016 = phi i32 [ 0, %entry ], [ %inc, %cleanup.for.body_crit_edge ]
  %add.ptr = getelementptr %struct.tegra_periph_init_data, ptr @periph_clks, i32 %i.016
  %clk_id = getelementptr %struct.tegra_periph_init_data, ptr @periph_clks, i32 %i.016, i32 1
  %0 = ptrtoint ptr %clk_id to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %clk_id, align 4
  %call = tail call ptr @tegra_lookup_dt_id(i32 noundef %1, ptr noundef %tegra_clks) #2
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %for.body.cleanup_crit_edge, label %if.end

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #4
  br label %cleanup

if.end:                                           ; preds = %for.body
  %clk_num = getelementptr %struct.tegra_periph_init_data, ptr @periph_clks, i32 %i.016, i32 4, i32 4, i32 4
  %2 = ptrtoint ptr %clk_num to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %clk_num, align 4
  %call1 = tail call ptr @get_reg_bank(i32 noundef %3) #2
  %tobool2.not = icmp eq ptr %call1, null
  br i1 %tobool2.not, label %if.end.cleanup_crit_edge, label %if.end4

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #4
  br label %cleanup

if.end4:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #4
  %regs = getelementptr %struct.tegra_periph_init_data, ptr @periph_clks, i32 %i.016, i32 4, i32 4, i32 6
  %4 = ptrtoint ptr %regs to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %call1, ptr %regs, align 4
  %call7 = tail call ptr @tegra_clk_register_periph_data(ptr noundef %clk_base, ptr noundef %add.ptr) #2
  %5 = ptrtoint ptr %call to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %call7, ptr %call, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end4, %if.end.cleanup_crit_edge, %for.body.cleanup_crit_edge
  %inc = add nuw nsw i32 %i.016, 1
  %exitcond.not = icmp eq i32 %inc, 165
  br i1 %exitcond.not, label %for.end, label %cleanup.for.body_crit_edge

cleanup.for.body_crit_edge:                       ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #4
  br label %for.body

for.end:                                          ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #4
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal fastcc void @gate_clk_init(ptr noundef %clk_base, ptr noundef %tegra_clks) unnamed_addr #0 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #4
  call void @llvm.arm.gnu.eabi.mcount()
  br label %for.body

for.body:                                         ; preds = %cleanup.for.body_crit_edge, %entry
  %i.013 = phi i32 [ 0, %entry ], [ %inc, %cleanup.for.body_crit_edge ]
  %clk_id = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %i.013, i32 1
  %0 = ptrtoint ptr %clk_id to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %clk_id, align 4
  %call = tail call ptr @tegra_lookup_dt_id(i32 noundef %1, ptr noundef %tegra_clks) #2
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %for.body.cleanup_crit_edge, label %if.end

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #4
  br label %cleanup

if.end:                                           ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #4
  %add.ptr = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %i.013
  %2 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %add.ptr, align 4
  %p = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %i.013, i32 2
  %4 = ptrtoint ptr %p to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %p, align 4
  %flags = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %i.013, i32 4, i32 4, i32 3
  %6 = ptrtoint ptr %flags to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %flags, align 4
  %flags1 = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %i.013, i32 8
  %8 = ptrtoint ptr %flags1 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %flags1, align 4
  %clk_num = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %i.013, i32 4, i32 4, i32 4
  %10 = ptrtoint ptr %clk_num to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %clk_num, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @periph_clk_enb_refcnt to i32))
  %12 = load ptr, ptr @periph_clk_enb_refcnt, align 4
  %call4 = tail call ptr @tegra_clk_register_periph_gate(ptr noundef %3, ptr noundef %5, i8 noundef zeroext %7, ptr noundef %clk_base, i32 noundef %9, i32 noundef %11, ptr noundef %12) #2
  %13 = ptrtoint ptr %call to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr %call4, ptr %call, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end, %for.body.cleanup_crit_edge
  %inc = add nuw nsw i32 %i.013, 1
  %exitcond.not = icmp eq i32 %inc, 48
  br i1 %exitcond.not, label %for.end, label %cleanup.for.body_crit_edge

cleanup.for.body_crit_edge:                       ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #4
  br label %for.body

for.end:                                          ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #4
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal fastcc void @div_clk_init(ptr noundef %clk_base, ptr noundef %tegra_clks) unnamed_addr #0 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #4
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call ptr @tegra_lookup_dt_id(i32 noundef 255, ptr noundef %tegra_clks) #2
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.for.end_crit_edge, label %if.end

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #4
  br label %for.end

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #4
  %add.ptr1 = getelementptr i8, ptr %clk_base, i32 1740
  %call11 = tail call ptr @tegra_clk_register_divider(ptr noundef nonnull @.str.206, ptr noundef nonnull @.str.209, ptr noundef %add.ptr1, i32 noundef 0, i8 noundef zeroext 1, i8 noundef zeroext 0, i8 noundef zeroext 8, i8 noundef zeroext 1, ptr noundef null) #2
  %0 = ptrtoint ptr %call to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr %call11, ptr %call, align 4
  br label %for.end

for.end:                                          ; preds = %if.end, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_lookup_dt_id(i32 noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_pll(ptr noundef, ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_register_clkdev(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_divider(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_pll_out(ptr noundef, ptr noundef, ptr noundef, i8 noundef zeroext, i8 noundef zeroext, i32 noundef, i8 noundef zeroext, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_gate(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, i8 noundef zeroext, i8 noundef zeroext, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @get_reg_bank(i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_periph_data(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_periph_gate(ptr noundef, ptr noundef, i8 noundef zeroext, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #2

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #3 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 310)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #3 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 310)
  ret void
}

attributes #0 = { cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { nounwind }
attributes #3 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #4 = { nomerge }
attributes #5 = { cold }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !17, !19, !20, !22, !23, !25, !26, !28, !30, !31, !33, !34, !36, !37, !39, !41, !43, !45, !47, !49, !51, !53, !55, !57, !59, !61, !63, !65, !67, !69, !71, !73, !75, !77, !79, !81, !83, !85, !87, !89, !91, !93, !95, !97, !99, !101, !103, !105, !107, !109, !111, !113, !115, !117, !119, !121, !123, !125, !127, !129, !131, !133, !135, !137, !139, !141, !143, !145, !147, !149, !151, !153, !155, !157, !159, !161, !163, !165, !167, !169, !171, !173, !175, !177, !179, !181, !183, !185, !187, !189, !191, !193, !195, !197, !199, !201, !203, !205, !207, !209, !211, !213, !215, !217, !219, !221, !223, !225, !227, !229, !231, !233, !235, !237, !239, !241, !243, !245, !247, !249, !251, !253, !255, !257, !259, !261, !263, !265, !267, !269, !271, !273, !275, !277, !279, !281, !283, !285, !287, !289, !291, !293, !295, !297, !299, !301, !303, !305, !307, !309, !311, !313, !315, !317, !319, !321, !323, !325, !327, !329, !331, !333, !335, !337, !339, !341, !343, !344, !346, !347, !349, !350, !352, !353, !355, !356, !358, !359, !361, !363, !365, !367, !369, !371, !373, !375, !377, !379, !381, !383, !385, !387, !389, !391, !393, !395, !397, !399, !401, !403, !405, !407, !409, !411, !413, !415, !417, !419, !421, !423, !425, !427, !429, !431, !433, !435, !437, !439, !441, !443, !445, !447, !449, !451, !453, !455, !457, !459, !461, !463, !465, !467, !469, !471, !473, !475, !477, !479, !481, !483, !485, !487, !489, !491, !493, !495, !497, !499, !501, !503, !505, !507, !509, !510, !512, !513, !515, !517, !519, !521, !523, !525, !527, !529, !531, !533, !535, !537, !539, !541, !543, !545, !547, !549, !551, !553, !555, !557, !558, !560, !562, !564, !566, !568, !570, !572, !574, !575, !577, !579, !580, !582, !584, !586, !588, !590, !592, !594, !596, !597, !599, !601}
!llvm.module.flags = !{!603, !604, !605, !606, !607, !608, !609, !610}
!llvm.ident = !{!611}

!0 = !{ptr @.str, !1, !"<string literal>", i1 false, i1 false}
!1 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 950, i32 32}
!2 = !{ptr @.str.1, !3, !"<string literal>", i1 false, i1 false}
!3 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 950, i32 41}
!4 = !{ptr @.str.2, !5, !"<string literal>", i1 false, i1 false}
!5 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 986, i32 36}
!6 = !{ptr @.str.3, !7, !"<string literal>", i1 false, i1 false}
!7 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 987, i32 5}
!8 = !{ptr @.str.4, !9, !"<string literal>", i1 false, i1 false}
!9 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 992, i32 37}
!10 = !{ptr @.str.5, !11, !"<string literal>", i1 false, i1 false}
!11 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 1004, i32 33}
!12 = !{ptr @.str.6, !13, !"<string literal>", i1 false, i1 false}
!13 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 1013, i32 33}
!14 = !{ptr @.str.7, !15, !"<string literal>", i1 false, i1 false}
!15 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 852, i32 2}
!16 = !{ptr @.str.8, !15, !"<string literal>", i1 false, i1 false}
!17 = !{ptr @.str.9, !18, !"<string literal>", i1 false, i1 false}
!18 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 853, i32 2}
!19 = !{ptr @.str.10, !18, !"<string literal>", i1 false, i1 false}
!20 = !{ptr @.str.11, !21, !"<string literal>", i1 false, i1 false}
!21 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 855, i32 2}
!22 = !{ptr @.str.12, !21, !"<string literal>", i1 false, i1 false}
!23 = !{ptr @.str.13, !24, !"<string literal>", i1 false, i1 false}
!24 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 857, i32 2}
!25 = !{ptr @.str.14, !24, !"<string literal>", i1 false, i1 false}
!26 = !{ptr @pllp_out_clks, !27, !"pllp_out_clks", i1 false, i1 false}
!27 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 851, i32 28}
!28 = !{ptr @.str.15, !29, !"<string literal>", i1 false, i1 false}
!29 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 262, i32 8}
!30 = !{ptr @PLLP_OUTA_lock, !29, !"PLLP_OUTA_lock", i1 false, i1 false}
!31 = !{ptr @.str.16, !32, !"<string literal>", i1 false, i1 false}
!32 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 264, i32 8}
!33 = !{ptr @PLLP_OUTC_lock, !32, !"PLLP_OUTC_lock", i1 false, i1 false}
!34 = !{ptr @.str.17, !35, !"<string literal>", i1 false, i1 false}
!35 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 263, i32 8}
!36 = !{ptr @PLLP_OUTB_lock, !35, !"PLLP_OUTB_lock", i1 false, i1 false}
!37 = !{ptr @.str.18, !38, !"<string literal>", i1 false, i1 false}
!38 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 605, i32 2}
!39 = !{ptr @.str.19, !40, !"<string literal>", i1 false, i1 false}
!40 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 606, i32 2}
!41 = !{ptr @.str.20, !42, !"<string literal>", i1 false, i1 false}
!42 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 607, i32 2}
!43 = !{ptr @.str.21, !44, !"<string literal>", i1 false, i1 false}
!44 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 608, i32 2}
!45 = !{ptr @.str.22, !46, !"<string literal>", i1 false, i1 false}
!46 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 609, i32 2}
!47 = !{ptr @.str.23, !48, !"<string literal>", i1 false, i1 false}
!48 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 610, i32 2}
!49 = !{ptr @.str.24, !50, !"<string literal>", i1 false, i1 false}
!50 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 611, i32 2}
!51 = !{ptr @.str.25, !52, !"<string literal>", i1 false, i1 false}
!52 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 612, i32 2}
!53 = !{ptr @.str.26, !54, !"<string literal>", i1 false, i1 false}
!54 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 613, i32 2}
!55 = !{ptr @.str.27, !56, !"<string literal>", i1 false, i1 false}
!56 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 614, i32 2}
!57 = !{ptr @.str.28, !58, !"<string literal>", i1 false, i1 false}
!58 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 615, i32 2}
!59 = !{ptr @.str.29, !60, !"<string literal>", i1 false, i1 false}
!60 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 616, i32 2}
!61 = !{ptr @.str.30, !62, !"<string literal>", i1 false, i1 false}
!62 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 617, i32 2}
!63 = !{ptr @.str.31, !64, !"<string literal>", i1 false, i1 false}
!64 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 618, i32 2}
!65 = !{ptr @.str.32, !66, !"<string literal>", i1 false, i1 false}
!66 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 619, i32 2}
!67 = !{ptr @.str.33, !68, !"<string literal>", i1 false, i1 false}
!68 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 620, i32 2}
!69 = !{ptr @.str.34, !70, !"<string literal>", i1 false, i1 false}
!70 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 621, i32 2}
!71 = !{ptr @.str.35, !72, !"<string literal>", i1 false, i1 false}
!72 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 627, i32 2}
!73 = !{ptr @.str.36, !74, !"<string literal>", i1 false, i1 false}
!74 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 628, i32 2}
!75 = !{ptr @.str.37, !76, !"<string literal>", i1 false, i1 false}
!76 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 632, i32 2}
!77 = !{ptr @.str.38, !78, !"<string literal>", i1 false, i1 false}
!78 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 636, i32 2}
!79 = !{ptr @.str.39, !80, !"<string literal>", i1 false, i1 false}
!80 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 638, i32 2}
!81 = !{ptr @.str.40, !82, !"<string literal>", i1 false, i1 false}
!82 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 639, i32 2}
!83 = !{ptr @.str.41, !84, !"<string literal>", i1 false, i1 false}
!84 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 640, i32 2}
!85 = !{ptr @.str.42, !86, !"<string literal>", i1 false, i1 false}
!86 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 641, i32 2}
!87 = !{ptr @.str.43, !88, !"<string literal>", i1 false, i1 false}
!88 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 642, i32 2}
!89 = !{ptr @.str.44, !90, !"<string literal>", i1 false, i1 false}
!90 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 643, i32 2}
!91 = !{ptr @.str.45, !92, !"<string literal>", i1 false, i1 false}
!92 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 644, i32 2}
!93 = !{ptr @.str.46, !94, !"<string literal>", i1 false, i1 false}
!94 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 645, i32 2}
!95 = !{ptr @.str.47, !96, !"<string literal>", i1 false, i1 false}
!96 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 647, i32 2}
!97 = !{ptr @.str.48, !98, !"<string literal>", i1 false, i1 false}
!98 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 648, i32 2}
!99 = !{ptr @.str.49, !100, !"<string literal>", i1 false, i1 false}
!100 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 649, i32 2}
!101 = !{ptr @.str.50, !102, !"<string literal>", i1 false, i1 false}
!102 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 650, i32 2}
!103 = !{ptr @.str.51, !104, !"<string literal>", i1 false, i1 false}
!104 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 652, i32 2}
!105 = !{ptr @.str.52, !106, !"<string literal>", i1 false, i1 false}
!106 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 654, i32 2}
!107 = !{ptr @.str.53, !108, !"<string literal>", i1 false, i1 false}
!108 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 655, i32 2}
!109 = !{ptr @.str.54, !110, !"<string literal>", i1 false, i1 false}
!110 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 656, i32 2}
!111 = !{ptr @.str.55, !112, !"<string literal>", i1 false, i1 false}
!112 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 657, i32 2}
!113 = !{ptr @.str.56, !114, !"<string literal>", i1 false, i1 false}
!114 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 658, i32 2}
!115 = !{ptr @.str.57, !116, !"<string literal>", i1 false, i1 false}
!116 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 661, i32 2}
!117 = !{ptr @.str.58, !118, !"<string literal>", i1 false, i1 false}
!118 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 662, i32 2}
!119 = !{ptr @.str.59, !120, !"<string literal>", i1 false, i1 false}
!120 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 663, i32 2}
!121 = !{ptr @.str.60, !122, !"<string literal>", i1 false, i1 false}
!122 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 665, i32 2}
!123 = !{ptr @.str.61, !124, !"<string literal>", i1 false, i1 false}
!124 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 666, i32 2}
!125 = !{ptr @.str.62, !126, !"<string literal>", i1 false, i1 false}
!126 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 667, i32 2}
!127 = !{ptr @.str.63, !128, !"<string literal>", i1 false, i1 false}
!128 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 669, i32 2}
!129 = !{ptr @.str.64, !130, !"<string literal>", i1 false, i1 false}
!130 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 670, i32 2}
!131 = !{ptr @.str.65, !132, !"<string literal>", i1 false, i1 false}
!132 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 671, i32 2}
!133 = !{ptr @.str.66, !134, !"<string literal>", i1 false, i1 false}
!134 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 672, i32 2}
!135 = !{ptr @.str.67, !136, !"<string literal>", i1 false, i1 false}
!136 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 673, i32 2}
!137 = !{ptr @.str.68, !138, !"<string literal>", i1 false, i1 false}
!138 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 674, i32 2}
!139 = !{ptr @.str.69, !140, !"<string literal>", i1 false, i1 false}
!140 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 675, i32 2}
!141 = !{ptr @.str.70, !142, !"<string literal>", i1 false, i1 false}
!142 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 676, i32 2}
!143 = !{ptr @.str.71, !144, !"<string literal>", i1 false, i1 false}
!144 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 677, i32 2}
!145 = !{ptr @.str.72, !146, !"<string literal>", i1 false, i1 false}
!146 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 678, i32 2}
!147 = !{ptr @.str.73, !148, !"<string literal>", i1 false, i1 false}
!148 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 679, i32 2}
!149 = !{ptr @.str.74, !150, !"<string literal>", i1 false, i1 false}
!150 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 680, i32 2}
!151 = !{ptr @.str.75, !152, !"<string literal>", i1 false, i1 false}
!152 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 681, i32 2}
!153 = !{ptr @.str.76, !154, !"<string literal>", i1 false, i1 false}
!154 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 682, i32 2}
!155 = !{ptr @.str.77, !156, !"<string literal>", i1 false, i1 false}
!156 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 683, i32 2}
!157 = !{ptr @.str.78, !158, !"<string literal>", i1 false, i1 false}
!158 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 684, i32 2}
!159 = !{ptr @.str.79, !160, !"<string literal>", i1 false, i1 false}
!160 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 685, i32 2}
!161 = !{ptr @.str.80, !162, !"<string literal>", i1 false, i1 false}
!162 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 686, i32 2}
!163 = !{ptr @.str.81, !164, !"<string literal>", i1 false, i1 false}
!164 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 687, i32 2}
!165 = !{ptr @.str.82, !166, !"<string literal>", i1 false, i1 false}
!166 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 688, i32 2}
!167 = !{ptr @.str.83, !168, !"<string literal>", i1 false, i1 false}
!168 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 689, i32 2}
!169 = !{ptr @.str.84, !170, !"<string literal>", i1 false, i1 false}
!170 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 690, i32 2}
!171 = !{ptr @.str.85, !172, !"<string literal>", i1 false, i1 false}
!172 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 692, i32 2}
!173 = !{ptr @.str.86, !174, !"<string literal>", i1 false, i1 false}
!174 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 694, i32 2}
!175 = !{ptr @.str.87, !176, !"<string literal>", i1 false, i1 false}
!176 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 695, i32 2}
!177 = !{ptr @.str.88, !178, !"<string literal>", i1 false, i1 false}
!178 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 696, i32 2}
!179 = !{ptr @.str.89, !180, !"<string literal>", i1 false, i1 false}
!180 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 714, i32 2}
!181 = !{ptr @.str.90, !182, !"<string literal>", i1 false, i1 false}
!182 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 715, i32 2}
!183 = !{ptr @.str.91, !184, !"<string literal>", i1 false, i1 false}
!184 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 716, i32 2}
!185 = !{ptr @.str.92, !186, !"<string literal>", i1 false, i1 false}
!186 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 717, i32 2}
!187 = !{ptr @.str.93, !188, !"<string literal>", i1 false, i1 false}
!188 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 718, i32 2}
!189 = !{ptr @.str.94, !190, !"<string literal>", i1 false, i1 false}
!190 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 721, i32 2}
!191 = !{ptr @.str.95, !192, !"<string literal>", i1 false, i1 false}
!192 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 723, i32 2}
!193 = !{ptr @.str.96, !194, !"<string literal>", i1 false, i1 false}
!194 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 725, i32 2}
!195 = !{ptr @.str.97, !196, !"<string literal>", i1 false, i1 false}
!196 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 726, i32 2}
!197 = !{ptr @.str.98, !198, !"<string literal>", i1 false, i1 false}
!198 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 728, i32 2}
!199 = !{ptr @.str.99, !200, !"<string literal>", i1 false, i1 false}
!200 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 730, i32 2}
!201 = !{ptr @.str.100, !202, !"<string literal>", i1 false, i1 false}
!202 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 732, i32 2}
!203 = !{ptr @.str.101, !204, !"<string literal>", i1 false, i1 false}
!204 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 734, i32 2}
!205 = !{ptr @.str.102, !206, !"<string literal>", i1 false, i1 false}
!206 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 735, i32 2}
!207 = !{ptr @.str.103, !208, !"<string literal>", i1 false, i1 false}
!208 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 736, i32 2}
!209 = !{ptr @.str.104, !210, !"<string literal>", i1 false, i1 false}
!210 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 737, i32 2}
!211 = !{ptr @.str.105, !212, !"<string literal>", i1 false, i1 false}
!212 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 738, i32 2}
!213 = !{ptr @.str.106, !214, !"<string literal>", i1 false, i1 false}
!214 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 743, i32 2}
!215 = !{ptr @.str.107, !216, !"<string literal>", i1 false, i1 false}
!216 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 745, i32 2}
!217 = !{ptr @.str.108, !218, !"<string literal>", i1 false, i1 false}
!218 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 747, i32 2}
!219 = !{ptr @.str.109, !220, !"<string literal>", i1 false, i1 false}
!220 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 748, i32 2}
!221 = !{ptr @.str.110, !222, !"<string literal>", i1 false, i1 false}
!222 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 750, i32 2}
!223 = !{ptr @.str.111, !224, !"<string literal>", i1 false, i1 false}
!224 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 752, i32 2}
!225 = !{ptr @.str.112, !226, !"<string literal>", i1 false, i1 false}
!226 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 753, i32 2}
!227 = !{ptr @.str.113, !228, !"<string literal>", i1 false, i1 false}
!228 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 755, i32 2}
!229 = !{ptr @.str.114, !230, !"<string literal>", i1 false, i1 false}
!230 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 756, i32 2}
!231 = !{ptr @.str.115, !232, !"<string literal>", i1 false, i1 false}
!232 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 757, i32 2}
!233 = !{ptr @.str.116, !234, !"<string literal>", i1 false, i1 false}
!234 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 758, i32 2}
!235 = !{ptr @.str.117, !236, !"<string literal>", i1 false, i1 false}
!236 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 759, i32 2}
!237 = !{ptr @.str.118, !238, !"<string literal>", i1 false, i1 false}
!238 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 760, i32 2}
!239 = !{ptr @.str.119, !240, !"<string literal>", i1 false, i1 false}
!240 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 761, i32 2}
!241 = !{ptr @.str.120, !242, !"<string literal>", i1 false, i1 false}
!242 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 762, i32 2}
!243 = !{ptr @.str.121, !244, !"<string literal>", i1 false, i1 false}
!244 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 763, i32 2}
!245 = !{ptr @.str.122, !246, !"<string literal>", i1 false, i1 false}
!246 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 764, i32 2}
!247 = !{ptr @.str.123, !248, !"<string literal>", i1 false, i1 false}
!248 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 765, i32 2}
!249 = !{ptr @.str.124, !250, !"<string literal>", i1 false, i1 false}
!250 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 766, i32 2}
!251 = !{ptr @.str.125, !252, !"<string literal>", i1 false, i1 false}
!252 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 767, i32 2}
!253 = !{ptr @.str.126, !254, !"<string literal>", i1 false, i1 false}
!254 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 768, i32 2}
!255 = !{ptr @.str.127, !256, !"<string literal>", i1 false, i1 false}
!256 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 769, i32 2}
!257 = !{ptr @periph_clks, !258, !"periph_clks", i1 false, i1 false}
!258 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 604, i32 38}
!259 = !{ptr @.str.128, !260, !"<string literal>", i1 false, i1 false}
!260 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 532, i32 2}
!261 = !{ptr @.str.129, !262, !"<string literal>", i1 false, i1 false}
!262 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 532, i32 25}
!263 = !{ptr @.str.130, !264, !"<string literal>", i1 false, i1 false}
!264 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 532, i32 34}
!265 = !{ptr @.str.131, !266, !"<string literal>", i1 false, i1 false}
!266 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 532, i32 51}
!267 = !{ptr @.str.132, !268, !"<string literal>", i1 false, i1 false}
!268 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 533, i32 2}
!269 = !{ptr @.str.133, !270, !"<string literal>", i1 false, i1 false}
!270 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 533, i32 15}
!271 = !{ptr @.str.134, !272, !"<string literal>", i1 false, i1 false}
!272 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 533, i32 28}
!273 = !{ptr @.str.135, !274, !"<string literal>", i1 false, i1 false}
!274 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 533, i32 41}
!275 = !{ptr @.str.136, !276, !"<string literal>", i1 false, i1 false}
!276 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 533, i32 54}
!277 = !{ptr @mux_d_audio_clk, !278, !"mux_d_audio_clk", i1 false, i1 false}
!278 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 531, i32 20}
!279 = !{ptr @mux_d_audio_clk_idx, !280, !"mux_d_audio_clk_idx", i1 false, i1 false}
!280 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 535, i32 12}
!281 = !{ptr @mux_pllp_clkm, !282, !"mux_pllp_clkm", i1 false, i1 false}
!282 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 309, i32 20}
!283 = !{ptr @mux_pllp_clkm_idx, !284, !"mux_pllp_clkm_idx", i1 false, i1 false}
!284 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 312, i32 12}
!285 = !{ptr @.str.137, !286, !"<string literal>", i1 false, i1 false}
!286 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 285, i32 11}
!287 = !{ptr @.str.138, !288, !"<string literal>", i1 false, i1 false}
!288 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 285, i32 20}
!289 = !{ptr @mux_pllp_pllc_pllm_clkm, !290, !"mux_pllp_pllc_pllm_clkm", i1 false, i1 false}
!290 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 284, i32 20}
!291 = !{ptr @mux_pllm_pllc_pllp_plla, !292, !"mux_pllm_pllc_pllp_plla", i1 false, i1 false}
!292 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 389, i32 20}
!293 = !{ptr @.str.139, !294, !"<string literal>", i1 false, i1 false}
!294 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 303, i32 11}
!295 = !{ptr @.str.140, !296, !"<string literal>", i1 false, i1 false}
!296 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 303, i32 30}
!297 = !{ptr @mux_pllp_pllc2_c_c3_pllm_clkm, !298, !"mux_pllp_pllc2_c_c3_pllm_clkm", i1 false, i1 false}
!298 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 302, i32 20}
!299 = !{ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, !300, !"mux_pllp_pllc2_c_c3_pllm_clkm_idx", i1 false, i1 false}
!300 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 305, i32 12}
!301 = !{ptr @mux_pllm_pllc2_c_c3_pllp_plla, !302, !"mux_pllm_pllc2_c_c3_pllp_plla", i1 false, i1 false}
!302 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 378, i32 20}
!303 = !{ptr @.str.141, !304, !"<string literal>", i1 false, i1 false}
!304 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 567, i32 63}
!305 = !{ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4, !306, !"mux_pllm_pllc2_c_c3_pllp_plla_pllc4", i1 false, i1 false}
!306 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 566, i32 20}
!307 = !{ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4_idx, !308, !"mux_pllm_pllc2_c_c3_pllp_plla_pllc4_idx", i1 false, i1 false}
!308 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 569, i32 12}
!309 = !{ptr @.str.142, !310, !"<string literal>", i1 false, i1 false}
!310 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 359, i32 49}
!311 = !{ptr @.str.143, !312, !"<string literal>", i1 false, i1 false}
!312 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 359, i32 59}
!313 = !{ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4, !314, !"mux_pllc2_c_c3_pllp_clkm_plla1_pllc4", i1 false, i1 false}
!314 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 358, i32 20}
!315 = !{ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx, !316, !"mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx", i1 false, i1 false}
!316 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 361, i32 12}
!317 = !{ptr @mux_pllp_pllc_clkm, !318, !"mux_pllp_pllc_clkm", i1 false, i1 false}
!318 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 394, i32 20}
!319 = !{ptr @mux_pllp_pllc_clkm_idx, !320, !"mux_pllp_pllc_clkm_idx", i1 false, i1 false}
!320 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 397, i32 12}
!321 = !{ptr @.str.144, !322, !"<string literal>", i1 false, i1 false}
!322 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 332, i32 2}
!323 = !{ptr @.str.145, !324, !"<string literal>", i1 false, i1 false}
!324 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 332, i32 26}
!325 = !{ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0, !326, !"mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0", i1 false, i1 false}
!326 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 331, i32 1}
!327 = !{ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0_idx, !328, !"mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0_idx", i1 false, i1 false}
!328 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 335, i32 12}
!329 = !{ptr @mux_pllp_pllc2_c_c3_clkm, !330, !"mux_pllp_pllc2_c_c3_clkm", i1 false, i1 false}
!330 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 439, i32 20}
!331 = !{ptr @mux_pllp_pllc2_c_c3_clkm_idx, !332, !"mux_pllp_pllc2_c_c3_clkm_idx", i1 false, i1 false}
!332 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 442, i32 12}
!333 = !{ptr @.str.146, !334, !"<string literal>", i1 false, i1 false}
!334 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 562, i32 29}
!335 = !{ptr @mux_pllm_pllc_pllp_plla_pllc2_c3_clkm, !336, !"mux_pllm_pllc_pllp_plla_pllc2_c3_clkm", i1 false, i1 false}
!336 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 561, i32 20}
!337 = !{ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm, !338, !"mux_pllc_pllp_plla1_pllc2_c3_clkm", i1 false, i1 false}
!338 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 351, i32 20}
!339 = !{ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_idx, !340, !"mux_pllc_pllp_plla1_pllc2_c3_clkm_idx", i1 false, i1 false}
!340 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 354, i32 12}
!341 = !{ptr @.str.147, !342, !"<string literal>", i1 false, i1 false}
!342 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 270, i32 1}
!343 = !{ptr @mux_pllaout0_audio0_2x_pllp_clkm, !342, !"mux_pllaout0_audio0_2x_pllp_clkm", i1 false, i1 false}
!344 = !{ptr @.str.148, !345, !"<string literal>", i1 false, i1 false}
!345 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 271, i32 1}
!346 = !{ptr @mux_pllaout0_audio1_2x_pllp_clkm, !345, !"mux_pllaout0_audio1_2x_pllp_clkm", i1 false, i1 false}
!347 = !{ptr @.str.149, !348, !"<string literal>", i1 false, i1 false}
!348 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 272, i32 1}
!349 = !{ptr @mux_pllaout0_audio2_2x_pllp_clkm, !348, !"mux_pllaout0_audio2_2x_pllp_clkm", i1 false, i1 false}
!350 = !{ptr @.str.150, !351, !"<string literal>", i1 false, i1 false}
!351 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 273, i32 1}
!352 = !{ptr @mux_pllaout0_audio3_2x_pllp_clkm, !351, !"mux_pllaout0_audio3_2x_pllp_clkm", i1 false, i1 false}
!353 = !{ptr @.str.151, !354, !"<string literal>", i1 false, i1 false}
!354 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 274, i32 1}
!355 = !{ptr @mux_pllaout0_audio4_2x_pllp_clkm, !354, !"mux_pllaout0_audio4_2x_pllp_clkm", i1 false, i1 false}
!356 = !{ptr @.str.152, !357, !"<string literal>", i1 false, i1 false}
!357 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 275, i32 1}
!358 = !{ptr @mux_pllaout0_audio_2x_pllp_clkm, !357, !"mux_pllaout0_audio_2x_pllp_clkm", i1 false, i1 false}
!359 = !{ptr @mux_pllp_pllc_pllm, !360, !"mux_pllp_pllc_pllm", i1 false, i1 false}
!360 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 289, i32 20}
!361 = !{ptr @mux_pllp_pllc_clkm_1, !362, !"mux_pllp_pllc_clkm_1", i1 false, i1 false}
!362 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 401, i32 20}
!363 = !{ptr @mux_pllp_pllc_clkm_1_idx, !364, !"mux_pllp_pllc_clkm_1_idx", i1 false, i1 false}
!364 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 404, i32 12}
!365 = !{ptr @.str.153, !366, !"<string literal>", i1 false, i1 false}
!366 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 293, i32 20}
!367 = !{ptr @mux_pllp_pllc_clk32_clkm, !368, !"mux_pllp_pllc_clk32_clkm", i1 false, i1 false}
!368 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 292, i32 20}
!369 = !{ptr @mux_plla_pllc_pllp_clkm, !370, !"mux_plla_pllc_pllp_clkm", i1 false, i1 false}
!370 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 297, i32 20}
!371 = !{ptr @mux_pllp_pllc_plla_clkm, !372, !"mux_pllp_pllc_plla_clkm", i1 false, i1 false}
!372 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 408, i32 20}
!373 = !{ptr @mux_pllp_pllc_plla_clkm_idx, !374, !"mux_pllp_pllc_plla_clkm_idx", i1 false, i1 false}
!374 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 411, i32 12}
!375 = !{ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0, !376, !"mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0", i1 false, i1 false}
!376 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 432, i32 20}
!377 = !{ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, !378, !"mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx", i1 false, i1 false}
!378 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 435, i32 12}
!379 = !{ptr @mux_pllc_pllp_plla, !380, !"mux_pllc_pllp_plla", i1 false, i1 false}
!380 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 339, i32 20}
!381 = !{ptr @mux_pllc_pllp_plla_idx, !382, !"mux_pllc_pllp_plla_idx", i1 false, i1 false}
!382 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 342, i32 12}
!383 = !{ptr @mux_pllp_pllc_clkm_clk32, !384, !"mux_pllp_pllc_clkm_clk32", i1 false, i1 false}
!384 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 473, i32 20}
!385 = !{ptr @.str.154, !386, !"<string literal>", i1 false, i1 false}
!386 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 541, i32 11}
!387 = !{ptr @mux_pllp_plld_pllc_clkm, !388, !"mux_pllp_plld_pllc_clkm", i1 false, i1 false}
!388 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 540, i32 20}
!389 = !{ptr @.str.155, !390, !"<string literal>", i1 false, i1 false}
!390 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 385, i32 2}
!391 = !{ptr @mux_pllp_pllm_plld_plla_pllc_plld2_clkm, !392, !"mux_pllp_pllm_plld_plla_pllc_plld2_clkm", i1 false, i1 false}
!392 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 383, i32 20}
!393 = !{ptr @.str.156, !394, !"<string literal>", i1 false, i1 false}
!394 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 479, i32 45}
!395 = !{ptr @mux_plla_clk32_pllp_clkm_plle, !396, !"mux_plla_clk32_pllp_clkm_plle", i1 false, i1 false}
!396 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 478, i32 20}
!397 = !{ptr @mux_clkm_pllc_pllp_plla, !398, !"mux_clkm_pllc_pllp_plla", i1 false, i1 false}
!398 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 346, i32 20}
!399 = !{ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4, !400, !"mux_pllm_pllc_pllp_plla_clkm_pllc4", i1 false, i1 false}
!400 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 544, i32 20}
!401 = !{ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4_idx, !402, !"mux_pllm_pllc_pllp_plla_clkm_pllc4_idx", i1 false, i1 false}
!402 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 547, i32 12}
!403 = !{ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_pllc4, !404, !"mux_pllc_pllp_plla1_pllc2_c3_clkm_pllc4", i1 false, i1 false}
!404 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 365, i32 20}
!405 = !{ptr @mux_pllp_clkm1, !406, !"mux_pllp_clkm1", i1 false, i1 false}
!406 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 551, i32 20}
!407 = !{ptr @.str.157, !408, !"<string literal>", i1 false, i1 false}
!408 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 447, i32 31}
!409 = !{ptr @mux_pllp_clkm_clk32_plle, !410, !"mux_pllp_clkm_clk32_plle", i1 false, i1 false}
!410 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 446, i32 20}
!411 = !{ptr @mux_pllp_clkm_clk32_plle_idx, !412, !"mux_pllp_clkm_clk32_plle_idx", i1 false, i1 false}
!412 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 449, i32 12}
!413 = !{ptr @mux_pllp3_pllc_clkm, !414, !"mux_pllp3_pllc_clkm", i1 false, i1 false}
!414 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 556, i32 20}
!415 = !{ptr @mux_pllp_out3_pllp_pllc_clkm, !416, !"mux_pllp_out3_pllp_pllc_clkm", i1 false, i1 false}
!416 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 509, i32 20}
!417 = !{ptr @mux_pllp_out3_pllp_pllc_clkm_idx, !418, !"mux_pllp_out3_pllp_pllc_clkm_idx", i1 false, i1 false}
!418 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 512, i32 12}
!419 = !{ptr @.str.158, !420, !"<string literal>", i1 false, i1 false}
!420 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 582, i32 11}
!421 = !{ptr @mux_pllp_pllre_clkm, !422, !"mux_pllp_pllre_clkm", i1 false, i1 false}
!422 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 581, i32 20}
!423 = !{ptr @mux_pllp_pllre_clkm_idx, !424, !"mux_pllp_pllre_clkm_idx", i1 false, i1 false}
!424 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 585, i32 12}
!425 = !{ptr @mux_pllp_plld_plld2_clkm, !426, !"mux_pllp_plld_plld2_clkm", i1 false, i1 false}
!426 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 574, i32 20}
!427 = !{ptr @mux_pllp_plld_plld2_clkm_idx, !428, !"mux_pllp_plld_plld2_clkm_idx", i1 false, i1 false}
!428 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 577, i32 12}
!429 = !{ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2, !430, !"mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2", i1 false, i1 false}
!430 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 415, i32 20}
!431 = !{ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, !432, !"mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx", i1 false, i1 false}
!432 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 418, i32 12}
!433 = !{ptr @.str.159, !434, !"<string literal>", i1 false, i1 false}
!434 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 484, i32 29}
!435 = !{ptr @mux_clkm_pllp_pllc_pllre, !436, !"mux_clkm_pllp_pllc_pllre", i1 false, i1 false}
!436 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 483, i32 20}
!437 = !{ptr @mux_clkm_pllp_pllc_pllre_idx, !438, !"mux_clkm_pllp_pllc_pllre_idx", i1 false, i1 false}
!438 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 486, i32 12}
!439 = !{ptr @mux_clkm_pllp_pllre, !440, !"mux_clkm_pllp_pllre", i1 false, i1 false}
!440 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 466, i32 20}
!441 = !{ptr @mux_clkm_pllp_pllre_idx, !442, !"mux_clkm_pllp_pllre_idx", i1 false, i1 false}
!442 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 469, i32 12}
!443 = !{ptr @.str.160, !444, !"<string literal>", i1 false, i1 false}
!444 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 491, i32 11}
!445 = !{ptr @.str.161, !446, !"<string literal>", i1 false, i1 false}
!446 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 491, i32 33}
!447 = !{ptr @mux_clkm_48M_pllp_480M, !448, !"mux_clkm_48M_pllp_480M", i1 false, i1 false}
!448 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 490, i32 20}
!449 = !{ptr @mux_clkm_48M_pllp_480M_idx, !450, !"mux_clkm_48M_pllp_480M_idx", i1 false, i1 false}
!450 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 493, i32 12}
!451 = !{ptr @mux_clkm_pllre_clk32_480M_pllc_ref, !452, !"mux_clkm_pllre_clk32_480M_pllc_ref", i1 false, i1 false}
!452 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 502, i32 20}
!453 = !{ptr @mux_clkm_pllre_clk32_480M_pllc_ref_idx, !454, !"mux_clkm_pllre_clk32_480M_pllc_ref_idx", i1 false, i1 false}
!454 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 505, i32 12}
!455 = !{ptr @mux_clkm_pllre_clk32_480M, !456, !"mux_clkm_pllre_clk32_480M", i1 false, i1 false}
!456 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 497, i32 20}
!457 = !{ptr @.str.162, !458, !"<string literal>", i1 false, i1 false}
!458 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 517, i32 2}
!459 = !{ptr @.str.163, !460, !"<string literal>", i1 false, i1 false}
!460 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 517, i32 18}
!461 = !{ptr @mux_ss_div2_60M, !462, !"mux_ss_div2_60M", i1 false, i1 false}
!462 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 516, i32 20}
!463 = !{ptr @mux_ss_div2_60M_ss, !464, !"mux_ss_div2_60M_ss", i1 false, i1 false}
!464 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 521, i32 20}
!465 = !{ptr @mux_ss_clkm, !466, !"mux_ss_clkm", i1 false, i1 false}
!466 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 526, i32 20}
!467 = !{ptr @mux_pllp_clkm_2, !468, !"mux_pllp_clkm_2", i1 false, i1 false}
!468 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 316, i32 20}
!469 = !{ptr @mux_pllp_clkm_2_idx, !470, !"mux_pllp_clkm_2_idx", i1 false, i1 false}
!470 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 319, i32 12}
!471 = !{ptr @mux_pllc2_c_c3_pllp_plla1_clkm, !472, !"mux_pllc2_c_c3_pllp_plla1_clkm", i1 false, i1 false}
!472 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 323, i32 20}
!473 = !{ptr @mux_pllc2_c_c3_pllp_plla1_clkm_idx, !474, !"mux_pllc2_c_c3_pllp_plla1_clkm_idx", i1 false, i1 false}
!474 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 326, i32 12}
!475 = !{ptr @mux_plla_pllc4_out0_pllc_pllc4_out1_pllp_pllc4_out2_clkm, !476, !"mux_plla_pllc4_out0_pllc_pllc4_out1_pllp_pllc4_out2_clkm", i1 false, i1 false}
!476 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 372, i32 1}
!477 = !{ptr @mux_pllp_out3_clkm_pllp_pllc4, !478, !"mux_pllp_out3_clkm_pllp_pllc4", i1 false, i1 false}
!478 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 458, i32 20}
!479 = !{ptr @mux_pllp_out3_clkm_pllp_pllc4_idx, !480, !"mux_pllp_out3_clkm_pllp_pllc4_idx", i1 false, i1 false}
!480 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 462, i32 12}
!481 = !{ptr @.str.164, !482, !"<string literal>", i1 false, i1 false}
!482 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 424, i32 11}
!483 = !{ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0, !484, !"mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0", i1 false, i1 false}
!484 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 423, i32 1}
!485 = !{ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, !486, !"mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx", i1 false, i1 false}
!486 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 428, i32 1}
!487 = !{ptr @mux_pllp_pllp_out3_clkm_clk32k_plla, !488, !"mux_pllp_pllp_out3_clkm_clk32k_plla", i1 false, i1 false}
!488 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 453, i32 20}
!489 = !{ptr @.str.165, !490, !"<string literal>", i1 false, i1 false}
!490 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 590, i32 16}
!491 = !{ptr @mux_dmic1, !492, !"mux_dmic1", i1 false, i1 false}
!492 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 589, i32 27}
!493 = !{ptr @.str.166, !494, !"<string literal>", i1 false, i1 false}
!494 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 595, i32 16}
!495 = !{ptr @mux_dmic2, !496, !"mux_dmic2", i1 false, i1 false}
!496 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 594, i32 27}
!497 = !{ptr @.str.167, !498, !"<string literal>", i1 false, i1 false}
!498 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 600, i32 16}
!499 = !{ptr @mux_dmic3, !500, !"mux_dmic3", i1 false, i1 false}
!500 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 599, i32 27}
!501 = !{ptr @.str.168, !502, !"<string literal>", i1 false, i1 false}
!502 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 773, i32 2}
!503 = !{ptr @.str.169, !504, !"<string literal>", i1 false, i1 false}
!504 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 774, i32 2}
!505 = !{ptr @.str.170, !506, !"<string literal>", i1 false, i1 false}
!506 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 776, i32 2}
!507 = !{ptr @.str.171, !508, !"<string literal>", i1 false, i1 false}
!508 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 777, i32 2}
!509 = !{ptr @.str.172, !508, !"<string literal>", i1 false, i1 false}
!510 = !{ptr @.str.173, !511, !"<string literal>", i1 false, i1 false}
!511 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 778, i32 2}
!512 = !{ptr @.str.174, !511, !"<string literal>", i1 false, i1 false}
!513 = !{ptr @.str.175, !514, !"<string literal>", i1 false, i1 false}
!514 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 779, i32 2}
!515 = !{ptr @.str.176, !516, !"<string literal>", i1 false, i1 false}
!516 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 780, i32 2}
!517 = !{ptr @.str.177, !518, !"<string literal>", i1 false, i1 false}
!518 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 781, i32 2}
!519 = !{ptr @.str.178, !520, !"<string literal>", i1 false, i1 false}
!520 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 782, i32 2}
!521 = !{ptr @.str.179, !522, !"<string literal>", i1 false, i1 false}
!522 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 783, i32 2}
!523 = !{ptr @.str.180, !524, !"<string literal>", i1 false, i1 false}
!524 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 784, i32 2}
!525 = !{ptr @.str.181, !526, !"<string literal>", i1 false, i1 false}
!526 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 785, i32 2}
!527 = !{ptr @.str.182, !528, !"<string literal>", i1 false, i1 false}
!528 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 786, i32 2}
!529 = !{ptr @.str.183, !530, !"<string literal>", i1 false, i1 false}
!530 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 787, i32 2}
!531 = !{ptr @.str.184, !532, !"<string literal>", i1 false, i1 false}
!532 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 788, i32 2}
!533 = !{ptr @.str.185, !534, !"<string literal>", i1 false, i1 false}
!534 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 789, i32 2}
!535 = !{ptr @.str.186, !536, !"<string literal>", i1 false, i1 false}
!536 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 790, i32 2}
!537 = !{ptr @.str.187, !538, !"<string literal>", i1 false, i1 false}
!538 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 791, i32 2}
!539 = !{ptr @.str.188, !540, !"<string literal>", i1 false, i1 false}
!540 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 792, i32 2}
!541 = !{ptr @.str.189, !542, !"<string literal>", i1 false, i1 false}
!542 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 793, i32 2}
!543 = !{ptr @.str.190, !544, !"<string literal>", i1 false, i1 false}
!544 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 794, i32 2}
!545 = !{ptr @.str.191, !546, !"<string literal>", i1 false, i1 false}
!546 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 795, i32 2}
!547 = !{ptr @.str.192, !548, !"<string literal>", i1 false, i1 false}
!548 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 796, i32 2}
!549 = !{ptr @.str.193, !550, !"<string literal>", i1 false, i1 false}
!550 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 797, i32 2}
!551 = !{ptr @.str.194, !552, !"<string literal>", i1 false, i1 false}
!552 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 798, i32 2}
!553 = !{ptr @.str.195, !554, !"<string literal>", i1 false, i1 false}
!554 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 799, i32 2}
!555 = !{ptr @.str.196, !556, !"<string literal>", i1 false, i1 false}
!556 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 800, i32 2}
!557 = !{ptr @.str.197, !556, !"<string literal>", i1 false, i1 false}
!558 = !{ptr @.str.198, !559, !"<string literal>", i1 false, i1 false}
!559 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 801, i32 2}
!560 = !{ptr @.str.199, !561, !"<string literal>", i1 false, i1 false}
!561 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 802, i32 2}
!562 = !{ptr @.str.200, !563, !"<string literal>", i1 false, i1 false}
!563 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 803, i32 2}
!564 = !{ptr @.str.201, !565, !"<string literal>", i1 false, i1 false}
!565 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 804, i32 2}
!566 = !{ptr @.str.202, !567, !"<string literal>", i1 false, i1 false}
!567 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 805, i32 2}
!568 = !{ptr @.str.203, !569, !"<string literal>", i1 false, i1 false}
!569 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 806, i32 2}
!570 = !{ptr @.str.204, !571, !"<string literal>", i1 false, i1 false}
!571 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 807, i32 2}
!572 = !{ptr @.str.205, !573, !"<string literal>", i1 false, i1 false}
!573 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 808, i32 2}
!574 = !{ptr @.str.206, !573, !"<string literal>", i1 false, i1 false}
!575 = !{ptr @.str.207, !576, !"<string literal>", i1 false, i1 false}
!576 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 809, i32 2}
!577 = !{ptr @.str.208, !578, !"<string literal>", i1 false, i1 false}
!578 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 810, i32 2}
!579 = !{ptr @.str.209, !578, !"<string literal>", i1 false, i1 false}
!580 = !{ptr @.str.210, !581, !"<string literal>", i1 false, i1 false}
!581 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 812, i32 2}
!582 = !{ptr @.str.211, !583, !"<string literal>", i1 false, i1 false}
!583 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 813, i32 2}
!584 = !{ptr @.str.212, !585, !"<string literal>", i1 false, i1 false}
!585 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 814, i32 2}
!586 = !{ptr @.str.213, !587, !"<string literal>", i1 false, i1 false}
!587 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 815, i32 2}
!588 = !{ptr @.str.214, !589, !"<string literal>", i1 false, i1 false}
!589 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 816, i32 2}
!590 = !{ptr @.str.215, !591, !"<string literal>", i1 false, i1 false}
!591 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 817, i32 2}
!592 = !{ptr @.str.216, !593, !"<string literal>", i1 false, i1 false}
!593 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 818, i32 2}
!594 = !{ptr @.str.217, !595, !"<string literal>", i1 false, i1 false}
!595 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 819, i32 2}
!596 = !{ptr @.str.218, !595, !"<string literal>", i1 false, i1 false}
!597 = !{ptr @.str.219, !598, !"<string literal>", i1 false, i1 false}
!598 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 820, i32 2}
!599 = !{ptr @gate_clks, !600, !"gate_clks", i1 false, i1 false}
!600 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 772, i32 38}
!601 = distinct !{null, !602, !"div_clks", i1 false, i1 false}
!602 = !{!"../drivers/clk/tegra/clk-tegra-periph.c", i32 823, i32 38}
!603 = !{i32 1, !"wchar_size", i32 2}
!604 = !{i32 1, !"min_enum_size", i32 4}
!605 = !{i32 8, !"branch-target-enforcement", i32 0}
!606 = !{i32 8, !"sign-return-address", i32 0}
!607 = !{i32 8, !"sign-return-address-all", i32 0}
!608 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!609 = !{i32 7, !"uwtable", i32 1}
!610 = !{i32 7, !"frame-pointer", i32 2}
!611 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
