//Verilog generated by VPR  from post-place-and-route implementation
module fabric_sudoku_check (
    input \$iopadmap$rst ,
    input \p.clk ,
    output \$iopadmap$cycles[0] ,
    output \$iopadmap$cycles[1] ,
    output \$iopadmap$cycles[2] ,
    output \$iopadmap$cycles[3] ,
    output \$iopadmap$cycles[4] ,
    output \$iopadmap$cycles[5] ,
    output \$iopadmap$cycles[6] ,
    output \$iopadmap$cycles[7] ,
    output \$iopadmap$cycles[8] ,
    output \$iopadmap$cycles[9] ,
    output \$iopadmap$cycles[10] ,
    output \$iopadmap$cycles[11] ,
    output \$iopadmap$cycles[12] ,
    output \$iopadmap$cycles[13] ,
    output \$iopadmap$cycles[14] ,
    output \$iopadmap$cycles[15] ,
    output \$iopadmap$cycles[16] ,
    output \$iopadmap$cycles[17] ,
    output \$iopadmap$cycles[18] ,
    output \$iopadmap$cycles[19] ,
    output \$iopadmap$cycles[20] ,
    output \$iopadmap$cycles[21] ,
    output \$iopadmap$cycles[22] ,
    output \$iopadmap$cycles[23] ,
    output \$iopadmap$cycles[24] ,
    output \$iopadmap$cycles[25] ,
    output \$iopadmap$cycles[26] ,
    output \$iopadmap$cycles[27] ,
    output \$iopadmap$cycles[28] ,
    output \$iopadmap$cycles[29] ,
    output \$iopadmap$cycles[30] ,
    output \$iopadmap$cycles[31] ,
    output \$auto$rs_design_edit.cc:878:execute$247392 ,
    output \$auto$rs_design_edit.cc:878:execute$247393 ,
    output \$auto$rs_design_edit.cc:878:execute$247394 ,
    output \$auto$rs_design_edit.cc:878:execute$247395 ,
    output \$auto$rs_design_edit.cc:878:execute$247396 ,
    output \$auto$rs_design_edit.cc:878:execute$247397 ,
    output \$auto$rs_design_edit.cc:878:execute$247398 ,
    output \$auto$rs_design_edit.cc:878:execute$247399 ,
    output \$auto$rs_design_edit.cc:878:execute$247400 ,
    output \$auto$rs_design_edit.cc:878:execute$247401 ,
    output \$auto$rs_design_edit.cc:878:execute$247402 ,
    output \$auto$rs_design_edit.cc:878:execute$247403 ,
    output \$auto$rs_design_edit.cc:878:execute$247404 ,
    output \$auto$rs_design_edit.cc:878:execute$247405 ,
    output \$auto$rs_design_edit.cc:878:execute$247406 ,
    output \$auto$rs_design_edit.cc:878:execute$247407 ,
    output \$auto$rs_design_edit.cc:878:execute$247408 ,
    output \$auto$rs_design_edit.cc:878:execute$247409 ,
    output \$auto$rs_design_edit.cc:878:execute$247410 ,
    output \$auto$rs_design_edit.cc:878:execute$247411 ,
    output \$auto$rs_design_edit.cc:878:execute$247412 ,
    output \$auto$rs_design_edit.cc:878:execute$247413 
);

    //Wires
    wire \$iopadmap$rst_output_0_0 ;
    wire \p.clk_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247392_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247393_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247394_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247395_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247396_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247397_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247398_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247399_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247400_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247401_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247402_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247403_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247404_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247405_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247406_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247407_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247408_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247409_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247410_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247411_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247412_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247413_output_0_0 ;
    wire \dffre_$iopadmap$cycles[0]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[1]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[2]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[3]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[4]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[5]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[6]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[7]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[8]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[9]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[10]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[11]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[12]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[13]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[14]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[15]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[16]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[17]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[18]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[19]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[20]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[21]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[22]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[23]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[24]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[25]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[26]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[27]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[28]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[29]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[30]_output_0_0 ;
    wire \dffre_$iopadmap$cycles[31]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$244720$li00_li00_output_0_0 ;
    wire \dffre_working_output_0_0 ;
    wire \lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ;
    wire \lut_$abc$244720$li01_li01_output_0_0 ;
    wire \lut_$abc$244720$li02_li02_output_0_0 ;
    wire \lut_$abc$244720$li03_li03_output_0_0 ;
    wire \lut_$abc$244720$li04_li04_output_0_0 ;
    wire \lut_$abc$244720$li05_li05_output_0_0 ;
    wire \lut_$abc$244720$li06_li06_output_0_0 ;
    wire \lut_$abc$244720$li07_li07_output_0_0 ;
    wire \lut_$abc$244720$li08_li08_output_0_0 ;
    wire \lut_$abc$244720$li09_li09_output_0_0 ;
    wire \lut_$abc$244720$li10_li10_output_0_0 ;
    wire \lut_$abc$244720$li11_li11_output_0_0 ;
    wire \lut_$abc$244720$li12_li12_output_0_0 ;
    wire \lut_$abc$244720$li13_li13_output_0_0 ;
    wire \lut_$abc$244720$li14_li14_output_0_0 ;
    wire \lut_$abc$244720$li15_li15_output_0_0 ;
    wire \lut_$abc$244720$li16_li16_output_0_0 ;
    wire \lut_$abc$244720$li17_li17_output_0_0 ;
    wire \lut_$abc$244720$li18_li18_output_0_0 ;
    wire \lut_$abc$244720$li19_li19_output_0_0 ;
    wire \lut_$abc$244720$li20_li20_output_0_0 ;
    wire \lut_$abc$244720$li21_li21_output_0_0 ;
    wire \lut_$abc$244720$li22_li22_output_0_0 ;
    wire \lut_$abc$244720$li23_li23_output_0_0 ;
    wire \lut_$abc$244720$li24_li24_output_0_0 ;
    wire \lut_$abc$244720$li25_li25_output_0_0 ;
    wire \lut_$abc$244720$li26_li26_output_0_0 ;
    wire \lut_$abc$244720$li27_li27_output_0_0 ;
    wire \lut_$abc$244720$li28_li28_output_0_0 ;
    wire \lut_$abc$244720$li29_li29_output_0_0 ;
    wire \lut_$abc$244720$li30_li30_output_0_0 ;
    wire \lut_$abc$244720$li31_li31_output_0_0 ;
    wire \lut_$abc$247253$new_new_n68___output_0_0 ;
    wire \lut_$abc$247253$new_new_n69___output_0_0 ;
    wire \lut_$abc$247253$new_new_n70___output_0_0 ;
    wire \lut_$abc$247253$new_new_n71___output_0_0 ;
    wire \lut_$abc$247253$new_new_n72___output_0_0 ;
    wire \lut_$abc$247253$new_new_n73___output_0_0 ;
    wire \lut_$abc$247253$new_new_n89___output_0_0 ;
    wire \lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_input_0_4 ;
    wire \dffre_$iopadmap$cycles[25]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[23]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[21]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[29]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[30]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[27]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[31]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[28]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[26]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[24]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[22]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[19]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[18]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[12]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[14]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[13]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[15]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[16]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[17]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[3]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[4]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[8]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[9]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[7]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[6]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[20]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[10]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[11]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[1]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[2]_clock_0_0 ;
    wire \dffre_working_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[0]_clock_0_0 ;
    wire \dffre_$iopadmap$cycles[5]_clock_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247392_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247393_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247394_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247395_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247396_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247397_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247398_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247399_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247400_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247401_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247402_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247403_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247404_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247405_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247406_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247407_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247408_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247409_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247410_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247411_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247412_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$247413_input_0_0 ;
    wire \lut_$abc$244720$li03_li03_input_0_3 ;
    wire \lut_$abc$244720$li04_li04_input_0_3 ;
    wire \lut_$abc$247253$new_new_n68___input_0_3 ;
    wire \lut_$abc$244720$li01_li01_input_0_3 ;
    wire \lut_$abc$244720$li02_li02_input_0_3 ;
    wire \lut_$abc$244720$li00_li00_input_0_3 ;
    wire \lut_$abc$244720$li05_li05_input_0_3 ;
    wire \$iopadmap$cycles[0]_input_0_0 ;
    wire \lut_$abc$244720$li03_li03_input_0_1 ;
    wire \lut_$abc$244720$li04_li04_input_0_1 ;
    wire \lut_$abc$247253$new_new_n68___input_0_1 ;
    wire \lut_$abc$244720$li01_li01_input_0_1 ;
    wire \lut_$abc$244720$li02_li02_input_0_1 ;
    wire \lut_$abc$244720$li05_li05_input_0_1 ;
    wire \$iopadmap$cycles[1]_input_0_0 ;
    wire \lut_$abc$244720$li03_li03_input_0_4 ;
    wire \lut_$abc$244720$li04_li04_input_0_4 ;
    wire \lut_$abc$247253$new_new_n68___input_0_4 ;
    wire \lut_$abc$244720$li02_li02_input_0_4 ;
    wire \lut_$abc$244720$li05_li05_input_0_2 ;
    wire \$iopadmap$cycles[2]_input_0_0 ;
    wire \lut_$abc$244720$li03_li03_input_0_0 ;
    wire \lut_$abc$244720$li04_li04_input_0_0 ;
    wire \lut_$abc$247253$new_new_n68___input_0_0 ;
    wire \lut_$abc$244720$li05_li05_input_0_0 ;
    wire \$iopadmap$cycles[3]_input_0_0 ;
    wire \lut_$abc$244720$li04_li04_input_0_2 ;
    wire \lut_$abc$247253$new_new_n68___input_0_2 ;
    wire \lut_$abc$244720$li05_li05_input_0_5 ;
    wire \$iopadmap$cycles[4]_input_0_0 ;
    wire \lut_$abc$247253$new_new_n68___input_0_5 ;
    wire \lut_$abc$244720$li05_li05_input_0_4 ;
    wire \$iopadmap$cycles[5]_input_0_0 ;
    wire \lut_$abc$244720$li08_li08_input_0_2 ;
    wire \lut_$abc$244720$li09_li09_input_0_2 ;
    wire \lut_$abc$244720$li07_li07_input_0_2 ;
    wire \lut_$abc$244720$li06_li06_input_0_2 ;
    wire \lut_$abc$247253$new_new_n69___input_0_2 ;
    wire \lut_$abc$244720$li10_li10_input_0_2 ;
    wire \$iopadmap$cycles[6]_input_0_0 ;
    wire \lut_$abc$244720$li08_li08_input_0_3 ;
    wire \lut_$abc$244720$li09_li09_input_0_3 ;
    wire \lut_$abc$244720$li07_li07_input_0_1 ;
    wire \lut_$abc$247253$new_new_n69___input_0_3 ;
    wire \lut_$abc$244720$li10_li10_input_0_5 ;
    wire \$iopadmap$cycles[7]_input_0_0 ;
    wire \lut_$abc$244720$li08_li08_input_0_4 ;
    wire \lut_$abc$244720$li09_li09_input_0_4 ;
    wire \lut_$abc$247253$new_new_n69___input_0_1 ;
    wire \lut_$abc$244720$li10_li10_input_0_0 ;
    wire \$iopadmap$cycles[8]_input_0_0 ;
    wire \lut_$abc$244720$li09_li09_input_0_1 ;
    wire \lut_$abc$247253$new_new_n69___input_0_0 ;
    wire \lut_$abc$244720$li10_li10_input_0_1 ;
    wire \$iopadmap$cycles[9]_input_0_0 ;
    wire \lut_$abc$247253$new_new_n69___input_0_4 ;
    wire \lut_$abc$244720$li11_li11_input_0_4 ;
    wire \lut_$abc$244720$li10_li10_input_0_4 ;
    wire \$iopadmap$cycles[10]_input_0_0 ;
    wire \lut_$abc$247253$new_new_n69___input_0_5 ;
    wire \lut_$abc$244720$li11_li11_input_0_2 ;
    wire \$iopadmap$cycles[11]_input_0_0 ;
    wire \lut_$abc$244720$li12_li12_input_0_0 ;
    wire \lut_$abc$244720$li14_li14_input_0_0 ;
    wire \lut_$abc$244720$li13_li13_input_0_0 ;
    wire \lut_$abc$244720$li15_li15_input_0_0 ;
    wire \lut_$abc$244720$li16_li16_input_0_0 ;
    wire \lut_$abc$244720$li17_li17_input_0_0 ;
    wire \lut_$abc$247253$new_new_n70___input_0_0 ;
    wire \$iopadmap$cycles[12]_input_0_0 ;
    wire \lut_$abc$244720$li14_li14_input_0_2 ;
    wire \lut_$abc$244720$li13_li13_input_0_2 ;
    wire \lut_$abc$244720$li15_li15_input_0_4 ;
    wire \lut_$abc$244720$li16_li16_input_0_1 ;
    wire \lut_$abc$244720$li17_li17_input_0_1 ;
    wire \lut_$abc$247253$new_new_n70___input_0_4 ;
    wire \$iopadmap$cycles[13]_input_0_0 ;
    wire \lut_$abc$244720$li14_li14_input_0_1 ;
    wire \lut_$abc$244720$li15_li15_input_0_1 ;
    wire \lut_$abc$247253$new_new_n70___input_0_1 ;
    wire \lut_$abc$247253$new_new_n89___input_0_2 ;
    wire \$iopadmap$cycles[14]_input_0_0 ;
    wire \lut_$abc$244720$li15_li15_input_0_2 ;
    wire \lut_$abc$247253$new_new_n70___input_0_2 ;
    wire \lut_$abc$247253$new_new_n89___input_0_4 ;
    wire \$iopadmap$cycles[15]_input_0_0 ;
    wire \lut_$abc$244720$li16_li16_input_0_3 ;
    wire \lut_$abc$244720$li17_li17_input_0_3 ;
    wire \lut_$abc$247253$new_new_n70___input_0_3 ;
    wire \$iopadmap$cycles[16]_input_0_0 ;
    wire \lut_$abc$244720$li17_li17_input_0_4 ;
    wire \lut_$abc$247253$new_new_n70___input_0_5 ;
    wire \$iopadmap$cycles[17]_input_0_0 ;
    wire \lut_$abc$244720$li19_li19_input_0_0 ;
    wire \lut_$abc$244720$li18_li18_input_0_0 ;
    wire \lut_$abc$247253$new_new_n71___input_0_0 ;
    wire \lut_$abc$244720$li20_li20_input_0_5 ;
    wire \$iopadmap$cycles[18]_input_0_0 ;
    wire \lut_$abc$244720$li19_li19_input_0_4 ;
    wire \lut_$abc$247253$new_new_n71___input_0_4 ;
    wire \lut_$abc$244720$li20_li20_input_0_0 ;
    wire \$iopadmap$cycles[19]_input_0_0 ;
    wire \lut_$abc$247253$new_new_n71___input_0_1 ;
    wire \lut_$abc$244720$li20_li20_input_0_4 ;
    wire \$iopadmap$cycles[20]_input_0_0 ;
    wire \lut_$abc$244720$li25_li25_input_0_1 ;
    wire \lut_$abc$244720$li23_li23_input_0_1 ;
    wire \lut_$abc$244720$li21_li21_input_0_1 ;
    wire \lut_$abc$247253$new_new_n72___input_0_1 ;
    wire \lut_$abc$244720$li24_li24_input_0_1 ;
    wire \lut_$abc$244720$li22_li22_input_0_1 ;
    wire \$iopadmap$cycles[21]_input_0_0 ;
    wire \lut_$abc$244720$li25_li25_input_0_4 ;
    wire \lut_$abc$244720$li23_li23_input_0_0 ;
    wire \lut_$abc$247253$new_new_n72___input_0_4 ;
    wire \lut_$abc$244720$li24_li24_input_0_4 ;
    wire \lut_$abc$244720$li22_li22_input_0_4 ;
    wire \$iopadmap$cycles[22]_input_0_0 ;
    wire \lut_$abc$244720$li25_li25_input_0_2 ;
    wire \lut_$abc$244720$li23_li23_input_0_2 ;
    wire \lut_$abc$247253$new_new_n72___input_0_2 ;
    wire \lut_$abc$244720$li24_li24_input_0_0 ;
    wire \$iopadmap$cycles[23]_input_0_0 ;
    wire \lut_$abc$244720$li25_li25_input_0_5 ;
    wire \lut_$abc$247253$new_new_n72___input_0_3 ;
    wire \lut_$abc$244720$li24_li24_input_0_3 ;
    wire \$iopadmap$cycles[24]_input_0_0 ;
    wire \lut_$abc$244720$li25_li25_input_0_0 ;
    wire \lut_$abc$247253$new_new_n72___input_0_0 ;
    wire \$iopadmap$cycles[25]_input_0_0 ;
    wire \lut_$abc$247253$new_new_n73___input_0_4 ;
    wire \lut_$abc$244720$li27_li27_input_0_4 ;
    wire \lut_$abc$244720$li26_li26_input_0_4 ;
    wire \$iopadmap$cycles[26]_input_0_0 ;
    wire \lut_$abc$247253$new_new_n73___input_0_3 ;
    wire \lut_$abc$244720$li27_li27_input_0_3 ;
    wire \$iopadmap$cycles[27]_input_0_0 ;
    wire \lut_$abc$244720$li29_li29_input_0_4 ;
    wire \lut_$abc$244720$li30_li30_input_0_4 ;
    wire \lut_$abc$244720$li31_li31_input_0_4 ;
    wire \lut_$abc$244720$li28_li28_input_0_0 ;
    wire \$iopadmap$cycles[28]_input_0_0 ;
    wire \lut_$abc$244720$li29_li29_input_0_2 ;
    wire \lut_$abc$244720$li30_li30_input_0_2 ;
    wire \lut_$abc$244720$li31_li31_input_0_0 ;
    wire \$iopadmap$cycles[29]_input_0_0 ;
    wire \lut_$abc$244720$li30_li30_input_0_1 ;
    wire \lut_$abc$244720$li31_li31_input_0_1 ;
    wire \$iopadmap$cycles[30]_input_0_0 ;
    wire \lut_$abc$244720$li31_li31_input_0_2 ;
    wire \$iopadmap$cycles[31]_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247409_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247410_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247407_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247412_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247399_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247398_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247394_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247395_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247408_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247406_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247401_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247400_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247397_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247396_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247393_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247411_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247403_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247402_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247405_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247404_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247413_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$247392_input_0_0 ;
    wire \dffre_working_input_0_0 ;
    wire \dffre_working_input_2_0 ;
    wire \dffre_$iopadmap$cycles[0]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[25]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[23]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[21]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[29]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[30]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[27]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[31]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[28]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[26]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[24]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[22]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[19]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[18]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[12]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[14]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[13]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[15]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[16]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[17]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[3]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[4]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[8]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[9]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[7]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[6]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[20]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[10]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[11]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[1]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[2]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[0]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[5]_input_2_0 ;
    wire \dffre_$iopadmap$cycles[25]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[23]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[21]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[29]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[30]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[27]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[31]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[28]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[26]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[24]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[22]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[19]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[18]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[12]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[14]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[13]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[15]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[16]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[17]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[3]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[4]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[8]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[9]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[7]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[6]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[20]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[10]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[11]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[1]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[2]_input_1_0 ;
    wire \dffre_working_input_1_0 ;
    wire \dffre_$iopadmap$cycles[0]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[5]_input_1_0 ;
    wire \dffre_$iopadmap$cycles[1]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[2]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[3]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[4]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[5]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[6]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[7]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[8]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[9]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[10]_input_0_0 ;
    wire \lut_$abc$244720$li11_li11_input_0_0 ;
    wire \dffre_$iopadmap$cycles[11]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[12]_input_0_0 ;
    wire \lut_$abc$244720$li17_li17_input_0_2 ;
    wire \dffre_$iopadmap$cycles[13]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[14]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[15]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[16]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[17]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[18]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[19]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[20]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[21]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[22]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[23]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[24]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[25]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[26]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[27]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[28]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[29]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[30]_input_0_0 ;
    wire \dffre_$iopadmap$cycles[31]_input_0_0 ;
    wire \lut_$abc$244720$li19_li19_input_0_2 ;
    wire \lut_$abc$244720$li18_li18_input_0_2 ;
    wire \lut_$abc$244720$li12_li12_input_0_2 ;
    wire \lut_$abc$244720$li14_li14_input_0_4 ;
    wire \lut_$abc$244720$li13_li13_input_0_4 ;
    wire \lut_$abc$244720$li15_li15_input_0_5 ;
    wire \lut_$abc$244720$li16_li16_input_0_2 ;
    wire \lut_$abc$247253$new_new_n71___input_0_2 ;
    wire \lut_$abc$244720$li08_li08_input_0_0 ;
    wire \lut_$abc$244720$li09_li09_input_0_0 ;
    wire \lut_$abc$244720$li07_li07_input_0_4 ;
    wire \lut_$abc$244720$li06_li06_input_0_4 ;
    wire \lut_$abc$244720$li20_li20_input_0_1 ;
    wire \lut_$abc$244720$li10_li10_input_0_3 ;
    wire \lut_$abc$244720$li19_li19_input_0_1 ;
    wire \lut_$abc$244720$li18_li18_input_0_1 ;
    wire \lut_$abc$244720$li12_li12_input_0_3 ;
    wire \lut_$abc$244720$li14_li14_input_0_3 ;
    wire \lut_$abc$244720$li13_li13_input_0_3 ;
    wire \lut_$abc$244720$li15_li15_input_0_3 ;
    wire \lut_$abc$244720$li16_li16_input_0_4 ;
    wire \lut_$abc$247253$new_new_n71___input_0_3 ;
    wire \lut_$abc$244720$li20_li20_input_0_3 ;
    wire \lut_$abc$244720$li19_li19_input_0_3 ;
    wire \lut_$abc$244720$li18_li18_input_0_3 ;
    wire \lut_$abc$247253$new_new_n71___input_0_5 ;
    wire \lut_$abc$244720$li20_li20_input_0_2 ;
    wire \lut_$abc$244720$li25_li25_input_0_3 ;
    wire \lut_$abc$244720$li23_li23_input_0_3 ;
    wire \lut_$abc$244720$li21_li21_input_0_3 ;
    wire \lut_$abc$244720$li29_li29_input_0_0 ;
    wire \lut_$abc$244720$li30_li30_input_0_0 ;
    wire \lut_$abc$244720$li27_li27_input_0_1 ;
    wire \lut_$abc$244720$li31_li31_input_0_5 ;
    wire \lut_$abc$244720$li28_li28_input_0_1 ;
    wire \lut_$abc$244720$li26_li26_input_0_1 ;
    wire \lut_$abc$244720$li24_li24_input_0_2 ;
    wire \lut_$abc$244720$li22_li22_input_0_2 ;
    wire \lut_$abc$247253$new_new_n73___input_0_2 ;
    wire \lut_$abc$244720$li27_li27_input_0_2 ;
    wire \lut_$abc$244720$li26_li26_input_0_2 ;
    wire \lut_$abc$244720$li29_li29_input_0_3 ;
    wire \lut_$abc$244720$li30_li30_input_0_3 ;
    wire \lut_$abc$244720$li31_li31_input_0_3 ;
    wire \lut_$abc$244720$li28_li28_input_0_3 ;
    wire \lut_$abc$244720$li16_li16_input_0_5 ;
    wire \lut_$abc$244720$li17_li17_input_0_5 ;

    //IO assignments
    assign \$iopadmap$cycles[0]  = \$iopadmap$cycles[0]_input_0_0 ;
    assign \$iopadmap$cycles[1]  = \$iopadmap$cycles[1]_input_0_0 ;
    assign \$iopadmap$cycles[2]  = \$iopadmap$cycles[2]_input_0_0 ;
    assign \$iopadmap$cycles[3]  = \$iopadmap$cycles[3]_input_0_0 ;
    assign \$iopadmap$cycles[4]  = \$iopadmap$cycles[4]_input_0_0 ;
    assign \$iopadmap$cycles[5]  = \$iopadmap$cycles[5]_input_0_0 ;
    assign \$iopadmap$cycles[6]  = \$iopadmap$cycles[6]_input_0_0 ;
    assign \$iopadmap$cycles[7]  = \$iopadmap$cycles[7]_input_0_0 ;
    assign \$iopadmap$cycles[8]  = \$iopadmap$cycles[8]_input_0_0 ;
    assign \$iopadmap$cycles[9]  = \$iopadmap$cycles[9]_input_0_0 ;
    assign \$iopadmap$cycles[10]  = \$iopadmap$cycles[10]_input_0_0 ;
    assign \$iopadmap$cycles[11]  = \$iopadmap$cycles[11]_input_0_0 ;
    assign \$iopadmap$cycles[12]  = \$iopadmap$cycles[12]_input_0_0 ;
    assign \$iopadmap$cycles[13]  = \$iopadmap$cycles[13]_input_0_0 ;
    assign \$iopadmap$cycles[14]  = \$iopadmap$cycles[14]_input_0_0 ;
    assign \$iopadmap$cycles[15]  = \$iopadmap$cycles[15]_input_0_0 ;
    assign \$iopadmap$cycles[16]  = \$iopadmap$cycles[16]_input_0_0 ;
    assign \$iopadmap$cycles[17]  = \$iopadmap$cycles[17]_input_0_0 ;
    assign \$iopadmap$cycles[18]  = \$iopadmap$cycles[18]_input_0_0 ;
    assign \$iopadmap$cycles[19]  = \$iopadmap$cycles[19]_input_0_0 ;
    assign \$iopadmap$cycles[20]  = \$iopadmap$cycles[20]_input_0_0 ;
    assign \$iopadmap$cycles[21]  = \$iopadmap$cycles[21]_input_0_0 ;
    assign \$iopadmap$cycles[22]  = \$iopadmap$cycles[22]_input_0_0 ;
    assign \$iopadmap$cycles[23]  = \$iopadmap$cycles[23]_input_0_0 ;
    assign \$iopadmap$cycles[24]  = \$iopadmap$cycles[24]_input_0_0 ;
    assign \$iopadmap$cycles[25]  = \$iopadmap$cycles[25]_input_0_0 ;
    assign \$iopadmap$cycles[26]  = \$iopadmap$cycles[26]_input_0_0 ;
    assign \$iopadmap$cycles[27]  = \$iopadmap$cycles[27]_input_0_0 ;
    assign \$iopadmap$cycles[28]  = \$iopadmap$cycles[28]_input_0_0 ;
    assign \$iopadmap$cycles[29]  = \$iopadmap$cycles[29]_input_0_0 ;
    assign \$iopadmap$cycles[30]  = \$iopadmap$cycles[30]_input_0_0 ;
    assign \$iopadmap$cycles[31]  = \$iopadmap$cycles[31]_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247392  = \$auto$rs_design_edit.cc:878:execute$247392_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247393  = \$auto$rs_design_edit.cc:878:execute$247393_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247394  = \$auto$rs_design_edit.cc:878:execute$247394_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247395  = \$auto$rs_design_edit.cc:878:execute$247395_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247396  = \$auto$rs_design_edit.cc:878:execute$247396_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247397  = \$auto$rs_design_edit.cc:878:execute$247397_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247398  = \$auto$rs_design_edit.cc:878:execute$247398_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247399  = \$auto$rs_design_edit.cc:878:execute$247399_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247400  = \$auto$rs_design_edit.cc:878:execute$247400_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247401  = \$auto$rs_design_edit.cc:878:execute$247401_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247402  = \$auto$rs_design_edit.cc:878:execute$247402_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247403  = \$auto$rs_design_edit.cc:878:execute$247403_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247404  = \$auto$rs_design_edit.cc:878:execute$247404_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247405  = \$auto$rs_design_edit.cc:878:execute$247405_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247406  = \$auto$rs_design_edit.cc:878:execute$247406_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247407  = \$auto$rs_design_edit.cc:878:execute$247407_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247408  = \$auto$rs_design_edit.cc:878:execute$247408_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247409  = \$auto$rs_design_edit.cc:878:execute$247409_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247410  = \$auto$rs_design_edit.cc:878:execute$247410_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247411  = \$auto$rs_design_edit.cc:878:execute$247411_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247412  = \$auto$rs_design_edit.cc:878:execute$247412_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$247413  = \$auto$rs_design_edit.cc:878:execute$247413_input_0_0 ;
    assign \$iopadmap$rst_output_0_0  = \$iopadmap$rst ;
    assign \p.clk_output_0_0  = \p.clk ;

    //Interconnect
    fpga_interconnect \routing_segment_$iopadmap$rst_output_0_0_to_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_input_0_4  (
        .datain(\$iopadmap$rst_output_0_0 ),
        .dataout(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[25]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[23]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[21]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[29]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[30]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[27]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[31]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[28]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[26]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[24]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[22]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[19]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[18]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[12]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[14]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[13]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[15]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[16]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[17]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[3]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[4]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[8]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[9]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[7]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[6]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[20]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[10]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[11]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[1]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[2]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_working_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_working_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[0]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_p.clk_output_0_0_to_dffre_$iopadmap$cycles[5]_clock_0_0  (
        .datain(\p.clk_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247392_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247392_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247392_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247392_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247393_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247393_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247393_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247393_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247394_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247394_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247394_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247394_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247395_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247395_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247395_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247395_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247396_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247396_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247396_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247396_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247397_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247397_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247397_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247397_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247398_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247398_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247398_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247398_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247399_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247399_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247399_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247399_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247400_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247400_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247400_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247400_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247401_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247401_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247401_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247401_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247402_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247402_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247402_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247402_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247403_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247403_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247403_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247403_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247404_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247404_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247404_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247404_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247405_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247405_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247405_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247405_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247406_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247406_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247406_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247406_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247407_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247407_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247407_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247407_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247408_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247408_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247408_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247408_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247409_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247409_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247409_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247409_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247410_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247410_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247410_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247410_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247411_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247411_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247411_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247411_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247412_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247412_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247412_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247412_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$247413_output_0_0_to_$auto$rs_design_edit.cc:878:execute$247413_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$247413_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$247413_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[0]_output_0_0_to_lut_$abc$244720$li03_li03_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[0]_output_0_0 ),
        .dataout(\lut_$abc$244720$li03_li03_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[0]_output_0_0_to_lut_$abc$244720$li04_li04_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[0]_output_0_0 ),
        .dataout(\lut_$abc$244720$li04_li04_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[0]_output_0_0_to_lut_$abc$247253$new_new_n68___input_0_3  (
        .datain(\dffre_$iopadmap$cycles[0]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n68___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[0]_output_0_0_to_lut_$abc$244720$li01_li01_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[0]_output_0_0 ),
        .dataout(\lut_$abc$244720$li01_li01_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[0]_output_0_0_to_lut_$abc$244720$li02_li02_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[0]_output_0_0 ),
        .dataout(\lut_$abc$244720$li02_li02_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[0]_output_0_0_to_lut_$abc$244720$li00_li00_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[0]_output_0_0 ),
        .dataout(\lut_$abc$244720$li00_li00_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[0]_output_0_0_to_lut_$abc$244720$li05_li05_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[0]_output_0_0 ),
        .dataout(\lut_$abc$244720$li05_li05_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[0]_output_0_0_to_$iopadmap$cycles[0]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[0]_output_0_0 ),
        .dataout(\$iopadmap$cycles[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[1]_output_0_0_to_lut_$abc$244720$li03_li03_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[1]_output_0_0 ),
        .dataout(\lut_$abc$244720$li03_li03_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[1]_output_0_0_to_lut_$abc$244720$li04_li04_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[1]_output_0_0 ),
        .dataout(\lut_$abc$244720$li04_li04_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[1]_output_0_0_to_lut_$abc$247253$new_new_n68___input_0_1  (
        .datain(\dffre_$iopadmap$cycles[1]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n68___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[1]_output_0_0_to_lut_$abc$244720$li01_li01_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[1]_output_0_0 ),
        .dataout(\lut_$abc$244720$li01_li01_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[1]_output_0_0_to_lut_$abc$244720$li02_li02_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[1]_output_0_0 ),
        .dataout(\lut_$abc$244720$li02_li02_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[1]_output_0_0_to_lut_$abc$244720$li05_li05_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[1]_output_0_0 ),
        .dataout(\lut_$abc$244720$li05_li05_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[1]_output_0_0_to_$iopadmap$cycles[1]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[1]_output_0_0 ),
        .dataout(\$iopadmap$cycles[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[2]_output_0_0_to_lut_$abc$244720$li03_li03_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[2]_output_0_0 ),
        .dataout(\lut_$abc$244720$li03_li03_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[2]_output_0_0_to_lut_$abc$244720$li04_li04_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[2]_output_0_0 ),
        .dataout(\lut_$abc$244720$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[2]_output_0_0_to_lut_$abc$247253$new_new_n68___input_0_4  (
        .datain(\dffre_$iopadmap$cycles[2]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n68___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[2]_output_0_0_to_lut_$abc$244720$li02_li02_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[2]_output_0_0 ),
        .dataout(\lut_$abc$244720$li02_li02_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[2]_output_0_0_to_lut_$abc$244720$li05_li05_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[2]_output_0_0 ),
        .dataout(\lut_$abc$244720$li05_li05_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[2]_output_0_0_to_$iopadmap$cycles[2]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[2]_output_0_0 ),
        .dataout(\$iopadmap$cycles[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[3]_output_0_0_to_lut_$abc$244720$li03_li03_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[3]_output_0_0 ),
        .dataout(\lut_$abc$244720$li03_li03_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[3]_output_0_0_to_lut_$abc$244720$li04_li04_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[3]_output_0_0 ),
        .dataout(\lut_$abc$244720$li04_li04_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[3]_output_0_0_to_lut_$abc$247253$new_new_n68___input_0_0  (
        .datain(\dffre_$iopadmap$cycles[3]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n68___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[3]_output_0_0_to_lut_$abc$244720$li05_li05_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[3]_output_0_0 ),
        .dataout(\lut_$abc$244720$li05_li05_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[3]_output_0_0_to_$iopadmap$cycles[3]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[3]_output_0_0 ),
        .dataout(\$iopadmap$cycles[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[4]_output_0_0_to_lut_$abc$244720$li04_li04_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[4]_output_0_0 ),
        .dataout(\lut_$abc$244720$li04_li04_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[4]_output_0_0_to_lut_$abc$247253$new_new_n68___input_0_2  (
        .datain(\dffre_$iopadmap$cycles[4]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n68___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[4]_output_0_0_to_lut_$abc$244720$li05_li05_input_0_5  (
        .datain(\dffre_$iopadmap$cycles[4]_output_0_0 ),
        .dataout(\lut_$abc$244720$li05_li05_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[4]_output_0_0_to_$iopadmap$cycles[4]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[4]_output_0_0 ),
        .dataout(\$iopadmap$cycles[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[5]_output_0_0_to_lut_$abc$247253$new_new_n68___input_0_5  (
        .datain(\dffre_$iopadmap$cycles[5]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n68___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[5]_output_0_0_to_lut_$abc$244720$li05_li05_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[5]_output_0_0 ),
        .dataout(\lut_$abc$244720$li05_li05_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[5]_output_0_0_to_$iopadmap$cycles[5]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[5]_output_0_0 ),
        .dataout(\$iopadmap$cycles[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[6]_output_0_0_to_lut_$abc$244720$li08_li08_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[6]_output_0_0 ),
        .dataout(\lut_$abc$244720$li08_li08_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[6]_output_0_0_to_lut_$abc$244720$li09_li09_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[6]_output_0_0 ),
        .dataout(\lut_$abc$244720$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[6]_output_0_0_to_lut_$abc$244720$li07_li07_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[6]_output_0_0 ),
        .dataout(\lut_$abc$244720$li07_li07_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[6]_output_0_0_to_lut_$abc$244720$li06_li06_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[6]_output_0_0 ),
        .dataout(\lut_$abc$244720$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[6]_output_0_0_to_lut_$abc$247253$new_new_n69___input_0_2  (
        .datain(\dffre_$iopadmap$cycles[6]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n69___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[6]_output_0_0_to_lut_$abc$244720$li10_li10_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[6]_output_0_0 ),
        .dataout(\lut_$abc$244720$li10_li10_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[6]_output_0_0_to_$iopadmap$cycles[6]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[6]_output_0_0 ),
        .dataout(\$iopadmap$cycles[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[7]_output_0_0_to_lut_$abc$244720$li08_li08_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[7]_output_0_0 ),
        .dataout(\lut_$abc$244720$li08_li08_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[7]_output_0_0_to_lut_$abc$244720$li09_li09_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[7]_output_0_0 ),
        .dataout(\lut_$abc$244720$li09_li09_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[7]_output_0_0_to_lut_$abc$244720$li07_li07_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[7]_output_0_0 ),
        .dataout(\lut_$abc$244720$li07_li07_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[7]_output_0_0_to_lut_$abc$247253$new_new_n69___input_0_3  (
        .datain(\dffre_$iopadmap$cycles[7]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n69___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[7]_output_0_0_to_lut_$abc$244720$li10_li10_input_0_5  (
        .datain(\dffre_$iopadmap$cycles[7]_output_0_0 ),
        .dataout(\lut_$abc$244720$li10_li10_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[7]_output_0_0_to_$iopadmap$cycles[7]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[7]_output_0_0 ),
        .dataout(\$iopadmap$cycles[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[8]_output_0_0_to_lut_$abc$244720$li08_li08_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[8]_output_0_0 ),
        .dataout(\lut_$abc$244720$li08_li08_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[8]_output_0_0_to_lut_$abc$244720$li09_li09_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[8]_output_0_0 ),
        .dataout(\lut_$abc$244720$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[8]_output_0_0_to_lut_$abc$247253$new_new_n69___input_0_1  (
        .datain(\dffre_$iopadmap$cycles[8]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n69___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[8]_output_0_0_to_lut_$abc$244720$li10_li10_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[8]_output_0_0 ),
        .dataout(\lut_$abc$244720$li10_li10_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[8]_output_0_0_to_$iopadmap$cycles[8]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[8]_output_0_0 ),
        .dataout(\$iopadmap$cycles[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[9]_output_0_0_to_lut_$abc$244720$li09_li09_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[9]_output_0_0 ),
        .dataout(\lut_$abc$244720$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[9]_output_0_0_to_lut_$abc$247253$new_new_n69___input_0_0  (
        .datain(\dffre_$iopadmap$cycles[9]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n69___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[9]_output_0_0_to_lut_$abc$244720$li10_li10_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[9]_output_0_0 ),
        .dataout(\lut_$abc$244720$li10_li10_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[9]_output_0_0_to_$iopadmap$cycles[9]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[9]_output_0_0 ),
        .dataout(\$iopadmap$cycles[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[10]_output_0_0_to_lut_$abc$247253$new_new_n69___input_0_4  (
        .datain(\dffre_$iopadmap$cycles[10]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n69___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[10]_output_0_0_to_lut_$abc$244720$li11_li11_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[10]_output_0_0 ),
        .dataout(\lut_$abc$244720$li11_li11_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[10]_output_0_0_to_lut_$abc$244720$li10_li10_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[10]_output_0_0 ),
        .dataout(\lut_$abc$244720$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[10]_output_0_0_to_$iopadmap$cycles[10]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[10]_output_0_0 ),
        .dataout(\$iopadmap$cycles[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[11]_output_0_0_to_lut_$abc$247253$new_new_n69___input_0_5  (
        .datain(\dffre_$iopadmap$cycles[11]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n69___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[11]_output_0_0_to_lut_$abc$244720$li11_li11_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[11]_output_0_0 ),
        .dataout(\lut_$abc$244720$li11_li11_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[11]_output_0_0_to_$iopadmap$cycles[11]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[11]_output_0_0 ),
        .dataout(\$iopadmap$cycles[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[12]_output_0_0_to_lut_$abc$244720$li12_li12_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[12]_output_0_0 ),
        .dataout(\lut_$abc$244720$li12_li12_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[12]_output_0_0_to_lut_$abc$244720$li14_li14_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[12]_output_0_0 ),
        .dataout(\lut_$abc$244720$li14_li14_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[12]_output_0_0_to_lut_$abc$244720$li13_li13_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[12]_output_0_0 ),
        .dataout(\lut_$abc$244720$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[12]_output_0_0_to_lut_$abc$244720$li15_li15_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[12]_output_0_0 ),
        .dataout(\lut_$abc$244720$li15_li15_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[12]_output_0_0_to_lut_$abc$244720$li16_li16_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[12]_output_0_0 ),
        .dataout(\lut_$abc$244720$li16_li16_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[12]_output_0_0_to_lut_$abc$244720$li17_li17_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[12]_output_0_0 ),
        .dataout(\lut_$abc$244720$li17_li17_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[12]_output_0_0_to_lut_$abc$247253$new_new_n70___input_0_0  (
        .datain(\dffre_$iopadmap$cycles[12]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n70___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[12]_output_0_0_to_$iopadmap$cycles[12]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[12]_output_0_0 ),
        .dataout(\$iopadmap$cycles[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[13]_output_0_0_to_lut_$abc$244720$li14_li14_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[13]_output_0_0 ),
        .dataout(\lut_$abc$244720$li14_li14_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[13]_output_0_0_to_lut_$abc$244720$li13_li13_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[13]_output_0_0 ),
        .dataout(\lut_$abc$244720$li13_li13_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[13]_output_0_0_to_lut_$abc$244720$li15_li15_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[13]_output_0_0 ),
        .dataout(\lut_$abc$244720$li15_li15_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[13]_output_0_0_to_lut_$abc$244720$li16_li16_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[13]_output_0_0 ),
        .dataout(\lut_$abc$244720$li16_li16_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[13]_output_0_0_to_lut_$abc$244720$li17_li17_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[13]_output_0_0 ),
        .dataout(\lut_$abc$244720$li17_li17_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[13]_output_0_0_to_lut_$abc$247253$new_new_n70___input_0_4  (
        .datain(\dffre_$iopadmap$cycles[13]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n70___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[13]_output_0_0_to_$iopadmap$cycles[13]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[13]_output_0_0 ),
        .dataout(\$iopadmap$cycles[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[14]_output_0_0_to_lut_$abc$244720$li14_li14_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[14]_output_0_0 ),
        .dataout(\lut_$abc$244720$li14_li14_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[14]_output_0_0_to_lut_$abc$244720$li15_li15_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[14]_output_0_0 ),
        .dataout(\lut_$abc$244720$li15_li15_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[14]_output_0_0_to_lut_$abc$247253$new_new_n70___input_0_1  (
        .datain(\dffre_$iopadmap$cycles[14]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n70___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[14]_output_0_0_to_lut_$abc$247253$new_new_n89___input_0_2  (
        .datain(\dffre_$iopadmap$cycles[14]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n89___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[14]_output_0_0_to_$iopadmap$cycles[14]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[14]_output_0_0 ),
        .dataout(\$iopadmap$cycles[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[15]_output_0_0_to_lut_$abc$244720$li15_li15_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[15]_output_0_0 ),
        .dataout(\lut_$abc$244720$li15_li15_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[15]_output_0_0_to_lut_$abc$247253$new_new_n70___input_0_2  (
        .datain(\dffre_$iopadmap$cycles[15]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n70___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[15]_output_0_0_to_lut_$abc$247253$new_new_n89___input_0_4  (
        .datain(\dffre_$iopadmap$cycles[15]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n89___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[15]_output_0_0_to_$iopadmap$cycles[15]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[15]_output_0_0 ),
        .dataout(\$iopadmap$cycles[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[16]_output_0_0_to_lut_$abc$244720$li16_li16_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[16]_output_0_0 ),
        .dataout(\lut_$abc$244720$li16_li16_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[16]_output_0_0_to_lut_$abc$244720$li17_li17_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[16]_output_0_0 ),
        .dataout(\lut_$abc$244720$li17_li17_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[16]_output_0_0_to_lut_$abc$247253$new_new_n70___input_0_3  (
        .datain(\dffre_$iopadmap$cycles[16]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n70___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[16]_output_0_0_to_$iopadmap$cycles[16]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[16]_output_0_0 ),
        .dataout(\$iopadmap$cycles[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[17]_output_0_0_to_lut_$abc$244720$li17_li17_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[17]_output_0_0 ),
        .dataout(\lut_$abc$244720$li17_li17_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[17]_output_0_0_to_lut_$abc$247253$new_new_n70___input_0_5  (
        .datain(\dffre_$iopadmap$cycles[17]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n70___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[17]_output_0_0_to_$iopadmap$cycles[17]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[17]_output_0_0 ),
        .dataout(\$iopadmap$cycles[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[18]_output_0_0_to_lut_$abc$244720$li19_li19_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[18]_output_0_0 ),
        .dataout(\lut_$abc$244720$li19_li19_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[18]_output_0_0_to_lut_$abc$244720$li18_li18_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[18]_output_0_0 ),
        .dataout(\lut_$abc$244720$li18_li18_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[18]_output_0_0_to_lut_$abc$247253$new_new_n71___input_0_0  (
        .datain(\dffre_$iopadmap$cycles[18]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n71___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[18]_output_0_0_to_lut_$abc$244720$li20_li20_input_0_5  (
        .datain(\dffre_$iopadmap$cycles[18]_output_0_0 ),
        .dataout(\lut_$abc$244720$li20_li20_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[18]_output_0_0_to_$iopadmap$cycles[18]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[18]_output_0_0 ),
        .dataout(\$iopadmap$cycles[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[19]_output_0_0_to_lut_$abc$244720$li19_li19_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[19]_output_0_0 ),
        .dataout(\lut_$abc$244720$li19_li19_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[19]_output_0_0_to_lut_$abc$247253$new_new_n71___input_0_4  (
        .datain(\dffre_$iopadmap$cycles[19]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n71___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[19]_output_0_0_to_lut_$abc$244720$li20_li20_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[19]_output_0_0 ),
        .dataout(\lut_$abc$244720$li20_li20_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[19]_output_0_0_to_$iopadmap$cycles[19]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[19]_output_0_0 ),
        .dataout(\$iopadmap$cycles[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[20]_output_0_0_to_lut_$abc$247253$new_new_n71___input_0_1  (
        .datain(\dffre_$iopadmap$cycles[20]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n71___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[20]_output_0_0_to_lut_$abc$244720$li20_li20_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[20]_output_0_0 ),
        .dataout(\lut_$abc$244720$li20_li20_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[20]_output_0_0_to_$iopadmap$cycles[20]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[20]_output_0_0 ),
        .dataout(\$iopadmap$cycles[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[21]_output_0_0_to_lut_$abc$244720$li25_li25_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[21]_output_0_0 ),
        .dataout(\lut_$abc$244720$li25_li25_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[21]_output_0_0_to_lut_$abc$244720$li23_li23_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[21]_output_0_0 ),
        .dataout(\lut_$abc$244720$li23_li23_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[21]_output_0_0_to_lut_$abc$244720$li21_li21_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[21]_output_0_0 ),
        .dataout(\lut_$abc$244720$li21_li21_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[21]_output_0_0_to_lut_$abc$247253$new_new_n72___input_0_1  (
        .datain(\dffre_$iopadmap$cycles[21]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n72___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[21]_output_0_0_to_lut_$abc$244720$li24_li24_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[21]_output_0_0 ),
        .dataout(\lut_$abc$244720$li24_li24_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[21]_output_0_0_to_lut_$abc$244720$li22_li22_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[21]_output_0_0 ),
        .dataout(\lut_$abc$244720$li22_li22_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[21]_output_0_0_to_$iopadmap$cycles[21]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[21]_output_0_0 ),
        .dataout(\$iopadmap$cycles[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[22]_output_0_0_to_lut_$abc$244720$li25_li25_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[22]_output_0_0 ),
        .dataout(\lut_$abc$244720$li25_li25_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[22]_output_0_0_to_lut_$abc$244720$li23_li23_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[22]_output_0_0 ),
        .dataout(\lut_$abc$244720$li23_li23_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[22]_output_0_0_to_lut_$abc$247253$new_new_n72___input_0_4  (
        .datain(\dffre_$iopadmap$cycles[22]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n72___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[22]_output_0_0_to_lut_$abc$244720$li24_li24_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[22]_output_0_0 ),
        .dataout(\lut_$abc$244720$li24_li24_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[22]_output_0_0_to_lut_$abc$244720$li22_li22_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[22]_output_0_0 ),
        .dataout(\lut_$abc$244720$li22_li22_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[22]_output_0_0_to_$iopadmap$cycles[22]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[22]_output_0_0 ),
        .dataout(\$iopadmap$cycles[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[23]_output_0_0_to_lut_$abc$244720$li25_li25_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[23]_output_0_0 ),
        .dataout(\lut_$abc$244720$li25_li25_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[23]_output_0_0_to_lut_$abc$244720$li23_li23_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[23]_output_0_0 ),
        .dataout(\lut_$abc$244720$li23_li23_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[23]_output_0_0_to_lut_$abc$247253$new_new_n72___input_0_2  (
        .datain(\dffre_$iopadmap$cycles[23]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n72___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[23]_output_0_0_to_lut_$abc$244720$li24_li24_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[23]_output_0_0 ),
        .dataout(\lut_$abc$244720$li24_li24_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[23]_output_0_0_to_$iopadmap$cycles[23]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[23]_output_0_0 ),
        .dataout(\$iopadmap$cycles[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[24]_output_0_0_to_lut_$abc$244720$li25_li25_input_0_5  (
        .datain(\dffre_$iopadmap$cycles[24]_output_0_0 ),
        .dataout(\lut_$abc$244720$li25_li25_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[24]_output_0_0_to_lut_$abc$247253$new_new_n72___input_0_3  (
        .datain(\dffre_$iopadmap$cycles[24]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n72___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[24]_output_0_0_to_lut_$abc$244720$li24_li24_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[24]_output_0_0 ),
        .dataout(\lut_$abc$244720$li24_li24_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[24]_output_0_0_to_$iopadmap$cycles[24]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[24]_output_0_0 ),
        .dataout(\$iopadmap$cycles[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[25]_output_0_0_to_lut_$abc$244720$li25_li25_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[25]_output_0_0 ),
        .dataout(\lut_$abc$244720$li25_li25_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[25]_output_0_0_to_lut_$abc$247253$new_new_n72___input_0_0  (
        .datain(\dffre_$iopadmap$cycles[25]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n72___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[25]_output_0_0_to_$iopadmap$cycles[25]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[25]_output_0_0 ),
        .dataout(\$iopadmap$cycles[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[26]_output_0_0_to_lut_$abc$247253$new_new_n73___input_0_4  (
        .datain(\dffre_$iopadmap$cycles[26]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n73___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[26]_output_0_0_to_lut_$abc$244720$li27_li27_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[26]_output_0_0 ),
        .dataout(\lut_$abc$244720$li27_li27_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[26]_output_0_0_to_lut_$abc$244720$li26_li26_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[26]_output_0_0 ),
        .dataout(\lut_$abc$244720$li26_li26_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[26]_output_0_0_to_$iopadmap$cycles[26]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[26]_output_0_0 ),
        .dataout(\$iopadmap$cycles[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[27]_output_0_0_to_lut_$abc$247253$new_new_n73___input_0_3  (
        .datain(\dffre_$iopadmap$cycles[27]_output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n73___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[27]_output_0_0_to_lut_$abc$244720$li27_li27_input_0_3  (
        .datain(\dffre_$iopadmap$cycles[27]_output_0_0 ),
        .dataout(\lut_$abc$244720$li27_li27_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[27]_output_0_0_to_$iopadmap$cycles[27]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[27]_output_0_0 ),
        .dataout(\$iopadmap$cycles[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[28]_output_0_0_to_lut_$abc$244720$li29_li29_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[28]_output_0_0 ),
        .dataout(\lut_$abc$244720$li29_li29_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[28]_output_0_0_to_lut_$abc$244720$li30_li30_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[28]_output_0_0 ),
        .dataout(\lut_$abc$244720$li30_li30_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[28]_output_0_0_to_lut_$abc$244720$li31_li31_input_0_4  (
        .datain(\dffre_$iopadmap$cycles[28]_output_0_0 ),
        .dataout(\lut_$abc$244720$li31_li31_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[28]_output_0_0_to_lut_$abc$244720$li28_li28_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[28]_output_0_0 ),
        .dataout(\lut_$abc$244720$li28_li28_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[28]_output_0_0_to_$iopadmap$cycles[28]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[28]_output_0_0 ),
        .dataout(\$iopadmap$cycles[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[29]_output_0_0_to_lut_$abc$244720$li29_li29_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[29]_output_0_0 ),
        .dataout(\lut_$abc$244720$li29_li29_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[29]_output_0_0_to_lut_$abc$244720$li30_li30_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[29]_output_0_0 ),
        .dataout(\lut_$abc$244720$li30_li30_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[29]_output_0_0_to_lut_$abc$244720$li31_li31_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[29]_output_0_0 ),
        .dataout(\lut_$abc$244720$li31_li31_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[29]_output_0_0_to_$iopadmap$cycles[29]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[29]_output_0_0 ),
        .dataout(\$iopadmap$cycles[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[30]_output_0_0_to_lut_$abc$244720$li30_li30_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[30]_output_0_0 ),
        .dataout(\lut_$abc$244720$li30_li30_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[30]_output_0_0_to_lut_$abc$244720$li31_li31_input_0_1  (
        .datain(\dffre_$iopadmap$cycles[30]_output_0_0 ),
        .dataout(\lut_$abc$244720$li31_li31_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[30]_output_0_0_to_$iopadmap$cycles[30]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[30]_output_0_0 ),
        .dataout(\$iopadmap$cycles[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[31]_output_0_0_to_lut_$abc$244720$li31_li31_input_0_2  (
        .datain(\dffre_$iopadmap$cycles[31]_output_0_0 ),
        .dataout(\lut_$abc$244720$li31_li31_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cycles[31]_output_0_0_to_$iopadmap$cycles[31]_input_0_0  (
        .datain(\dffre_$iopadmap$cycles[31]_output_0_0 ),
        .dataout(\$iopadmap$cycles[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247409_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247409_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247410_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247410_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247407_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247407_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247412_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247412_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247399_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247399_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247398_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247398_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247394_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247394_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247395_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247395_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247408_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247408_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247406_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247406_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247401_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247401_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247400_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247400_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247397_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247397_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247396_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247396_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247393_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247393_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247411_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247411_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247403_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247403_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247402_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247402_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247405_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247405_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247404_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247404_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247413_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247413_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$247392_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$247392_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_working_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_working_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_working_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_working_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li00_li00_output_0_0_to_dffre_$iopadmap$cycles[0]_input_0_0  (
        .datain(\lut_$abc$244720$li00_li00_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[25]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[23]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[21]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[29]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[30]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[27]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[31]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[28]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[26]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[24]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[22]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[19]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[18]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[12]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[14]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[13]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[15]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[16]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[17]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[3]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[4]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[8]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[9]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[7]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[6]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[20]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[10]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[11]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[1]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[2]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[0]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_working_output_0_0_to_dffre_$iopadmap$cycles[5]_input_2_0  (
        .datain(\dffre_working_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[25]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[23]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[21]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[29]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[30]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[27]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[31]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[28]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[26]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[24]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[22]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[19]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[18]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[12]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[14]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[13]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[15]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[16]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[17]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[3]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[4]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[8]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[9]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[7]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[6]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[20]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[10]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[11]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[1]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[2]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_working_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_working_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[0]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0_to_dffre_$iopadmap$cycles[5]_input_1_0  (
        .datain(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li01_li01_output_0_0_to_dffre_$iopadmap$cycles[1]_input_0_0  (
        .datain(\lut_$abc$244720$li01_li01_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li02_li02_output_0_0_to_dffre_$iopadmap$cycles[2]_input_0_0  (
        .datain(\lut_$abc$244720$li02_li02_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li03_li03_output_0_0_to_dffre_$iopadmap$cycles[3]_input_0_0  (
        .datain(\lut_$abc$244720$li03_li03_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li04_li04_output_0_0_to_dffre_$iopadmap$cycles[4]_input_0_0  (
        .datain(\lut_$abc$244720$li04_li04_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li05_li05_output_0_0_to_dffre_$iopadmap$cycles[5]_input_0_0  (
        .datain(\lut_$abc$244720$li05_li05_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li06_li06_output_0_0_to_dffre_$iopadmap$cycles[6]_input_0_0  (
        .datain(\lut_$abc$244720$li06_li06_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li07_li07_output_0_0_to_dffre_$iopadmap$cycles[7]_input_0_0  (
        .datain(\lut_$abc$244720$li07_li07_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li08_li08_output_0_0_to_dffre_$iopadmap$cycles[8]_input_0_0  (
        .datain(\lut_$abc$244720$li08_li08_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li09_li09_output_0_0_to_dffre_$iopadmap$cycles[9]_input_0_0  (
        .datain(\lut_$abc$244720$li09_li09_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li10_li10_output_0_0_to_dffre_$iopadmap$cycles[10]_input_0_0  (
        .datain(\lut_$abc$244720$li10_li10_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li10_li10_output_0_0_to_lut_$abc$244720$li11_li11_input_0_0  (
        .datain(\lut_$abc$244720$li10_li10_output_0_0 ),
        .dataout(\lut_$abc$244720$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li11_li11_output_0_0_to_dffre_$iopadmap$cycles[11]_input_0_0  (
        .datain(\lut_$abc$244720$li11_li11_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li12_li12_output_0_0_to_dffre_$iopadmap$cycles[12]_input_0_0  (
        .datain(\lut_$abc$244720$li12_li12_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li12_li12_output_0_0_to_lut_$abc$244720$li17_li17_input_0_2  (
        .datain(\lut_$abc$244720$li12_li12_output_0_0 ),
        .dataout(\lut_$abc$244720$li17_li17_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li13_li13_output_0_0_to_dffre_$iopadmap$cycles[13]_input_0_0  (
        .datain(\lut_$abc$244720$li13_li13_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li14_li14_output_0_0_to_dffre_$iopadmap$cycles[14]_input_0_0  (
        .datain(\lut_$abc$244720$li14_li14_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li15_li15_output_0_0_to_dffre_$iopadmap$cycles[15]_input_0_0  (
        .datain(\lut_$abc$244720$li15_li15_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li16_li16_output_0_0_to_dffre_$iopadmap$cycles[16]_input_0_0  (
        .datain(\lut_$abc$244720$li16_li16_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li17_li17_output_0_0_to_dffre_$iopadmap$cycles[17]_input_0_0  (
        .datain(\lut_$abc$244720$li17_li17_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li18_li18_output_0_0_to_dffre_$iopadmap$cycles[18]_input_0_0  (
        .datain(\lut_$abc$244720$li18_li18_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li19_li19_output_0_0_to_dffre_$iopadmap$cycles[19]_input_0_0  (
        .datain(\lut_$abc$244720$li19_li19_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li20_li20_output_0_0_to_dffre_$iopadmap$cycles[20]_input_0_0  (
        .datain(\lut_$abc$244720$li20_li20_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li21_li21_output_0_0_to_dffre_$iopadmap$cycles[21]_input_0_0  (
        .datain(\lut_$abc$244720$li21_li21_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li22_li22_output_0_0_to_dffre_$iopadmap$cycles[22]_input_0_0  (
        .datain(\lut_$abc$244720$li22_li22_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li23_li23_output_0_0_to_dffre_$iopadmap$cycles[23]_input_0_0  (
        .datain(\lut_$abc$244720$li23_li23_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li24_li24_output_0_0_to_dffre_$iopadmap$cycles[24]_input_0_0  (
        .datain(\lut_$abc$244720$li24_li24_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li25_li25_output_0_0_to_dffre_$iopadmap$cycles[25]_input_0_0  (
        .datain(\lut_$abc$244720$li25_li25_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li26_li26_output_0_0_to_dffre_$iopadmap$cycles[26]_input_0_0  (
        .datain(\lut_$abc$244720$li26_li26_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li27_li27_output_0_0_to_dffre_$iopadmap$cycles[27]_input_0_0  (
        .datain(\lut_$abc$244720$li27_li27_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li28_li28_output_0_0_to_dffre_$iopadmap$cycles[28]_input_0_0  (
        .datain(\lut_$abc$244720$li28_li28_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li29_li29_output_0_0_to_dffre_$iopadmap$cycles[29]_input_0_0  (
        .datain(\lut_$abc$244720$li29_li29_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li30_li30_output_0_0_to_dffre_$iopadmap$cycles[30]_input_0_0  (
        .datain(\lut_$abc$244720$li30_li30_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$244720$li31_li31_output_0_0_to_dffre_$iopadmap$cycles[31]_input_0_0  (
        .datain(\lut_$abc$244720$li31_li31_output_0_0 ),
        .dataout(\dffre_$iopadmap$cycles[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li19_li19_input_0_2  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li19_li19_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li18_li18_input_0_2  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li18_li18_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li12_li12_input_0_2  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li12_li12_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li14_li14_input_0_4  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li13_li13_input_0_4  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li13_li13_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li15_li15_input_0_5  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li15_li15_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li16_li16_input_0_2  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li16_li16_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$247253$new_new_n71___input_0_2  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n71___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li08_li08_input_0_0  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li08_li08_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li09_li09_input_0_0  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li09_li09_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li07_li07_input_0_4  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li07_li07_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li06_li06_input_0_4  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li06_li06_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li20_li20_input_0_1  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li20_li20_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n68___output_0_0_to_lut_$abc$244720$li10_li10_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$244720$li10_li10_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n69___output_0_0_to_lut_$abc$244720$li19_li19_input_0_1  (
        .datain(\lut_$abc$247253$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$244720$li19_li19_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n69___output_0_0_to_lut_$abc$244720$li18_li18_input_0_1  (
        .datain(\lut_$abc$247253$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$244720$li18_li18_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n69___output_0_0_to_lut_$abc$244720$li12_li12_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$244720$li12_li12_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n69___output_0_0_to_lut_$abc$244720$li14_li14_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$244720$li14_li14_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n69___output_0_0_to_lut_$abc$244720$li13_li13_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$244720$li13_li13_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n69___output_0_0_to_lut_$abc$244720$li15_li15_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$244720$li15_li15_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n69___output_0_0_to_lut_$abc$244720$li16_li16_input_0_4  (
        .datain(\lut_$abc$247253$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$244720$li16_li16_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n69___output_0_0_to_lut_$abc$247253$new_new_n71___input_0_3  (
        .datain(\lut_$abc$247253$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n71___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n69___output_0_0_to_lut_$abc$244720$li20_li20_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$244720$li20_li20_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n70___output_0_0_to_lut_$abc$244720$li19_li19_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n70___output_0_0 ),
        .dataout(\lut_$abc$244720$li19_li19_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n70___output_0_0_to_lut_$abc$244720$li18_li18_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n70___output_0_0 ),
        .dataout(\lut_$abc$244720$li18_li18_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n70___output_0_0_to_lut_$abc$247253$new_new_n71___input_0_5  (
        .datain(\lut_$abc$247253$new_new_n70___output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n71___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n70___output_0_0_to_lut_$abc$244720$li20_li20_input_0_2  (
        .datain(\lut_$abc$247253$new_new_n70___output_0_0 ),
        .dataout(\lut_$abc$244720$li20_li20_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li25_li25_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li25_li25_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li23_li23_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li23_li23_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li21_li21_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li21_li21_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li29_li29_input_0_0  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li29_li29_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li30_li30_input_0_0  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li30_li30_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li27_li27_input_0_1  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li27_li27_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li31_li31_input_0_5  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li31_li31_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li28_li28_input_0_1  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li28_li28_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li26_li26_input_0_1  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li26_li26_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li24_li24_input_0_2  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li24_li24_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n71___output_0_0_to_lut_$abc$244720$li22_li22_input_0_2  (
        .datain(\lut_$abc$247253$new_new_n71___output_0_0 ),
        .dataout(\lut_$abc$244720$li22_li22_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n72___output_0_0_to_lut_$abc$247253$new_new_n73___input_0_2  (
        .datain(\lut_$abc$247253$new_new_n72___output_0_0 ),
        .dataout(\lut_$abc$247253$new_new_n73___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n72___output_0_0_to_lut_$abc$244720$li27_li27_input_0_2  (
        .datain(\lut_$abc$247253$new_new_n72___output_0_0 ),
        .dataout(\lut_$abc$244720$li27_li27_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n72___output_0_0_to_lut_$abc$244720$li26_li26_input_0_2  (
        .datain(\lut_$abc$247253$new_new_n72___output_0_0 ),
        .dataout(\lut_$abc$244720$li26_li26_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n73___output_0_0_to_lut_$abc$244720$li29_li29_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n73___output_0_0 ),
        .dataout(\lut_$abc$244720$li29_li29_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n73___output_0_0_to_lut_$abc$244720$li30_li30_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n73___output_0_0 ),
        .dataout(\lut_$abc$244720$li30_li30_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n73___output_0_0_to_lut_$abc$244720$li31_li31_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n73___output_0_0 ),
        .dataout(\lut_$abc$244720$li31_li31_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n73___output_0_0_to_lut_$abc$244720$li28_li28_input_0_3  (
        .datain(\lut_$abc$247253$new_new_n73___output_0_0 ),
        .dataout(\lut_$abc$244720$li28_li28_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n89___output_0_0_to_lut_$abc$244720$li16_li16_input_0_5  (
        .datain(\lut_$abc$247253$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$244720$li16_li16_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$247253$new_new_n89___output_0_0_to_lut_$abc$244720$li17_li17_input_0_5  (
        .datain(\lut_$abc$247253$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$244720$li17_li17_input_0_5 )
    );


    //Cell instances
    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110101010101010101010101010101010101010101010101010101010101010)
    ) \lut_$abc$244720$li25_li25  (
        .in({
            \lut_$abc$244720$li25_li25_input_0_5 ,
            \lut_$abc$244720$li25_li25_input_0_4 ,
            \lut_$abc$244720$li25_li25_input_0_3 ,
            \lut_$abc$244720$li25_li25_input_0_2 ,
            \lut_$abc$244720$li25_li25_input_0_1 ,
            \lut_$abc$244720$li25_li25_input_0_0 
         }),
        .out(\lut_$abc$244720$li25_li25_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[25]  (
        .C(\dffre_$iopadmap$cycles[25]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[25]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[25]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[25]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000111100011110000)
    ) \lut_$abc$244720$li23_li23  (
        .in({
            1'b0,
            \lut_$abc$244720$li23_li23_input_0_3 ,
            \lut_$abc$244720$li23_li23_input_0_2 ,
            \lut_$abc$244720$li23_li23_input_0_1 ,
            \lut_$abc$244720$li23_li23_input_0_0 
         }),
        .out(\lut_$abc$244720$li23_li23_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[23]  (
        .C(\dffre_$iopadmap$cycles[23]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[23]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[23]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[23]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$abc$244720$li21_li21  (
        .in({
            1'b0,
            \lut_$abc$244720$li21_li21_input_0_3 ,
            1'b0,
            \lut_$abc$244720$li21_li21_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$244720$li21_li21_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[21]  (
        .C(\dffre_$iopadmap$cycles[21]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[21]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[21]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[21]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010010001100000011000000110000)
    ) \lut_$abc$244720$li29_li29  (
        .in({
            \lut_$abc$244720$li29_li29_input_0_4 ,
            \lut_$abc$244720$li29_li29_input_0_3 ,
            \lut_$abc$244720$li29_li29_input_0_2 ,
            1'b0,
            \lut_$abc$244720$li29_li29_input_0_0 
         }),
        .out(\lut_$abc$244720$li29_li29_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[29]  (
        .C(\dffre_$iopadmap$cycles[29]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[29]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[29]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[29]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101100110011001100110011001100)
    ) \lut_$abc$244720$li30_li30  (
        .in({
            \lut_$abc$244720$li30_li30_input_0_4 ,
            \lut_$abc$244720$li30_li30_input_0_3 ,
            \lut_$abc$244720$li30_li30_input_0_2 ,
            \lut_$abc$244720$li30_li30_input_0_1 ,
            \lut_$abc$244720$li30_li30_input_0_0 
         }),
        .out(\lut_$abc$244720$li30_li30_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[30]  (
        .C(\dffre_$iopadmap$cycles[30]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[30]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[30]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[30]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$247253$new_new_n72__  (
        .in({
            \lut_$abc$247253$new_new_n72___input_0_4 ,
            \lut_$abc$247253$new_new_n72___input_0_3 ,
            \lut_$abc$247253$new_new_n72___input_0_2 ,
            \lut_$abc$247253$new_new_n72___input_0_1 ,
            \lut_$abc$247253$new_new_n72___input_0_0 
         }),
        .out(\lut_$abc$247253$new_new_n72___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000000000000000000000)
    ) \lut_$abc$247253$new_new_n73__  (
        .in({
            \lut_$abc$247253$new_new_n73___input_0_4 ,
            \lut_$abc$247253$new_new_n73___input_0_3 ,
            \lut_$abc$247253$new_new_n73___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$247253$new_new_n73___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010101010000000101010100000000)
    ) \lut_$abc$244720$li27_li27  (
        .in({
            \lut_$abc$244720$li27_li27_input_0_4 ,
            \lut_$abc$244720$li27_li27_input_0_3 ,
            \lut_$abc$244720$li27_li27_input_0_2 ,
            \lut_$abc$244720$li27_li27_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$244720$li27_li27_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[27]  (
        .C(\dffre_$iopadmap$cycles[27]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[27]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[27]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[27]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[27]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111100011110000111100001111000011110000111100001111000011110000)
    ) \lut_$abc$244720$li31_li31  (
        .in({
            \lut_$abc$244720$li31_li31_input_0_5 ,
            \lut_$abc$244720$li31_li31_input_0_4 ,
            \lut_$abc$244720$li31_li31_input_0_3 ,
            \lut_$abc$244720$li31_li31_input_0_2 ,
            \lut_$abc$244720$li31_li31_input_0_1 ,
            \lut_$abc$244720$li31_li31_input_0_0 
         }),
        .out(\lut_$abc$244720$li31_li31_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[31]  (
        .C(\dffre_$iopadmap$cycles[31]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[31]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[31]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[31]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001010)
    ) \lut_$abc$244720$li28_li28  (
        .in({
            1'b0,
            \lut_$abc$244720$li28_li28_input_0_3 ,
            1'b0,
            \lut_$abc$244720$li28_li28_input_0_1 ,
            \lut_$abc$244720$li28_li28_input_0_0 
         }),
        .out(\lut_$abc$244720$li28_li28_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[28]  (
        .C(\dffre_$iopadmap$cycles[28]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[28]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[28]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[28]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101010000000001000000)
    ) \lut_$abc$244720$li26_li26  (
        .in({
            \lut_$abc$244720$li26_li26_input_0_4 ,
            1'b0,
            \lut_$abc$244720$li26_li26_input_0_2 ,
            \lut_$abc$244720$li26_li26_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$244720$li26_li26_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[26]  (
        .C(\dffre_$iopadmap$cycles[26]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[26]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[26]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[26]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111100000001111111100000000)
    ) \lut_$abc$244720$li24_li24  (
        .in({
            \lut_$abc$244720$li24_li24_input_0_4 ,
            \lut_$abc$244720$li24_li24_input_0_3 ,
            \lut_$abc$244720$li24_li24_input_0_2 ,
            \lut_$abc$244720$li24_li24_input_0_1 ,
            \lut_$abc$244720$li24_li24_input_0_0 
         }),
        .out(\lut_$abc$244720$li24_li24_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[24]  (
        .C(\dffre_$iopadmap$cycles[24]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[24]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[24]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[24]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101010000000001000000)
    ) \lut_$abc$244720$li22_li22  (
        .in({
            \lut_$abc$244720$li22_li22_input_0_4 ,
            1'b0,
            \lut_$abc$244720$li22_li22_input_0_2 ,
            \lut_$abc$244720$li22_li22_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$244720$li22_li22_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[22]  (
        .C(\dffre_$iopadmap$cycles[22]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[22]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[22]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[22]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111111111111000000000000000)
    ) \lut_$abc$244720$li19_li19  (
        .in({
            \lut_$abc$244720$li19_li19_input_0_4 ,
            \lut_$abc$244720$li19_li19_input_0_3 ,
            \lut_$abc$244720$li19_li19_input_0_2 ,
            \lut_$abc$244720$li19_li19_input_0_1 ,
            \lut_$abc$244720$li19_li19_input_0_0 
         }),
        .out(\lut_$abc$244720$li19_li19_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[19]  (
        .C(\dffre_$iopadmap$cycles[19]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[19]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[19]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[19]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000110101010101010)
    ) \lut_$abc$244720$li18_li18  (
        .in({
            1'b0,
            \lut_$abc$244720$li18_li18_input_0_3 ,
            \lut_$abc$244720$li18_li18_input_0_2 ,
            \lut_$abc$244720$li18_li18_input_0_1 ,
            \lut_$abc$244720$li18_li18_input_0_0 
         }),
        .out(\lut_$abc$244720$li18_li18_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[18]  (
        .C(\dffre_$iopadmap$cycles[18]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[18]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[18]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[18]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[18]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[12]  (
        .C(\dffre_$iopadmap$cycles[12]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[12]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[12]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[12]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001001000100010)
    ) \lut_$abc$244720$li12_li12  (
        .in({
            1'b0,
            \lut_$abc$244720$li12_li12_input_0_3 ,
            \lut_$abc$244720$li12_li12_input_0_2 ,
            1'b0,
            \lut_$abc$244720$li12_li12_input_0_0 
         }),
        .out(\lut_$abc$244720$li12_li12_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101100110011001100110011001100)
    ) \lut_$abc$244720$li14_li14  (
        .in({
            \lut_$abc$244720$li14_li14_input_0_4 ,
            \lut_$abc$244720$li14_li14_input_0_3 ,
            \lut_$abc$244720$li14_li14_input_0_2 ,
            \lut_$abc$244720$li14_li14_input_0_1 ,
            \lut_$abc$244720$li14_li14_input_0_0 
         }),
        .out(\lut_$abc$244720$li14_li14_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[14]  (
        .C(\dffre_$iopadmap$cycles[14]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[14]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[14]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[14]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010010001100000011000000110000)
    ) \lut_$abc$244720$li13_li13  (
        .in({
            \lut_$abc$244720$li13_li13_input_0_4 ,
            \lut_$abc$244720$li13_li13_input_0_3 ,
            \lut_$abc$244720$li13_li13_input_0_2 ,
            1'b0,
            \lut_$abc$244720$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$244720$li13_li13_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[13]  (
        .C(\dffre_$iopadmap$cycles[13]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[13]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[13]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[13]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[13]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111100011110000111100001111000011110000111100001111000011110000)
    ) \lut_$abc$244720$li15_li15  (
        .in({
            \lut_$abc$244720$li15_li15_input_0_5 ,
            \lut_$abc$244720$li15_li15_input_0_4 ,
            \lut_$abc$244720$li15_li15_input_0_3 ,
            \lut_$abc$244720$li15_li15_input_0_2 ,
            \lut_$abc$244720$li15_li15_input_0_1 ,
            \lut_$abc$244720$li15_li15_input_0_0 
         }),
        .out(\lut_$abc$244720$li15_li15_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[15]  (
        .C(\dffre_$iopadmap$cycles[15]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[15]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[15]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[15]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[15]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111110000000111111110000000011111111000000001111111100000000)
    ) \lut_$abc$244720$li16_li16  (
        .in({
            \lut_$abc$244720$li16_li16_input_0_5 ,
            \lut_$abc$244720$li16_li16_input_0_4 ,
            \lut_$abc$244720$li16_li16_input_0_3 ,
            \lut_$abc$244720$li16_li16_input_0_2 ,
            \lut_$abc$244720$li16_li16_input_0_1 ,
            \lut_$abc$244720$li16_li16_input_0_0 
         }),
        .out(\lut_$abc$244720$li16_li16_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[16]  (
        .C(\dffre_$iopadmap$cycles[16]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[16]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[16]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[16]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[16]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111011111111111000010000000000011111111111111110000000000000000)
    ) \lut_$abc$244720$li17_li17  (
        .in({
            \lut_$abc$244720$li17_li17_input_0_5 ,
            \lut_$abc$244720$li17_li17_input_0_4 ,
            \lut_$abc$244720$li17_li17_input_0_3 ,
            \lut_$abc$244720$li17_li17_input_0_2 ,
            \lut_$abc$244720$li17_li17_input_0_1 ,
            \lut_$abc$244720$li17_li17_input_0_0 
         }),
        .out(\lut_$abc$244720$li17_li17_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[17]  (
        .C(\dffre_$iopadmap$cycles[17]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[17]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[17]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[17]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[17]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$247253$new_new_n70__  (
        .in({
            \lut_$abc$247253$new_new_n70___input_0_5 ,
            \lut_$abc$247253$new_new_n70___input_0_4 ,
            \lut_$abc$247253$new_new_n70___input_0_3 ,
            \lut_$abc$247253$new_new_n70___input_0_2 ,
            \lut_$abc$247253$new_new_n70___input_0_1 ,
            \lut_$abc$247253$new_new_n70___input_0_0 
         }),
        .out(\lut_$abc$247253$new_new_n70___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$247253$new_new_n71__  (
        .in({
            \lut_$abc$247253$new_new_n71___input_0_5 ,
            \lut_$abc$247253$new_new_n71___input_0_4 ,
            \lut_$abc$247253$new_new_n71___input_0_3 ,
            \lut_$abc$247253$new_new_n71___input_0_2 ,
            \lut_$abc$247253$new_new_n71___input_0_1 ,
            \lut_$abc$247253$new_new_n71___input_0_0 
         }),
        .out(\lut_$abc$247253$new_new_n71___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000010100000101000001010)
    ) \lut_$abc$244720$li03_li03  (
        .in({
            \lut_$abc$244720$li03_li03_input_0_4 ,
            \lut_$abc$244720$li03_li03_input_0_3 ,
            1'b0,
            \lut_$abc$244720$li03_li03_input_0_1 ,
            \lut_$abc$244720$li03_li03_input_0_0 
         }),
        .out(\lut_$abc$244720$li03_li03_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[3]  (
        .C(\dffre_$iopadmap$cycles[3]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[3]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[3]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[3]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111000111100001111000011110000)
    ) \lut_$abc$244720$li04_li04  (
        .in({
            \lut_$abc$244720$li04_li04_input_0_4 ,
            \lut_$abc$244720$li04_li04_input_0_3 ,
            \lut_$abc$244720$li04_li04_input_0_2 ,
            \lut_$abc$244720$li04_li04_input_0_1 ,
            \lut_$abc$244720$li04_li04_input_0_0 
         }),
        .out(\lut_$abc$244720$li04_li04_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[4]  (
        .C(\dffre_$iopadmap$cycles[4]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[4]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[4]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[4]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$247253$new_new_n68__  (
        .in({
            \lut_$abc$247253$new_new_n68___input_0_5 ,
            \lut_$abc$247253$new_new_n68___input_0_4 ,
            \lut_$abc$247253$new_new_n68___input_0_3 ,
            \lut_$abc$247253$new_new_n68___input_0_2 ,
            \lut_$abc$247253$new_new_n68___input_0_1 ,
            \lut_$abc$247253$new_new_n68___input_0_0 
         }),
        .out(\lut_$abc$247253$new_new_n68___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010011001100110010000000000000)
    ) \lut_$abc$244720$li08_li08  (
        .in({
            \lut_$abc$244720$li08_li08_input_0_4 ,
            \lut_$abc$244720$li08_li08_input_0_3 ,
            \lut_$abc$244720$li08_li08_input_0_2 ,
            1'b0,
            \lut_$abc$244720$li08_li08_input_0_0 
         }),
        .out(\lut_$abc$244720$li08_li08_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[8]  (
        .C(\dffre_$iopadmap$cycles[8]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[8]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[8]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[8]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101100110011001100110011001100)
    ) \lut_$abc$244720$li09_li09  (
        .in({
            \lut_$abc$244720$li09_li09_input_0_4 ,
            \lut_$abc$244720$li09_li09_input_0_3 ,
            \lut_$abc$244720$li09_li09_input_0_2 ,
            \lut_$abc$244720$li09_li09_input_0_1 ,
            \lut_$abc$244720$li09_li09_input_0_0 
         }),
        .out(\lut_$abc$244720$li09_li09_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[9]  (
        .C(\dffre_$iopadmap$cycles[9]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[9]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[9]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[9]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000100)
    ) \lut_$abc$244720$li07_li07  (
        .in({
            \lut_$abc$244720$li07_li07_input_0_4 ,
            1'b0,
            \lut_$abc$244720$li07_li07_input_0_2 ,
            \lut_$abc$244720$li07_li07_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$244720$li07_li07_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[7]  (
        .C(\dffre_$iopadmap$cycles[7]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[7]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[7]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[7]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$abc$244720$li06_li06  (
        .in({
            \lut_$abc$244720$li06_li06_input_0_4 ,
            1'b0,
            \lut_$abc$244720$li06_li06_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$244720$li06_li06_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[6]  (
        .C(\dffre_$iopadmap$cycles[6]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[6]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[6]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[6]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$247253$new_new_n69__  (
        .in({
            \lut_$abc$247253$new_new_n69___input_0_5 ,
            \lut_$abc$247253$new_new_n69___input_0_4 ,
            \lut_$abc$247253$new_new_n69___input_0_3 ,
            \lut_$abc$247253$new_new_n69___input_0_2 ,
            \lut_$abc$247253$new_new_n69___input_0_1 ,
            \lut_$abc$247253$new_new_n69___input_0_0 
         }),
        .out(\lut_$abc$247253$new_new_n69___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111100000000000000011111111111111110000000000000000)
    ) \lut_$abc$244720$li20_li20  (
        .in({
            \lut_$abc$244720$li20_li20_input_0_5 ,
            \lut_$abc$244720$li20_li20_input_0_4 ,
            \lut_$abc$244720$li20_li20_input_0_3 ,
            \lut_$abc$244720$li20_li20_input_0_2 ,
            \lut_$abc$244720$li20_li20_input_0_1 ,
            \lut_$abc$244720$li20_li20_input_0_0 
         }),
        .out(\lut_$abc$244720$li20_li20_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[20]  (
        .C(\dffre_$iopadmap$cycles[20]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[20]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[20]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[20]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[20]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[10]  (
        .C(\dffre_$iopadmap$cycles[10]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[10]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[10]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[10]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000010000000000110000)
    ) \lut_$abc$244720$li11_li11  (
        .in({
            \lut_$abc$244720$li11_li11_input_0_4 ,
            1'b0,
            \lut_$abc$244720$li11_li11_input_0_2 ,
            1'b0,
            \lut_$abc$244720$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$244720$li11_li11_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[11]  (
        .C(\dffre_$iopadmap$cycles[11]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[11]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[11]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[11]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[11]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111100000000000000011111111111111110000000000000000)
    ) \lut_$abc$244720$li10_li10  (
        .in({
            \lut_$abc$244720$li10_li10_input_0_5 ,
            \lut_$abc$244720$li10_li10_input_0_4 ,
            \lut_$abc$244720$li10_li10_input_0_3 ,
            \lut_$abc$244720$li10_li10_input_0_2 ,
            \lut_$abc$244720$li10_li10_input_0_1 ,
            \lut_$abc$244720$li10_li10_input_0_0 
         }),
        .out(\lut_$abc$244720$li10_li10_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247409  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247409_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247409_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247410  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247410_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247410_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247413  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247413_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247413_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$abc$244720$li01_li01  (
        .in({
            1'b0,
            \lut_$abc$244720$li01_li01_input_0_3 ,
            1'b0,
            \lut_$abc$244720$li01_li01_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$244720$li01_li01_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[1]  (
        .C(\dffre_$iopadmap$cycles[1]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[1]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[1]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[1]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001010000010000000000)
    ) \lut_$abc$244720$li02_li02  (
        .in({
            \lut_$abc$244720$li02_li02_input_0_4 ,
            \lut_$abc$244720$li02_li02_input_0_3 ,
            1'b0,
            \lut_$abc$244720$li02_li02_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$244720$li02_li02_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[2]  (
        .C(\dffre_$iopadmap$cycles[2]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[2]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[2]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[2]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y  (
        .in({
            \lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247392  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247392_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247392_output_0_0 )
    );

    DFFRE #(
    ) \dffre_working  (
        .C(\dffre_working_clock_0_0 ),
        .D(\dffre_working_input_0_0 ),
        .E(\dffre_working_input_2_0 ),
        .R(\dffre_working_input_1_0 ),
        .Q(\dffre_working_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$244720$li00_li00  (
        .in({
            1'b0,
            \lut_$abc$244720$li00_li00_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$244720$li00_li00_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[0]  (
        .C(\dffre_$iopadmap$cycles[0]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[0]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[0]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[0]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111100000000000000011111111111111110000000000000000)
    ) \lut_$abc$244720$li05_li05  (
        .in({
            \lut_$abc$244720$li05_li05_input_0_5 ,
            \lut_$abc$244720$li05_li05_input_0_4 ,
            \lut_$abc$244720$li05_li05_input_0_3 ,
            \lut_$abc$244720$li05_li05_input_0_2 ,
            \lut_$abc$244720$li05_li05_input_0_1 ,
            \lut_$abc$244720$li05_li05_input_0_0 
         }),
        .out(\lut_$abc$244720$li05_li05_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cycles[5]  (
        .C(\dffre_$iopadmap$cycles[5]_clock_0_0 ),
        .D(\dffre_$iopadmap$cycles[5]_input_0_0 ),
        .E(\dffre_$iopadmap$cycles[5]_input_2_0 ),
        .R(\dffre_$iopadmap$cycles[5]_input_1_0 ),
        .Q(\dffre_$iopadmap$cycles[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247407  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247407_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247407_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$247253$new_new_n89__  (
        .in({
            \lut_$abc$247253$new_new_n89___input_0_4 ,
            1'b0,
            \lut_$abc$247253$new_new_n89___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$247253$new_new_n89___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247412  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247412_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247412_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247399  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$247399_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247399_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247398  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$247398_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247398_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247394  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247394_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247394_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247395  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247395_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247395_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247408  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247408_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247408_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247406  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247406_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247406_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247401  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247401_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247401_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247400  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247400_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247400_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247397  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$247397_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247397_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247396  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$247396_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247396_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247393  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$247393_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247393_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247411  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$247411_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247411_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247403  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247403_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247403_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247402  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247402_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247402_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247405  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247405_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247405_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$247404  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$247404_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$247404_output_0_0 )
    );


endmodule
