	; Module start
	.compiler_version	"TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler v1.1r8 Build 22011964"
	.compiler_invocation	"ctc -f cc34548a --dep-file=Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc38x -D__CPU_TC38X__ --core=tc1.6.2 --fp-model=+float -D__CPU__=tc38x -IH:\\\\Plan_G -IH:\\\\Plan_G\\\\Configurations -IH:\\\\Plan_G\\\\Libraries -IH:\\\\Plan_G\\\\Libraries\\\\Infra -IH:\\\\Plan_G\\\\Libraries\\\\Infra\\\\Platform -IH:\\\\Plan_G\\\\Libraries\\\\Infra\\\\Platform\\\\Tricore -IH:\\\\Plan_G\\\\Libraries\\\\Infra\\\\Platform\\\\Tricore\\\\Compilers -IH:\\\\Plan_G\\\\Libraries\\\\Infra\\\\Sfr -IH:\\\\Plan_G\\\\Libraries\\\\Infra\\\\Sfr\\\\TC38A -IH:\\\\Plan_G\\\\Libraries\\\\Infra\\\\Sfr\\\\TC38A\\\\_Reg -IH:\\\\Plan_G\\\\Libraries\\\\Infra\\\\Ssw -IH:\\\\Plan_G\\\\Libraries\\\\Infra\\\\Ssw\\\\TC38A -IH:\\\\Plan_G\\\\Libraries\\\\Infra\\\\Ssw\\\\TC38A\\\\Tricore -IH:\\\\Plan_G\\\\Libraries\\\\Service -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\If -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\If\\\\Ccu6If -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\StdIf -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Bsp -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Comm -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\General -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Math -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Time -IH:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\\\_Utilities -IH:\\\\Plan_G\\\\Libraries\\\\iLLD -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Asclin -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Asclin\\\\Asc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Asclin\\\\Lin -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Asclin\\\\Spi -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Asclin\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Can -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Can\\\\Can -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Can\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Ccu6 -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Ccu6\\\\Icu -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Ccu6\\\\PwmBc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Ccu6\\\\PwmHl -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Ccu6\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Ccu6\\\\TPwm -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Ccu6\\\\Timer -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Ccu6\\\\TimerWithTrigger -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Convctrl -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Convctrl\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Cpu -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Cpu\\\\Irq -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Cpu\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Cpu\\\\Trap -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Dma -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Dma\\\\Dma -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Dma\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Dts -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Dts\\\\Dts -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Dts\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Edsadc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Edsadc\\\\Edsadc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Edsadc\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Eray -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Eray\\\\Eray -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Eray\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Evadc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Evadc\\\\Adc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Evadc\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Fce -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Fce\\\\Crc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Fce\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Flash -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Flash\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Geth -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Geth\\\\Eth -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Geth\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gpt12 -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gpt12\\\\IncrEnc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gpt12\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Atom -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Atom\\\\Dtm_PwmHl -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Atom\\\\Pwm -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Atom\\\\PwmHl -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Atom\\\\Timer -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Pwm -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Tim -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Tim\\\\In -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Tim\\\\Timer -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Tom -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Tom\\\\Dtm_PwmHl -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Tom\\\\Pwm -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Tom\\\\PwmHl -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Tom\\\\Timer -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Gtm\\\\Trig -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Hssl -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Hssl\\\\Hssl -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Hssl\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\I2c -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\I2c\\\\I2c -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\I2c\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Iom -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Iom\\\\Driver -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Iom\\\\Iom -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Iom\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Msc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Msc\\\\Msc -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Msc\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Mtu -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Mtu\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Pms -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Pms\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Port -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Port\\\\Io -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Port\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Psi5 -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Psi5\\\\Psi5 -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Psi5\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Psi5s -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Psi5s\\\\Psi5s -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Psi5s\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Qspi -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Qspi\\\\SpiMaster -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Qspi\\\\SpiSlave -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Qspi\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Scu -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Scu\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Sent -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Sent\\\\Sent -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Sent\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Smu -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Smu\\\\Smu -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Smu\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Src -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Src\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Stm -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Stm\\\\Std -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\Stm\\\\Timer -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\_Impl -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\_Lib -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\_Lib\\\\DataHandling -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\_Lib\\\\InternalMux -IH:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\\\_PinMap -g2 -w544 -w557 -t4 --language=+volatile -N0 -O0 -Y0 -Z0 --compact-max-size=200 --misrac-version=2004 -o Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.src ../Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.c"
	.compiler_name		"ctc"
	;source	'../Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.c'

	
$TC162
	
	.sdecl	'.text.Ifx_LutSincosF32.Ifx_LutSincosF32_init',code,cluster('Ifx_LutSincosF32_init')
	.sect	'.text.Ifx_LutSincosF32.Ifx_LutSincosF32_init'
	.align	2
	
	.global	Ifx_LutSincosF32_init
; Function Ifx_LutSincosF32_init
.L10:
Ifx_LutSincosF32_init:	.type	func
	ret
.L27:
	
__Ifx_LutSincosF32_init_function_end:
	.size	Ifx_LutSincosF32_init,__Ifx_LutSincosF32_init_function_end-Ifx_LutSincosF32_init
.L21:
	; End of function
	
	.sdecl	'.text.Ifx_LutSincosF32.Ifx_LutSincosF32_sin',code,cluster('Ifx_LutSincosF32_sin')
	.sect	'.text.Ifx_LutSincosF32.Ifx_LutSincosF32_sin'
	.align	2
	
	.global	Ifx_LutSincosF32_sin
; Function Ifx_LutSincosF32_sin
.L12:
Ifx_LutSincosF32_sin:	.type	func
	insert	d15,d4,#0,#12,#20
.L33:
	mov	d0,#1024
.L55:
	jge	d15,d0,.L2
.L56:
	mul	d15,d15,#4
.L34:
	movh.a	a15,#@his(Ifx_g_LutSincosF32_table)
	lea	a15,[a15]@los(Ifx_g_LutSincosF32_table)
.L57:
	addsc.a	a15,a15,d15,#0
	ld.w	d2,[a15]
.L35:
	j	.L3
.L2:
	mov	d0,#2048
.L58:
	jge	d15,d0,.L4
.L59:
	mov	d0,#2048
.L37:
	sub	d0,d15
.L36:
	mul	d15,d0,#4
.L60:
	movh.a	a15,#@his(Ifx_g_LutSincosF32_table)
	lea	a15,[a15]@los(Ifx_g_LutSincosF32_table)
.L61:
	addsc.a	a15,a15,d15,#0
	ld.w	d2,[a15]
.L38:
	j	.L5
.L4:
	mov	d0,#3072
.L62:
	jge	d15,d0,.L6
.L63:
	addi	d15,d15,#-2048
.L64:
	mul	d15,d15,#4
.L39:
	movh.a	a15,#@his(Ifx_g_LutSincosF32_table)
	lea	a15,[a15]@los(Ifx_g_LutSincosF32_table)
.L65:
	addsc.a	a15,a15,d15,#0
	ld.w	d15,[a15]
.L66:
	insn.t	d2,d15:31,d15:31
.L40:
	j	.L7
.L6:
	mov	d0,#4096
.L42:
	sub	d0,d15
.L41:
	mul	d15,d0,#4
.L67:
	movh.a	a15,#@his(Ifx_g_LutSincosF32_table)
	lea	a15,[a15]@los(Ifx_g_LutSincosF32_table)
.L68:
	addsc.a	a15,a15,d15,#0
	ld.w	d15,[a15]
.L69:
	insn.t	d2,d15:31,d15:31
.L7:
.L5:
.L3:
	j	.L8
.L8:
	ret
.L29:
	
__Ifx_LutSincosF32_sin_function_end:
	.size	Ifx_LutSincosF32_sin,__Ifx_LutSincosF32_sin_function_end-Ifx_LutSincosF32_sin
.L26:
	; End of function
	
	.calls	'Ifx_LutSincosF32_init','',0
	.extern	Ifx_g_LutSincosF32_table
	.calls	'Ifx_LutSincosF32_sin','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L14:
	.word	1172
	.half	3
	.word	.L15
	.byte	4
.L13:
	.byte	1
	.byte	'../Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'H:\\Plan_G\\TriCore Debug (TASKING)\\',0,12,1
	.word	.L16
	.byte	2,1,1,3
	.word	192
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	195
	.byte	6,0,7
	.byte	'__fract',0,4,128,1
.L28:
	.byte	7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	240
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	252
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	332
	.byte	8
	.byte	'__ld64',0,3,2,135,1,19
	.word	306
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	338
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	338
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	306
	.byte	6,0,10,4,58,9,8,11
	.byte	'real',0
	.word	252
	.byte	4,2,35,0,11
	.byte	'imag',0
	.word	252
	.byte	4,2,35,4,0,12
	.word	424
	.byte	3
	.word	458
	.byte	8
	.byte	'IFX_Cf32_dot',0,3,3,82,20
	.word	252
	.byte	1,1,5
	.byte	'b',0,3,82,49
	.word	463
	.byte	6,0,8
	.byte	'IFX_Cf32_mag',0,3,3,88,20
	.word	252
	.byte	1,1,5
	.byte	'c',0,3,88,49
	.word	463
	.byte	13,6,0,0,3
	.word	424
	.byte	4
	.byte	'IFX_Cf32_set',0,3,3,122,17,1,1,5
	.byte	'a',0,3,122,40
	.word	542
	.byte	5
	.byte	're',0,3,122,51
	.word	252
	.byte	5
	.byte	'im',0,3,122,63
	.word	252
	.byte	6,0,14
	.word	200
	.byte	15
	.word	226
	.byte	6,0,14
	.word	261
	.byte	15
	.word	293
	.byte	6,0,14
	.word	343
	.byte	15
	.word	362
	.byte	6,0,14
	.word	378
	.byte	15
	.word	393
	.byte	15
	.word	407
	.byte	6,0,14
	.word	468
	.byte	15
	.word	492
	.byte	6,0,14
	.word	504
	.byte	15
	.word	528
	.byte	13,16
	.word	468
	.byte	15
	.word	492
	.byte	17
	.word	502
	.byte	0,6,0,0,14
	.word	547
	.byte	15
	.word	567
	.byte	15
	.word	577
	.byte	15
	.word	588
	.byte	6,0
.L30:
	.byte	7
	.byte	'long int',0,4,5,7
	.byte	'short int',0,2,5,18
	.byte	'__wchar_t',0,5,1,1
	.word	730
	.byte	7
	.byte	'unsigned int',0,4,7,18
	.byte	'__size_t',0,5,1,1
	.word	761
	.byte	7
	.byte	'int',0,4,5,18
	.byte	'__ptrdiff_t',0,5,1,1
	.word	794
	.byte	19,1,3
	.word	821
	.byte	18
	.byte	'__codeptr',0,5,1,1
	.word	823
	.byte	7
	.byte	'unsigned char',0,1,8,18
	.byte	'uint8',0,6,108,29
	.word	846
	.byte	7
	.byte	'unsigned short int',0,2,7,18
	.byte	'uint16',0,6,112,29
	.word	877
	.byte	7
	.byte	'unsigned long int',0,4,7,18
	.byte	'uint32',0,6,116,29
	.word	914
	.byte	18
	.byte	'uint64',0,6,121,29
	.word	306
	.byte	18
	.byte	'sint16',0,6,129,1,29
	.word	730
	.byte	18
	.byte	'sint32',0,6,134,1,29
	.word	718
	.byte	7
	.byte	'long long int',0,8,5,18
	.byte	'sint64',0,6,141,1,29
	.word	997
	.byte	18
	.byte	'float32',0,6,170,1,29
	.word	252
	.byte	18
	.byte	'pvoid',0,4,54,28
	.word	338
	.byte	18
	.byte	'cfloat32',0,4,62,3
	.word	424
	.byte	18
	.byte	'Ifx_TickTime',0,4,76,28
	.word	997
	.byte	18
	.byte	'Ifx_Lut_FxpAngle',0,7,81,16
	.word	718
	.byte	20,132,32
	.word	252
	.byte	21,128,8,0,12
	.word	1124
	.byte	22
	.byte	'Ifx_g_LutSincosF32_table',0,8,59,34
	.word	1135
	.byte	1,1,0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L15:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,58,15,59,15,57
	.byte	15,11,15,0,0,11,13,0,3,8,73,19,11,15,56,9,0,0,12,38,0,73,19,0,0,13,11,1,0,0,14,46,1,49,19,0,0,15,5,0,49
	.byte	19,0,0,16,29,1,49,19,0,0,17,11,0,49,19,0,0,18,22,0,3,8,58,15,59,15,57,15,73,19,0,0,19,21,0,54,15,0,0,20
	.byte	1,1,11,15,73,19,0,0,21,33,0,47,15,0,0,22,52,0,3,8,58,15,59,15,57,15,73,19,63,12,60,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L16:
	.word	.L44-.L43
.L43:
	.half	3
	.word	.L46-.L45
.L45:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'H:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\Cpu\\Std\\IfxCpu_IntrinsicsTasking.h',0,0,0,0
	.byte	'H:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\Cpu\\Std\\IfxCpu_Intrinsics.h',0,0,0,0
	.byte	'H:\\\\Plan_G\\\\Libraries\\\\Service\\\\CpuGeneric\\SysSe\\Math\\Ifx_Cf32.h',0,0,0,0
	.byte	'H:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\Cpu\\Std\\Ifx_Types.h',0,0,0,0
	.byte	'../Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.c',0,0,0,0
	.byte	'H:\\\\Plan_G\\\\Libraries\\\\iLLD\\\\TC38A\\\\Tricore\\Cpu\\Std\\Platform_Types.h',0,0,0,0
	.byte	'..\\Libraries\\Service\\CpuGeneric\\SysSe\\Math\\Ifx_Lut.h',0,0,0,0
	.byte	'..\\Libraries\\Service\\CpuGeneric\\SysSe\\Math\\Ifx_LutSincosF32.h',0,0,0,0,0
.L46:
.L44:
	.sdecl	'.debug_info',debug,cluster('Ifx_LutSincosF32_init')
	.sect	'.debug_info'
.L17:
	.word	249
	.half	3
	.word	.L18
	.byte	4,1
	.byte	'../Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'H:\\Plan_G\\TriCore Debug (TASKING)\\',0,12,1
	.word	.L20,.L19
	.byte	2
	.word	.L13
	.byte	3
	.byte	'Ifx_LutSincosF32_init',0,1,46,6,1,1,1
	.word	.L10,.L27,.L9
	.byte	4
	.word	.L10,.L27
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Ifx_LutSincosF32_init')
	.sect	'.debug_abbrev'
.L18:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Ifx_LutSincosF32_init')
	.sect	'.debug_line'
.L19:
	.word	.L48-.L47
.L47:
	.half	3
	.word	.L50-.L49
.L49:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.c',0,0,0,0,0
.L50:
	.byte	5,1,7,0,5,2
	.word	.L10
	.byte	3,57,1,7,9
	.half	.L21-.L10
	.byte	0,1,1
.L48:
	.sdecl	'.debug_ranges',debug,cluster('Ifx_LutSincosF32_init')
	.sect	'.debug_ranges'
.L20:
	.word	-1,.L10,0,.L21-.L10,0,0
	.sdecl	'.debug_info',debug,cluster('Ifx_LutSincosF32_sin')
	.sect	'.debug_info'
.L22:
	.word	293
	.half	3
	.word	.L23
	.byte	4,1
	.byte	'../Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'H:\\Plan_G\\TriCore Debug (TASKING)\\',0,12,1
	.word	.L25,.L24
	.byte	2
	.word	.L13
	.byte	3
	.byte	'Ifx_LutSincosF32_sin',0,1,61,9
	.word	.L28
	.byte	1,1,1
	.word	.L12,.L29,.L11
	.byte	4
	.byte	'fxpAngle',0,1,61,47
	.word	.L30,.L31
	.byte	5
	.word	.L12,.L29
	.byte	6
	.byte	'result',0,1,63,13
	.word	.L28,.L32
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Ifx_LutSincosF32_sin')
	.sect	'.debug_abbrev'
.L23:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Ifx_LutSincosF32_sin')
	.sect	'.debug_line'
.L24:
	.word	.L52-.L51
.L51:
	.half	3
	.word	.L54-.L53
.L53:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/Service/CpuGeneric/SysSe/Math/Ifx_LutSincosF32.c',0,0,0,0,0
.L54:
	.byte	5,25,7,0,5,2
	.word	.L12
	.byte	3,63,1,5,38,9
	.half	.L33-.L12
	.byte	3,2,1,5,5,9
	.half	.L55-.L33
	.byte	1,5,42,7,9
	.half	.L56-.L55
	.byte	3,2,1,5,18,9
	.half	.L34-.L56
	.byte	1,5,42,9
	.half	.L57-.L34
	.byte	1,5,52,9
	.half	.L35-.L57
	.byte	1,5,25,9
	.half	.L2-.L35
	.byte	3,2,1,5,10,9
	.half	.L58-.L2
	.byte	1,5,20,7,9
	.half	.L59-.L58
	.byte	3,2,1,5,37,9
	.half	.L37-.L59
	.byte	1,5,44,9
	.half	.L36-.L37
	.byte	3,1,1,5,20,9
	.half	.L60-.L36
	.byte	1,5,44,9
	.half	.L61-.L60
	.byte	1,5,47,9
	.half	.L38-.L61
	.byte	3,127,1,9
	.half	.L4-.L38
	.byte	3,3,1,5,10,9
	.half	.L62-.L4
	.byte	1,5,29,7,9
	.half	.L63-.L62
	.byte	3,2,1,5,45,9
	.half	.L64-.L63
	.byte	3,1,1,5,21,9
	.half	.L39-.L64
	.byte	1,5,45,9
	.half	.L65-.L39
	.byte	1,5,20,9
	.half	.L66-.L65
	.byte	1,5,47,9
	.half	.L40-.L66
	.byte	3,127,1,5,20,9
	.half	.L6-.L40
	.byte	3,5,1,5,45,9
	.half	.L42-.L6
	.byte	1,9
	.half	.L41-.L42
	.byte	3,1,1,5,21,9
	.half	.L67-.L41
	.byte	1,5,45,9
	.half	.L68-.L67
	.byte	1,5,20,9
	.half	.L69-.L68
	.byte	1,5,5,9
	.half	.L3-.L69
	.byte	3,3,1,5,1,9
	.half	.L8-.L3
	.byte	3,1,1,7,9
	.half	.L26-.L8
	.byte	0,1,1
.L52:
	.sdecl	'.debug_ranges',debug,cluster('Ifx_LutSincosF32_sin')
	.sect	'.debug_ranges'
.L25:
	.word	-1,.L12,0,.L26-.L12,0,0
	.sdecl	'.debug_loc',debug,cluster('Ifx_LutSincosF32_init')
	.sect	'.debug_loc'
.L9:
	.word	-1,.L10,0,.L27-.L10
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Ifx_LutSincosF32_sin')
	.sect	'.debug_loc'
.L11:
	.word	-1,.L12,0,.L29-.L12
	.half	2
	.byte	138,0
	.word	0,0
.L31:
	.word	-1,.L12,0,.L33-.L12
	.half	1
	.byte	84
	.word	.L33-.L12,.L34-.L12
	.half	1
	.byte	95
	.word	.L2-.L12,.L36-.L12
	.half	1
	.byte	95
	.word	.L37-.L12,.L4-.L12
	.half	5
	.byte	144,32,157,32,0
	.word	.L4-.L12,.L39-.L12
	.half	1
	.byte	95
	.word	.L6-.L12,.L41-.L12
	.half	1
	.byte	95
	.word	.L42-.L12,.L3-.L12
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L32:
	.word	-1,.L12,.L35-.L12,.L2-.L12
	.half	1
	.byte	82
	.word	.L38-.L12,.L4-.L12
	.half	1
	.byte	82
	.word	.L40-.L12,.L6-.L12
	.half	1
	.byte	82
	.word	.L3-.L12,.L29-.L12
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L70:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,26,8,27,8,30,8,29,8,28,8,16,8,17,8,24,8,25,8,31,8,32,8,33,8,34,8,35,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('Ifx_LutSincosF32_init')
	.sect	'.debug_frame'
	.word	24
	.word	.L70,.L10,.L27-.L10
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Ifx_LutSincosF32_sin')
	.sect	'.debug_frame'
	.word	24
	.word	.L70,.L12,.L29-.L12
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	; Module end
