

================================================================
== Vitis HLS Report for 'save_variables_locally_10u_128u_Pipeline_save_weights_L'
================================================================
* Date:           Thu Oct 20 03:40:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1353|     1353|  13.530 us|  13.530 us|  1353|  1353|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- save_weights_L  |     1351|     1351|        73|          1|          1|  1280|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 1, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.79>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%shiftreg3 = alloca i32 1"   --->   Operation 76 'alloca' 'shiftreg3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 77 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input = alloca i32 1"   --->   Operation 78 'alloca' 'input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 79 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_0, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_softmax_weights_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %gmem_softmax_weights_cast"   --->   Operation 81 'read' 'gmem_softmax_weights_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_softmax_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gmem_softmax_weights"   --->   Operation 82 'read' 'gmem_softmax_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %input"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %shiftreg3"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 88 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.94ns)   --->   "%icmp_ln9 = icmp_eq  i11 %indvar_flatten_load, i11 1280" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 90 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln9 = add i11 %indvar_flatten_load, i11 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 91 'add' 'add_ln9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc, void %for.inc11.preheader.exitStub" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 92 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%loop_index_load = load i4 %loop_index"   --->   Operation 93 'load' 'loop_index_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%input_load = load i8 %input" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 94 'load' 'input_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.72ns)   --->   "%exitcond5215 = icmp_eq  i4 %loop_index_load, i4 10"   --->   Operation 95 'icmp' 'exitcond5215' <Predicate = (!icmp_ln9)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.39ns)   --->   "%select_ln9 = select i1 %exitcond5215, i4 0, i4 %loop_index_load" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 96 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.76ns)   --->   "%add_ln9_1 = add i8 %input_load, i8 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 97 'add' 'add_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.39ns)   --->   "%select_ln9_2 = select i1 %exitcond5215, i8 %add_ln9_1, i8 %input_load" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 98 'select' 'select_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i8 %select_ln9_2" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 99 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln10_mid2_v = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln9, i3 0" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 100 'bitconcatenate' 'zext_ln10_mid2_v' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i10 %zext_ln10_mid2_v" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 101 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%shl_ln9 = shl i8 %select_ln9_2, i8 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 102 'shl' 'shl_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%zext_ln9_2 = zext i8 %shl_ln9" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 103 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%loop_index_cast9 = zext i4 %select_ln9" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 104 'zext' 'loop_index_cast9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%empty_49 = trunc i4 %select_ln9" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 105 'trunc' 'empty_49' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.76ns) (out node of the LUT)   --->   "%tmp1 = add i9 %zext_ln9_2, i9 %loop_index_cast9" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 106 'add' 'tmp1' <Predicate = (!icmp_ln9)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i9 %tmp1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 107 'zext' 'tmp1_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.78ns)   --->   "%empty_50 = add i11 %tmp1_cast, i11 %zext_ln9_1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 108 'add' 'empty_50' <Predicate = (!icmp_ln9)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_50, i32 1, i32 10" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 109 'partselect' 'tmp_5' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp_5, i3 0" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 110 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast12 = zext i13 %tmp_6" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 111 'zext' 'p_cast12' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %empty_50, i32 1, i32 3" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 112 'partselect' 'tmp_7' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.08ns)   --->   "%empty_51 = add i64 %p_cast12, i64 %gmem_softmax_weights_read" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 113 'add' 'empty_51' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_51, i32 6, i32 63" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 114 'partselect' 'p_cast5' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.79ns)   --->   "%empty_47 = add i4 %select_ln9, i4 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 115 'add' 'empty_47' <Predicate = (!icmp_ln9)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln9 = store i11 %add_ln9, i11 %indvar_flatten" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 116 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln9 = store i8 %select_ln9_2, i8 %input" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 117 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln9 = store i4 %empty_47, i4 %loop_index" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 118 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast5_cast = sext i58 %p_cast5" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 119 'sext' 'p_cast5_cast' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %p_cast5_cast" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 120 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_2 : Operation 121 [70/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 121 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 122 [69/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 122 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 123 [68/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 123 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 124 [67/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 124 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 125 [66/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 125 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 126 [65/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 126 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 127 [64/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 127 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 128 [63/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 128 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 129 [62/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 129 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 130 [61/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 130 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 131 [60/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 131 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 132 [59/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 132 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 133 [58/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 133 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 134 [57/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 134 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 135 [56/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 135 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 136 [55/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 136 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 137 [54/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 137 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 138 [53/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 138 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 139 [52/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 139 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 140 [51/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 140 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 141 [50/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 141 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 142 [49/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 142 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 143 [48/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 143 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 144 [47/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 144 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 145 [46/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 145 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 146 [45/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 146 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 147 [44/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 148 [43/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 149 [42/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 149 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 150 [41/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 151 [40/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 151 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 152 [39/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 152 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 153 [38/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 153 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 154 [37/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 154 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 155 [36/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 155 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 156 [35/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 157 [34/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 157 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 158 [33/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 159 [32/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 159 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 160 [31/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 160 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 161 [30/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 161 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 162 [29/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 162 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 163 [28/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 163 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 164 [27/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 164 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 165 [26/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 165 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 166 [25/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 166 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 167 [24/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 167 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 168 [23/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 168 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 169 [22/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 169 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 170 [21/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 170 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 171 [20/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 171 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 172 [19/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 172 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 173 [18/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 173 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 174 [17/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 174 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 175 [16/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 175 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 176 [15/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 176 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 177 [14/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 177 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 178 [13/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 178 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 179 [12/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 179 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 180 [11/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 180 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 181 [10/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 181 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 182 [9/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 182 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 183 [8/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 183 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 184 [7/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 184 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 185 [6/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 185 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 186 [5/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 186 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 187 [4/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 187 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 188 [3/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 188 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 189 [2/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 189 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 190 [1/70] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 190 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 191 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 191 'read' 'gmem_addr_read' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 222 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 5.71>
ST_73 : Operation 192 [1/1] (0.00ns)   --->   "%shiftreg3_load = load i32 %shiftreg3" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 192 'load' 'shiftreg3_load' <Predicate = (!icmp_ln9 & !exitcond5215)> <Delay = 0.00>
ST_73 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @save_weights_L_str"   --->   Operation 193 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_73 : Operation 194 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 194 'speclooptripcount' 'empty_48' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_73 : Operation 195 [1/1] (0.44ns)   --->   "%select_ln9_1 = select i1 %exitcond5215, i32 0, i32 %shiftreg3_load" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 195 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i8 %select_ln9_2" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 196 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_73 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_73 : Operation 198 [1/1] (0.00ns)   --->   "%shiftreg3_cast = zext i32 %select_ln9_1" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 198 'zext' 'shiftreg3_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_73 : Operation 199 [1/1] (0.42ns)   --->   "%br_ln9 = br i1 %empty_49, void, void %load-store-loop.split._crit_edge" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 199 'br' 'br_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.42>
ST_73 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_7, i3 0" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 200 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_73 : Operation 201 [1/1] (0.78ns)   --->   "%empty_52 = add i6 %tmp_8, i6 %gmem_softmax_weights_cast_read" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 201 'add' 'empty_52' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_52, i3 0" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 202 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_73 : Operation 203 [1/1] (0.00ns)   --->   "%p_cast13 = zext i9 %tmp_9" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 203 'zext' 'p_cast13' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_73 : Operation 204 [1/1] (1.88ns)   --->   "%empty_53 = lshr i512 %gmem_addr_read, i512 %p_cast13" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 204 'lshr' 'empty_53' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 205 [1/1] (0.00ns)   --->   "%empty_54 = trunc i512 %empty_53" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 205 'trunc' 'empty_54' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.00>
ST_73 : Operation 206 [1/1] (0.42ns)   --->   "%br_ln0 = br void %load-store-loop.split._crit_edge"   --->   Operation 206 'br' 'br_ln0' <Predicate = (!icmp_ln9 & !empty_49)> <Delay = 0.42>
ST_73 : Operation 207 [1/1] (0.00ns)   --->   "%empty = phi i64 %empty_54, void, i64 %shiftreg3_cast, void %for.inc" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 207 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 208 [1/1] (0.00ns)   --->   "%empty_43 = trunc i64 %empty" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 208 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 209 [1/1] (0.00ns)   --->   "%p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty, i32 32, i32 63" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 209 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln9, i5 0" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 210 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 211 [1/1] (0.00ns)   --->   "%softmax_weights_addr = getelementptr i320 %softmax_weights, i64 0, i64 %zext_ln9" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 211 'getelementptr' 'softmax_weights_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 212 [1/1] (0.00ns)   --->   "%empty_44 = zext i9 %tmp_s" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 212 'zext' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 213 [1/1] (0.00ns)   --->   "%empty_45 = zext i32 %empty_43" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 213 'zext' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 214 [1/1] (1.38ns)   --->   "%empty_46 = shl i320 %empty_45, i320 %empty_44" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 214 'shl' 'empty_46' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 215 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i320 %softmax_weights"   --->   Operation 215 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 216 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln9, i2 0" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 216 'bitconcatenate' 'udiv' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 217 [1/1] (0.00ns)   --->   "%udiv_cast_cast = zext i6 %udiv" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 217 'zext' 'udiv_cast_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 218 [1/1] (0.73ns)   --->   "%mask = shl i40 15, i40 %udiv_cast_cast" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 218 'shl' 'mask' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.i320, i7 %softmax_weights_addr, i320 %empty_46, i40 %mask" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 219 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 128> <RAM>
ST_73 : Operation 220 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %p_cast, i32 %shiftreg3" [softmax_10_bp/src/softmax_10_bp.cpp:9]   --->   Operation 220 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_73 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 221 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.79ns
The critical path consists of the following:
	'alloca' operation ('input') [7]  (0 ns)
	'load' operation ('input_load', softmax_10_bp/src/softmax_10_bp.cpp:9) on local variable 'input' [26]  (0 ns)
	'add' operation ('add_ln9_1', softmax_10_bp/src/softmax_10_bp.cpp:9) [32]  (0.765 ns)
	'select' operation ('select_ln9_2', softmax_10_bp/src/softmax_10_bp.cpp:9) [33]  (0.393 ns)
	'shl' operation ('shl_ln9', softmax_10_bp/src/softmax_10_bp.cpp:9) [38]  (0 ns)
	'add' operation ('tmp1', softmax_10_bp/src/softmax_10_bp.cpp:9) [44]  (0.765 ns)
	'add' operation ('empty_50', softmax_10_bp/src/softmax_10_bp.cpp:9) [46]  (0.787 ns)
	'add' operation ('empty_51', softmax_10_bp/src/softmax_10_bp.cpp:9) [54]  (1.08 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', softmax_10_bp/src/softmax_10_bp.cpp:9) [57]  (0 ns)
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [58]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', softmax_10_bp/src/softmax_10_bp.cpp:9) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.cpp:9) [59]  (7.3 ns)

 <State 73>: 5.72ns
The critical path consists of the following:
	'add' operation ('empty_52', softmax_10_bp/src/softmax_10_bp.cpp:9) [60]  (0.781 ns)
	'lshr' operation ('empty_53', softmax_10_bp/src/softmax_10_bp.cpp:9) [63]  (1.89 ns)
	multiplexor before 'phi' operation ('empty', softmax_10_bp/src/softmax_10_bp.cpp:9) with incoming values : ('shiftreg3_cast', softmax_10_bp/src/softmax_10_bp.cpp:9) ('empty_54', softmax_10_bp/src/softmax_10_bp.cpp:9) [67]  (0.427 ns)
	'phi' operation ('empty', softmax_10_bp/src/softmax_10_bp.cpp:9) with incoming values : ('shiftreg3_cast', softmax_10_bp/src/softmax_10_bp.cpp:9) ('empty_54', softmax_10_bp/src/softmax_10_bp.cpp:9) [67]  (0 ns)
	'shl' operation ('empty_46', softmax_10_bp/src/softmax_10_bp.cpp:9) [74]  (1.39 ns)
	'store' operation ('store_ln9', softmax_10_bp/src/softmax_10_bp.cpp:9) of constant <constant:_ssdm_op_Write.bram.i320> on array 'softmax_weights' [79]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
