
*** Running vivado
    with args -log our_dac_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source our_dac_v1_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source our_dac_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/custom_ip/ip_repo/our_dac_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/custom_ip/managed_ip_project/managed_ip_project.tmp/our_dac_v1_0_project/our_dac_v1_0_project.cache/ip 
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/custom_ip/ip_repo/our_dac_1.0/src/PhaseAccumulator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/custom_ip/ip_repo/our_dac_1.0/src/SineROM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/custom_ip/ip_repo/our_dac_1.0/src/dac666.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/custom_ip/ip_repo/our_dac_1.0/src/module DAC904_WriteModule.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/custom_ip/ip_repo/our_dac_1.0/hdl/our_dac_v1_0_S0_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/custom_ip/ip_repo/our_dac_1.0/src/reset_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/custom_ip/ip_repo/our_dac_1.0/hdl/our_dac_v1_0.v:]
Command: synth_design -top our_dac_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 424.512 ; gain = 96.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'our_dac_v1_0' [D:/custom_ip/ip_repo/our_dac_1.0/hdl/our_dac_v1_0.v:4]
	Parameter DEFAULT_PHASE_STEP bound to: 26030 - type: integer 
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'our_dac_v1_0_S0_AXI' [D:/custom_ip/ip_repo/our_dac_1.0/hdl/our_dac_v1_0_S0_AXI.v:4]
	Parameter DEFAULT_PHASE_STEP bound to: 26030 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/custom_ip/ip_repo/our_dac_1.0/hdl/our_dac_v1_0_S0_AXI.v:234]
INFO: [Synth 8-226] default block is never used [D:/custom_ip/ip_repo/our_dac_1.0/hdl/our_dac_v1_0_S0_AXI.v:375]
INFO: [Synth 8-6157] synthesizing module 'dac666' [D:/custom_ip/ip_repo/our_dac_1.0/src/dac666.v:1]
	Parameter DEFAULT_PHASE_STEP bound to: 26030 - type: integer 
	Parameter DEFAULT_AMPLITUDE bound to: 14'b10000000000000 
	Parameter DEFAULT_DUTY_CYCLE bound to: 8'b00110010 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/custom_ip/managed_ip_project/managed_ip_project.tmp/our_dac_v1_0_project/our_dac_v1_0_project.runs/synth_1/.Xil/Vivado-27588-assassin/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/custom_ip/managed_ip_project/managed_ip_project.tmp/our_dac_v1_0_project/our_dac_v1_0_project.runs/synth_1/.Xil/Vivado-27588-assassin/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reset_sync' [D:/custom_ip/ip_repo/our_dac_1.0/src/reset_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reset_sync' (2#1) [D:/custom_ip/ip_repo/our_dac_1.0/src/reset_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'PhaseAccumulator' [D:/custom_ip/ip_repo/our_dac_1.0/src/PhaseAccumulator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PhaseAccumulator' (3#1) [D:/custom_ip/ip_repo/our_dac_1.0/src/PhaseAccumulator.v:1]
INFO: [Synth 8-6157] synthesizing module 'SineROM' [D:/custom_ip/ip_repo/our_dac_1.0/src/SineROM.v:1]
INFO: [Synth 8-3876] $readmem data file 'sine_lut.mem' is read successfully [D:/custom_ip/ip_repo/our_dac_1.0/src/SineROM.v:17]
INFO: [Synth 8-3876] $readmem data file 'triangle_lut.mem' is read successfully [D:/custom_ip/ip_repo/our_dac_1.0/src/SineROM.v:18]
INFO: [Synth 8-6155] done synthesizing module 'SineROM' (4#1) [D:/custom_ip/ip_repo/our_dac_1.0/src/SineROM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DAC904_WriteModule' [D:/custom_ip/ip_repo/our_dac_1.0/src/module DAC904_WriteModule.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DAC904_WriteModule' (5#1) [D:/custom_ip/ip_repo/our_dac_1.0/src/module DAC904_WriteModule.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dac666' (6#1) [D:/custom_ip/ip_repo/our_dac_1.0/src/dac666.v:1]
INFO: [Synth 8-6155] done synthesizing module 'our_dac_v1_0_S0_AXI' (7#1) [D:/custom_ip/ip_repo/our_dac_1.0/hdl/our_dac_v1_0_S0_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'our_dac_v1_0' (8#1) [D:/custom_ip/ip_repo/our_dac_1.0/hdl/our_dac_v1_0.v:4]
WARNING: [Synth 8-3331] design our_dac_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design our_dac_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design our_dac_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design our_dac_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design our_dac_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design our_dac_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 497.805 ; gain = 169.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 497.805 ; gain = 169.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 497.805 ; gain = 169.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/custom_ip/ip_repo/our_dac_1.0/src/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance'
Finished Parsing XDC File [d:/custom_ip/ip_repo/our_dac_1.0/src/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 862.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 862.809 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 862.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 862.809 ; gain = 534.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 862.809 ; gain = 534.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/custom_ip/ip_repo/our_dac_1.0/src/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/custom_ip/ip_repo/our_dac_1.0/src/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 862.809 ; gain = 534.371
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/custom_ip/ip_repo/our_dac_1.0/src/SineROM.v:28]
INFO: [Synth 8-5544] ROM "square_wave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "current_phase_step" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 862.809 ; gain = 534.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PhaseAccumulator 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module SineROM 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module DAC904_WriteModule 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module dac666 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module our_dac_v1_0_S0_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP square_wave2, operation Mode is: (A:0x3fff)*B.
DSP Report: operator square_wave2 is absorbed into DSP square_wave2.
DSP Report: Generating DSP temp_result_reg, operation Mode is: (A*B)'.
DSP Report: register temp_result_reg is absorbed into DSP temp_result_reg.
DSP Report: operator temp_result0 is absorbed into DSP temp_result_reg.
INFO: [Synth 8-5545] ROM "our_dac_v1_0_S0_AXI_inst/u_dac666/current_phase_step" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design our_dac_v1_0 has unconnected port s0_axi_awprot[2]
WARNING: [Synth 8-3331] design our_dac_v1_0 has unconnected port s0_axi_awprot[1]
WARNING: [Synth 8-3331] design our_dac_v1_0 has unconnected port s0_axi_awprot[0]
WARNING: [Synth 8-3331] design our_dac_v1_0 has unconnected port s0_axi_arprot[2]
WARNING: [Synth 8-3331] design our_dac_v1_0 has unconnected port s0_axi_arprot[1]
WARNING: [Synth 8-3331] design our_dac_v1_0 has unconnected port s0_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'our_dac_v1_0_S0_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'our_dac_v1_0_S0_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\our_dac_v1_0_S0_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'our_dac_v1_0_S0_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'our_dac_v1_0_S0_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\our_dac_v1_0_S0_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|SineROM     | p_0_out    | 16384x14      | LUT            | 
|SineROM     | p_0_out    | 16384x14      | LUT            | 
|SineROM     | p_0_out    | 16384x14      | LUT            | 
|SineROM     | p_0_out    | 16384x14      | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|SineROM     | (A:0x3fff)*B | 8      | 14     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SineROM     | (A*B)'       | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/clk_out1' to pin 'our_dac_v1_0_S0_AXI_inst/u_dac666/clk_wiz_instance/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/custom_ip/ip_repo/our_dac_1.0/src/dac666.v:54]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/custom_ip/ip_repo/our_dac_1.0/src/dac666.v:24]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    55|
|4     |DSP48E1   |     1|
|5     |DSP48E1_1 |     1|
|6     |LUT1      |    11|
|7     |LUT2      |   109|
|8     |LUT3      |   142|
|9     |LUT4      |   114|
|10    |LUT5      |   217|
|11    |LUT6      |  1782|
|12    |MUXF7     |   251|
|13    |MUXF8     |    96|
|14    |FDCE      |   177|
|15    |FDPE      |    13|
|16    |FDRE      |   170|
|17    |FDSE      |     1|
|18    |IBUF      |    47|
|19    |OBUF      |    56|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------+--------------------+------+
|      |Instance                    |Module              |Cells |
+------+----------------------------+--------------------+------+
|1     |top                         |                    |  3246|
|2     |  our_dac_v1_0_S0_AXI_inst  |our_dac_v1_0_S0_AXI |  3068|
|3     |    u_dac666                |dac666              |  2842|
|4     |      U0_reset_sync         |reset_sync          |     4|
|5     |      U1_PhaseAccumulator   |PhaseAccumulator    |   174|
|6     |      U2_SineROM            |SineROM             |  2513|
|7     |      U3_DAC904_WriteModule |DAC904_WriteModule  |    14|
+------+----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 978.152 ; gain = 649.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 978.152 ; gain = 284.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 978.152 ; gain = 649.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 978.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 978.152 ; gain = 661.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 978.152 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/custom_ip/managed_ip_project/managed_ip_project.tmp/our_dac_v1_0_project/our_dac_v1_0_project.runs/synth_1/our_dac_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file our_dac_v1_0_utilization_synth.rpt -pb our_dac_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 19:14:49 2024...
