
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//CF.184750M.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2500068 heartbeat IPC: 3.99989 cumulative IPC: 3.99989 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5000068 heartbeat IPC: 4 cumulative IPC: 3.99995 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 7500068 heartbeat IPC: 4 cumulative IPC: 3.99996 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10000068 heartbeat IPC: 4 cumulative IPC: 3.99997 (Simulation time: 0 hr 2 min 30 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 10000068 (Simulation time: 0 hr 2 min 30 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 18835466 heartbeat IPC: 1.13181 cumulative IPC: 1.13181 (Simulation time: 0 hr 3 min 34 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 26999673 heartbeat IPC: 1.22486 cumulative IPC: 1.1765 (Simulation time: 0 hr 4 min 32 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 36954419 heartbeat IPC: 1.00455 cumulative IPC: 1.11299 (Simulation time: 0 hr 5 min 41 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 46664170 heartbeat IPC: 1.02989 cumulative IPC: 1.09099 (Simulation time: 0 hr 6 min 51 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 56402020 heartbeat IPC: 1.02692 cumulative IPC: 1.07754 (Simulation time: 0 hr 8 min 0 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 65523763 heartbeat IPC: 1.09628 cumulative IPC: 1.08062 (Simulation time: 0 hr 9 min 5 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 75730194 heartbeat IPC: 0.979774 cumulative IPC: 1.06496 (Simulation time: 0 hr 10 min 17 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 85583880 heartbeat IPC: 1.01485 cumulative IPC: 1.05843 (Simulation time: 0 hr 11 min 27 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 95254429 heartbeat IPC: 1.03407 cumulative IPC: 1.05566 (Simulation time: 0 hr 12 min 37 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 105798888 heartbeat IPC: 0.948365 cumulative IPC: 1.04385 (Simulation time: 0 hr 13 min 50 sec) 
Finished CPU 0 instructions: 100000004 cycles: 95798821 cumulative IPC: 1.04385 (Simulation time: 0 hr 13 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.04385 instructions: 100000004 cycles: 95798821
cpu0_DTLB TOTAL     ACCESS:   16266800  HIT:   15929827  MISS:     336973
cpu0_DTLB LOAD      ACCESS:   14358725  HIT:   14021756  MISS:     336969
cpu0_DTLB RFO       ACCESS:    1908075  HIT:    1908071  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 37.1758 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 219908
cpu0_ITLB TOTAL     ACCESS:   10442438  HIT:   10442438  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10442438  HIT:   10442438  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:     336973  HIT:     165664  MISS:     171309
cpu0_STLB LOAD      ACCESS:     336969  HIT:     165662  MISS:     171307
cpu0_STLB RFO       ACCESS:          4  HIT:          2  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 56.4274 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   14003160  HIT:   12895223  MISS:    1107937
cpu0_L1D LOAD      ACCESS:    9229645  HIT:    8129520  MISS:    1100125
cpu0_L1D RFO       ACCESS:    4602210  HIT:    4602210  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     171305  HIT:     163493  MISS:       7812
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 196.87 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 1596175
cpu0_L2C TOTAL     ACCESS:    1255944  HIT:     233539  MISS:    1022405
cpu0_L2C LOAD      ACCESS:    1100125  HIT:      77948  MISS:    1022177
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     148007  HIT:     148007  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       7812  HIT:       7584  MISS:        228
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 202.409 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    2044809  HIT:      42269  MISS:     980136
LLC LOAD      ACCESS:    1022177  HIT:      42048  MISS:     980129
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1022404  HIT:          0  MISS:    1022404
LLC TRANSLATION ACCESS:        228  HIT:        221  MISS:          7
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 190.232 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      16155  ROW_BUFFER_MISS:     963981
 DBUS AVG_CONGESTED_CYCLE:      3.838
 WQ ROW_BUFFER_HIT:      19169  ROW_BUFFER_MISS:     127805  FULL:          0


CPU 0 Branch Prediction Accuracy: 88.9163% MPKI: 15.3833 Average ROB Occupancy at Mispredict: 204.896
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 15.3833
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

