Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jul 22 10:37:22 2024
| Host         : DESKTOP-TO72V87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_master_timing_summary_routed.rpt -pb SPI_master_timing_summary_routed.pb -rpx SPI_master_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_master
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (11)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: divider_instance/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.181        0.000                      0                   58        0.232        0.000                      0                   58        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.181        0.000                      0                   58        0.232        0.000                      0                   58        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.054ns (24.340%)  route 3.276ns (75.660%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.842     9.488    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.518    14.859    divider_instance/counter_reg[0]_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[0]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    divider_instance/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.054ns (24.340%)  route 3.276ns (75.660%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.842     9.488    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.518    14.859    divider_instance/counter_reg[0]_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    divider_instance/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.054ns (24.340%)  route 3.276ns (75.660%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.842     9.488    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.518    14.859    divider_instance/counter_reg[0]_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    divider_instance/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.054ns (24.340%)  route 3.276ns (75.660%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.842     9.488    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.518    14.859    divider_instance/counter_reg[0]_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    divider_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.054ns (25.159%)  route 3.135ns (74.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.701     9.347    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.518    14.859    divider_instance/counter_reg[0]_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.054ns (25.159%)  route 3.135ns (74.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.701     9.347    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.518    14.859    divider_instance/counter_reg[0]_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    divider_instance/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.054ns (25.159%)  route 3.135ns (74.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.701     9.347    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.518    14.859    divider_instance/counter_reg[0]_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[6]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    divider_instance/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.054ns (25.159%)  route 3.135ns (74.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.701     9.347    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.518    14.859    divider_instance/counter_reg[0]_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[7]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    divider_instance/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.054ns (25.401%)  route 3.095ns (74.599%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.661     9.307    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515    14.856    divider_instance/counter_reg[0]_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[20]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    divider_instance/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.054ns (25.401%)  route 3.095ns (74.599%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.157    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.862     6.475    divider_instance/counter_reg[14]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.146     6.621 f  divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           1.079     7.700    divider_instance/counter[0]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.328     8.028 f  divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.494     8.521    divider_instance/counter[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.661     9.307    divider_instance/counter[0]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515    14.856    divider_instance/counter_reg[0]_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    divider_instance/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 fsm_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_instance/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.887%)  route 0.106ns (30.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  fsm_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.106     1.729    fsm_instance/Q[1]
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.098     1.827 r  fsm_instance//i_/O
                         net (fo=1, routed)           0.000     1.827    fsm_instance/next_state[0]
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.989    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120     1.595    fsm_instance/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.593     1.476    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           0.117     1.734    divider_instance/counter_reg[15]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  divider_instance/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    divider_instance/counter_reg[12]_i_1_n_4
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.864     1.991    divider_instance/counter_reg[0]_0
    SLICE_X3Y10          FDRE                                         r  divider_instance/counter_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    divider_instance/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    divider_instance/counter_reg[0]_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider_instance/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.735    divider_instance/counter_reg[23]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  divider_instance/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    divider_instance/counter_reg[20]_i_1_n_4
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.989    divider_instance/counter_reg[0]_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[23]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    divider_instance/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.477    divider_instance/counter_reg[0]_0
    SLICE_X3Y9           FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider_instance/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.737    divider_instance/counter_reg[11]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  divider_instance/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    divider_instance/counter_reg[8]_i_1_n_4
    SLICE_X3Y9           FDRE                                         r  divider_instance/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     1.992    divider_instance/counter_reg[0]_0
    SLICE_X3Y9           FDRE                                         r  divider_instance/counter_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.477    divider_instance/counter_reg[0]_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider_instance/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.737    divider_instance/counter_reg[3]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  divider_instance/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.845    divider_instance/counter_reg[0]_i_2_n_4
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     1.992    divider_instance/counter_reg[0]_0
    SLICE_X3Y7           FDRE                                         r  divider_instance/counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    divider_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    divider_instance/counter_reg[0]_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider_instance/counter_reg[20]/Q
                         net (fo=2, routed)           0.116     1.732    divider_instance/counter_reg[20]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  divider_instance/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    divider_instance/counter_reg[20]_i_1_n_7
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.989    divider_instance/counter_reg[0]_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[20]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    divider_instance/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.477    divider_instance/counter_reg[0]_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider_instance/counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.734    divider_instance/counter_reg[4]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  divider_instance/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    divider_instance/counter_reg[4]_i_1_n_7
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     1.992    divider_instance/counter_reg[0]_0
    SLICE_X3Y8           FDRE                                         r  divider_instance/counter_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.477    divider_instance/counter_reg[0]_0
    SLICE_X3Y9           FDRE                                         r  divider_instance/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider_instance/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.734    divider_instance/counter_reg[8]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  divider_instance/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    divider_instance/counter_reg[8]_i_1_n_7
    SLICE_X3Y9           FDRE                                         r  divider_instance/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     1.992    divider_instance/counter_reg[0]_0
    SLICE_X3Y9           FDRE                                         r  divider_instance/counter_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    divider_instance/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    divider_instance/counter_reg[0]_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider_instance/counter_reg[22]/Q
                         net (fo=2, routed)           0.120     1.737    divider_instance/counter_reg[22]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  divider_instance/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    divider_instance/counter_reg[20]_i_1_n_5
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.989    divider_instance/counter_reg[0]_0
    SLICE_X3Y12          FDRE                                         r  divider_instance/counter_reg[22]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    divider_instance/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.477    divider_instance/counter_reg[0]_0
    SLICE_X3Y9           FDRE                                         r  divider_instance/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider_instance/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.739    divider_instance/counter_reg[10]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  divider_instance/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    divider_instance/counter_reg[8]_i_1_n_5
    SLICE_X3Y9           FDRE                                         r  divider_instance/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     1.992    divider_instance/counter_reg[0]_0
    SLICE_X3Y9           FDRE                                         r  divider_instance/counter_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    divider_instance/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     divider_instance/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     divider_instance/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     divider_instance/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    divider_instance/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    divider_instance/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    divider_instance/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    divider_instance/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    divider_instance/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    divider_instance/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     divider_instance/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     divider_instance/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     divider_instance/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     divider_instance/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     divider_instance/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     divider_instance/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    divider_instance/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    divider_instance/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    divider_instance/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    divider_instance/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     divider_instance/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     divider_instance/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     divider_instance/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     divider_instance/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     divider_instance/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     divider_instance/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    divider_instance/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    divider_instance/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    divider_instance/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    divider_instance/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ready_state
                            (input port)
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.386ns  (logic 5.068ns (40.914%)  route 7.318ns (59.086%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ready_state (IN)
                         net (fo=0)                   0.000     0.000    ready_state
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  ready_state_IBUF_inst/O
                         net (fo=2, routed)           3.300     4.754    ready_state_IBUF
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.878 r  cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.018     8.896    cs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    12.386 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    12.386    cs
    G2                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 4.107ns (44.404%)  route 5.142ns (55.596%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[7]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  shift_reg_instance/data_out_reg[7]/Q
                         net (fo=1, routed)           5.142     5.561    mosi_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.688     9.249 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     9.249    mosi
    L2                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            shift_reg_instance/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 1.577ns (24.432%)  route 4.879ns (75.568%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  miso_IBUF_inst/O
                         net (fo=1, routed)           4.879     6.332    shift_reg_instance/miso_IBUF
    SLICE_X1Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.456 r  shift_reg_instance/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.456    shift_reg_instance/p_1_in[0]
    SLICE_X1Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.421ns  (logic 3.986ns (62.071%)  route 2.436ns (37.929%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[1]/Q
                         net (fo=1, routed)           2.436     2.892    data_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.421 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.421    data_out[1]
    E19                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 3.957ns (65.717%)  route 2.064ns (34.283%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[7]_lopt_replica/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.064     2.520    lopt
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.021 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.021    data_out[7]
    V14                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 3.962ns (67.337%)  route 1.922ns (32.663%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[6]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[6]/Q
                         net (fo=1, routed)           1.922     2.378    data_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     5.884 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.884    data_out[6]
    U14                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.961ns (67.828%)  route 1.879ns (32.172%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[0]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[0]/Q
                         net (fo=1, routed)           1.879     2.335    data_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.839 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.839    data_out[0]
    U16                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.965ns (67.914%)  route 1.873ns (32.086%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[3]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[3]/Q
                         net (fo=1, routed)           1.873     2.329    data_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.838 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.838    data_out[3]
    V19                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 3.965ns (67.940%)  route 1.871ns (32.060%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[4]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[4]/Q
                         net (fo=1, routed)           1.871     2.327    data_out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.835 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.835    data_out[4]
    W18                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.957ns (67.921%)  route 1.869ns (32.079%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[2]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[2]/Q
                         net (fo=1, routed)           1.869     2.325    data_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.826 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.826    data_out[2]
    U19                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[3]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.071     0.212    shift_reg_instance/shift_reg[3]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.045     0.257 r  shift_reg_instance/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.257    shift_reg_instance/p_1_in[4]
    SLICE_X0Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[2]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.123     0.264    shift_reg_instance/shift_reg[2]
    SLICE_X0Y12          FDRE                                         r  shift_reg_instance/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[3]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.123     0.264    shift_reg_instance/shift_reg[3]
    SLICE_X0Y12          FDRE                                         r  shift_reg_instance/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[6]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.124     0.265    shift_reg_instance/shift_reg[6]
    SLICE_X0Y10          FDRE                                         r  shift_reg_instance/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.215%)  route 0.124ns (46.785%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[5]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.124     0.265    shift_reg_instance/shift_reg[5]
    SLICE_X0Y10          FDRE                                         r  shift_reg_instance/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.001%)  route 0.125ns (46.999%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[7]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.125     0.266    shift_reg_instance/shift_reg[7]
    SLICE_X1Y12          FDRE                                         r  shift_reg_instance/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[1]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.129     0.270    shift_reg_instance/shift_reg[1]
    SLICE_X0Y12          FDRE                                         r  shift_reg_instance/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.567%)  route 0.183ns (56.433%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[0]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.183     0.324    shift_reg_instance/shift_reg[0]
    SLICE_X0Y10          FDRE                                         r  shift_reg_instance/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.451%)  route 0.184ns (56.549%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[4]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.184     0.325    shift_reg_instance/shift_reg[4]
    SLICE_X0Y12          FDRE                                         r  shift_reg_instance/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.722%)  route 0.189ns (57.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[7]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.189     0.330    shift_reg_instance/shift_reg[7]
    SLICE_X0Y10          FDRE                                         r  shift_reg_instance/data_out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_instance/sclk_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 4.023ns (41.360%)  route 5.704ns (58.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    divider_instance/counter_reg[0]_0
    SLICE_X2Y13          FDRE                                         r  divider_instance/sclk_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  divider_instance/sclk_reg_lopt_replica/Q
                         net (fo=1, routed)           5.704    11.376    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.881 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    14.881    sclk
    J1                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.874ns  (logic 0.642ns (34.250%)  route 1.232ns (65.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.634     5.155    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.698     6.371    fsm_instance/Q[0]
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.495 r  fsm_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=9, routed)           0.535     7.030    shift_reg_instance/E[0]
    SLICE_X0Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.874ns  (logic 0.642ns (34.250%)  route 1.232ns (65.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.634     5.155    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.698     6.371    fsm_instance/Q[0]
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.495 r  fsm_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=9, routed)           0.535     7.030    shift_reg_instance/E[0]
    SLICE_X0Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.874ns  (logic 0.642ns (34.250%)  route 1.232ns (65.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.634     5.155    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.698     6.371    fsm_instance/Q[0]
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.495 r  fsm_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=9, routed)           0.535     7.030    shift_reg_instance/E[0]
    SLICE_X0Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.874ns  (logic 0.642ns (34.250%)  route 1.232ns (65.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.634     5.155    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.698     6.371    fsm_instance/Q[0]
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.495 r  fsm_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=9, routed)           0.535     7.030    shift_reg_instance/E[0]
    SLICE_X0Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.808ns  (logic 0.773ns (42.753%)  route 1.035ns (57.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.634     5.155    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  fsm_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          1.035     6.668    shift_reg_instance/shift_reg_reg[0]_0[1]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.295     6.963 r  shift_reg_instance/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.963    shift_reg_instance/p_1_in[2]
    SLICE_X1Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.806ns  (logic 0.773ns (42.800%)  route 1.033ns (57.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.634     5.155    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  fsm_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          1.033     6.666    shift_reg_instance/shift_reg_reg[0]_0[1]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.295     6.961 r  shift_reg_instance/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.961    shift_reg_instance/p_1_in[1]
    SLICE_X1Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.804ns  (logic 0.773ns (42.839%)  route 1.031ns (57.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.634     5.155    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  fsm_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          1.031     6.665    shift_reg_instance/shift_reg_reg[0]_0[1]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.295     6.960 r  shift_reg_instance/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.960    shift_reg_instance/p_1_in[6]
    SLICE_X0Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.788ns  (logic 0.773ns (43.231%)  route 1.015ns (56.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.634     5.155    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  fsm_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          1.015     6.648    shift_reg_instance/shift_reg_reg[0]_0[1]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.295     6.943 r  shift_reg_instance/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.943    shift_reg_instance/p_1_in[3]
    SLICE_X1Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.685ns  (logic 0.642ns (38.097%)  route 1.043ns (61.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.634     5.155    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.698     6.371    fsm_instance/Q[0]
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.495 r  fsm_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=9, routed)           0.346     6.840    shift_reg_instance/E[0]
    SLICE_X1Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_instance/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.772%)  route 0.173ns (45.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.173     1.812    cnt_instance/Q[0]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  cnt_instance/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    cnt_instance/bit_cnt[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  cnt_instance/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_instance/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.209ns (48.203%)  route 0.225ns (51.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.225     1.864    cnt_instance/Q[0]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.909 r  cnt_instance/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    cnt_instance/bit_cnt[1]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  cnt_instance/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_instance/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.210ns (48.322%)  route 0.225ns (51.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.225     1.864    cnt_instance/Q[0]
    SLICE_X1Y12          LUT5 (Prop_lut5_I2_O)        0.046     1.910 r  cnt_instance/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.910    cnt_instance/bit_cnt[2]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  cnt_instance/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.047%)  route 0.265ns (55.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.265     1.905    shift_reg_instance/shift_reg_reg[0]_0[0]
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.045     1.950 r  shift_reg_instance/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    shift_reg_instance/p_1_in[0]
    SLICE_X1Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.047%)  route 0.265ns (55.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.265     1.905    shift_reg_instance/shift_reg_reg[0]_0[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.045     1.950 r  shift_reg_instance/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.950    shift_reg_instance/p_1_in[7]
    SLICE_X0Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.209ns (43.954%)  route 0.266ns (56.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.266     1.906    shift_reg_instance/shift_reg_reg[0]_0[0]
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.045     1.951 r  shift_reg_instance/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.951    shift_reg_instance/p_1_in[3]
    SLICE_X1Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.246ns (50.571%)  route 0.240ns (49.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  fsm_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.240     1.864    shift_reg_instance/shift_reg_reg[0]_0[1]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.098     1.962 r  shift_reg_instance/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.962    shift_reg_instance/p_1_in[5]
    SLICE_X0Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.209ns (39.717%)  route 0.317ns (60.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  fsm_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.317     1.956    shift_reg_instance/shift_reg_reg[0]_0[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.045     2.001 r  shift_reg_instance/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.001    shift_reg_instance/p_1_in[6]
    SLICE_X0Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.246ns (45.765%)  route 0.292ns (54.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  fsm_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.169     1.792    fsm_instance/Q[1]
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.098     1.890 r  fsm_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=9, routed)           0.123     2.013    shift_reg_instance/E[0]
    SLICE_X1Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_instance/shift_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.246ns (45.765%)  route 0.292ns (54.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  fsm_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.169     1.792    fsm_instance/Q[1]
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.098     1.890 r  fsm_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=9, routed)           0.123     2.013    shift_reg_instance/E[0]
    SLICE_X1Y11          FDRE                                         r  shift_reg_instance/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ready_state
                            (input port)
  Destination:            fsm_instance/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 1.578ns (50.152%)  route 1.568ns (49.848%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ready_state (IN)
                         net (fo=0)                   0.000     0.000    ready_state
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  ready_state_IBUF_inst/O
                         net (fo=2, routed)           1.568     3.022    fsm_instance/ready_state_IBUF
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm_instance//i_/O
                         net (fo=1, routed)           0.000     3.146    fsm_instance/next_state[0]
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515     4.856    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_instance/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.486ns  (logic 1.441ns (57.972%)  route 1.045ns (42.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.486    fsm_instance/AR[0]
    SLICE_X2Y12          FDCE                                         f  fsm_instance/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515     4.856    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_instance/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.486ns  (logic 1.441ns (57.972%)  route 1.045ns (42.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.486    fsm_instance/AR[0]
    SLICE_X2Y12          FDCE                                         f  fsm_instance/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515     4.856    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_instance/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm_instance/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.645%)  route 0.154ns (45.355%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  cnt_instance/bit_cnt_reg[0]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_instance/bit_cnt_reg[0]/Q
                         net (fo=4, routed)           0.154     0.295    fsm_instance/bit_cnt[0]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.340 r  fsm_instance//i_/O
                         net (fo=1, routed)           0.000     0.340    fsm_instance/next_state[0]
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.989    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_instance/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.210ns (34.955%)  route 0.390ns (65.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.390     0.599    fsm_instance/AR[0]
    SLICE_X2Y12          FDCE                                         f  fsm_instance/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.989    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_instance/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.210ns (34.955%)  route 0.390ns (65.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.390     0.599    fsm_instance/AR[0]
    SLICE_X2Y12          FDCE                                         f  fsm_instance/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.989    fsm_instance/CLK
    SLICE_X2Y12          FDCE                                         r  fsm_instance/FSM_sequential_state_reg[1]/C





