

================================================================
== Vivado HLS Report for 'compute_engine_32_1'
================================================================
* Date:           Sun Dec 13 06:11:12 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.265 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%w_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %w_V)" [./pgconv.h:44]   --->   Operation 3 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_V)" [./pgconv.h:44]   --->   Operation 4 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%trunc_ln1357 = trunc i32 %b_V_read to i6" [./pgconv.h:44]   --->   Operation 5 'trunc' 'trunc_ln1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%trunc_ln769 = trunc i32 %w_V_read to i6" [./pgconv.h:44]   --->   Operation 6 'trunc' 'trunc_ln769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%trunc_ln769_1 = trunc i32 %w_V_read to i31" [./pgconv.h:44]   --->   Operation 7 'trunc' 'trunc_ln769_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%trunc_ln769_2 = trunc i32 %w_V_read to i30" [./pgconv.h:44]   --->   Operation 8 'trunc' 'trunc_ln769_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%trunc_ln769_3 = trunc i32 %w_V_read to i29" [./pgconv.h:44]   --->   Operation 9 'trunc' 'trunc_ln769_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%trunc_ln769_4 = trunc i32 %w_V_read to i28" [./pgconv.h:44]   --->   Operation 10 'trunc' 'trunc_ln769_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%trunc_ln769_5 = trunc i32 %w_V_read to i27" [./pgconv.h:44]   --->   Operation 11 'trunc' 'trunc_ln769_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%trunc_ln769_6 = trunc i32 %w_V_read to i26" [./pgconv.h:44]   --->   Operation 12 'trunc' 'trunc_ln769_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%trunc_ln769_7 = trunc i32 %w_V_read to i25" [./pgconv.h:44]   --->   Operation 13 'trunc' 'trunc_ln769_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%trunc_ln769_8 = trunc i32 %w_V_read to i24" [./pgconv.h:44]   --->   Operation 14 'trunc' 'trunc_ln769_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%trunc_ln769_9 = trunc i32 %w_V_read to i23" [./pgconv.h:44]   --->   Operation 15 'trunc' 'trunc_ln769_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%trunc_ln769_10 = trunc i32 %w_V_read to i22" [./pgconv.h:44]   --->   Operation 16 'trunc' 'trunc_ln769_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%trunc_ln769_11 = trunc i32 %w_V_read to i21" [./pgconv.h:44]   --->   Operation 17 'trunc' 'trunc_ln769_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%trunc_ln769_12 = trunc i32 %w_V_read to i20" [./pgconv.h:44]   --->   Operation 18 'trunc' 'trunc_ln769_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%trunc_ln769_13 = trunc i32 %w_V_read to i19" [./pgconv.h:44]   --->   Operation 19 'trunc' 'trunc_ln769_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%trunc_ln769_14 = trunc i32 %w_V_read to i18" [./pgconv.h:44]   --->   Operation 20 'trunc' 'trunc_ln769_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%trunc_ln769_15 = trunc i32 %w_V_read to i17" [./pgconv.h:44]   --->   Operation 21 'trunc' 'trunc_ln769_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%trunc_ln769_16 = trunc i32 %w_V_read to i16" [./pgconv.h:44]   --->   Operation 22 'trunc' 'trunc_ln769_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%trunc_ln769_17 = trunc i32 %w_V_read to i15" [./pgconv.h:44]   --->   Operation 23 'trunc' 'trunc_ln769_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%trunc_ln769_18 = trunc i32 %w_V_read to i14" [./pgconv.h:44]   --->   Operation 24 'trunc' 'trunc_ln769_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%trunc_ln769_19 = trunc i32 %w_V_read to i13" [./pgconv.h:44]   --->   Operation 25 'trunc' 'trunc_ln769_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%trunc_ln769_20 = trunc i32 %w_V_read to i12" [./pgconv.h:44]   --->   Operation 26 'trunc' 'trunc_ln769_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%xor_ln769 = xor i32 %w_V_read, -1" [./pgconv.h:44]   --->   Operation 27 'xor' 'xor_ln769' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%trunc_ln769_21 = trunc i32 %b_V_read to i12" [./pgconv.h:44]   --->   Operation 28 'trunc' 'trunc_ln769_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%xor_ln769_1 = xor i12 %trunc_ln769_20, 64" [./pgconv.h:44]   --->   Operation 29 'xor' 'xor_ln769_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%trunc_ln769_22 = trunc i32 %b_V_read to i13" [./pgconv.h:44]   --->   Operation 30 'trunc' 'trunc_ln769_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%xor_ln769_2 = xor i13 %trunc_ln769_19, 128" [./pgconv.h:44]   --->   Operation 31 'xor' 'xor_ln769_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%trunc_ln769_23 = trunc i32 %b_V_read to i14" [./pgconv.h:44]   --->   Operation 32 'trunc' 'trunc_ln769_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%xor_ln769_3 = xor i14 %trunc_ln769_18, 256" [./pgconv.h:44]   --->   Operation 33 'xor' 'xor_ln769_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%trunc_ln769_24 = trunc i32 %b_V_read to i15" [./pgconv.h:44]   --->   Operation 34 'trunc' 'trunc_ln769_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%xor_ln769_4 = xor i15 %trunc_ln769_17, 512" [./pgconv.h:44]   --->   Operation 35 'xor' 'xor_ln769_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%trunc_ln769_25 = trunc i32 %b_V_read to i16" [./pgconv.h:44]   --->   Operation 36 'trunc' 'trunc_ln769_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%xor_ln769_5 = xor i16 %trunc_ln769_16, 1024" [./pgconv.h:44]   --->   Operation 37 'xor' 'xor_ln769_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%trunc_ln769_26 = trunc i32 %b_V_read to i17" [./pgconv.h:44]   --->   Operation 38 'trunc' 'trunc_ln769_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%xor_ln769_6 = xor i17 %trunc_ln769_15, 2048" [./pgconv.h:44]   --->   Operation 39 'xor' 'xor_ln769_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%trunc_ln769_27 = trunc i32 %b_V_read to i18" [./pgconv.h:44]   --->   Operation 40 'trunc' 'trunc_ln769_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%xor_ln769_7 = xor i18 %trunc_ln769_14, 4096" [./pgconv.h:44]   --->   Operation 41 'xor' 'xor_ln769_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%trunc_ln769_28 = trunc i32 %b_V_read to i19" [./pgconv.h:44]   --->   Operation 42 'trunc' 'trunc_ln769_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%xor_ln769_8 = xor i19 %trunc_ln769_13, 8192" [./pgconv.h:44]   --->   Operation 43 'xor' 'xor_ln769_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%trunc_ln769_29 = trunc i32 %b_V_read to i20" [./pgconv.h:44]   --->   Operation 44 'trunc' 'trunc_ln769_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%xor_ln769_9 = xor i20 %trunc_ln769_12, 16384" [./pgconv.h:44]   --->   Operation 45 'xor' 'xor_ln769_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%trunc_ln769_30 = trunc i32 %b_V_read to i21" [./pgconv.h:44]   --->   Operation 46 'trunc' 'trunc_ln769_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%xor_ln769_10 = xor i21 %trunc_ln769_11, 32768" [./pgconv.h:44]   --->   Operation 47 'xor' 'xor_ln769_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%trunc_ln769_31 = trunc i32 %b_V_read to i22" [./pgconv.h:44]   --->   Operation 48 'trunc' 'trunc_ln769_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%xor_ln769_11 = xor i22 %trunc_ln769_10, 65536" [./pgconv.h:44]   --->   Operation 49 'xor' 'xor_ln769_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%trunc_ln769_32 = trunc i32 %b_V_read to i23" [./pgconv.h:44]   --->   Operation 50 'trunc' 'trunc_ln769_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%xor_ln769_12 = xor i23 %trunc_ln769_9, 131072" [./pgconv.h:44]   --->   Operation 51 'xor' 'xor_ln769_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%trunc_ln769_33 = trunc i32 %b_V_read to i24" [./pgconv.h:44]   --->   Operation 52 'trunc' 'trunc_ln769_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%xor_ln769_13 = xor i24 %trunc_ln769_8, 262144" [./pgconv.h:44]   --->   Operation 53 'xor' 'xor_ln769_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%trunc_ln769_34 = trunc i32 %b_V_read to i25" [./pgconv.h:44]   --->   Operation 54 'trunc' 'trunc_ln769_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%xor_ln769_14 = xor i25 %trunc_ln769_7, 524288" [./pgconv.h:44]   --->   Operation 55 'xor' 'xor_ln769_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%trunc_ln769_35 = trunc i32 %b_V_read to i26" [./pgconv.h:44]   --->   Operation 56 'trunc' 'trunc_ln769_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%xor_ln769_15 = xor i26 %trunc_ln769_6, 1048576" [./pgconv.h:44]   --->   Operation 57 'xor' 'xor_ln769_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%trunc_ln769_36 = trunc i32 %b_V_read to i27" [./pgconv.h:44]   --->   Operation 58 'trunc' 'trunc_ln769_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%xor_ln769_16 = xor i27 %trunc_ln769_5, 2097152" [./pgconv.h:44]   --->   Operation 59 'xor' 'xor_ln769_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%trunc_ln769_37 = trunc i32 %b_V_read to i28" [./pgconv.h:44]   --->   Operation 60 'trunc' 'trunc_ln769_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%xor_ln769_17 = xor i28 %trunc_ln769_4, 4194304" [./pgconv.h:44]   --->   Operation 61 'xor' 'xor_ln769_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%trunc_ln769_38 = trunc i32 %b_V_read to i29" [./pgconv.h:44]   --->   Operation 62 'trunc' 'trunc_ln769_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%xor_ln769_18 = xor i29 %trunc_ln769_3, 8388608" [./pgconv.h:44]   --->   Operation 63 'xor' 'xor_ln769_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%trunc_ln769_39 = trunc i32 %b_V_read to i30" [./pgconv.h:44]   --->   Operation 64 'trunc' 'trunc_ln769_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%xor_ln769_19 = xor i30 %trunc_ln769_2, 16777216" [./pgconv.h:44]   --->   Operation 65 'xor' 'xor_ln769_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%trunc_ln769_40 = trunc i32 %b_V_read to i31" [./pgconv.h:44]   --->   Operation 66 'trunc' 'trunc_ln769_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%xor_ln769_20 = xor i31 %trunc_ln769_1, 33554432" [./pgconv.h:44]   --->   Operation 67 'xor' 'xor_ln769_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.40ns) (out node of the LUT)   --->   "%r_V = xor i32 %b_V_read, %xor_ln769" [./pgconv.h:44]   --->   Operation 68 'xor' 'r_V' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%xor_ln769_22 = xor i31 %trunc_ln769_40, %xor_ln769_20" [./pgconv.h:44]   --->   Operation 69 'xor' 'xor_ln769_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%xor_ln769_23 = xor i30 %trunc_ln769_39, %xor_ln769_19" [./pgconv.h:44]   --->   Operation 70 'xor' 'xor_ln769_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%xor_ln769_24 = xor i29 %trunc_ln769_38, %xor_ln769_18" [./pgconv.h:44]   --->   Operation 71 'xor' 'xor_ln769_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%xor_ln769_25 = xor i28 %trunc_ln769_37, %xor_ln769_17" [./pgconv.h:44]   --->   Operation 72 'xor' 'xor_ln769_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%xor_ln769_26 = xor i27 %trunc_ln769_36, %xor_ln769_16" [./pgconv.h:44]   --->   Operation 73 'xor' 'xor_ln769_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%xor_ln769_27 = xor i26 %trunc_ln769_35, %xor_ln769_15" [./pgconv.h:44]   --->   Operation 74 'xor' 'xor_ln769_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%xor_ln769_28 = xor i25 %trunc_ln769_34, %xor_ln769_14" [./pgconv.h:44]   --->   Operation 75 'xor' 'xor_ln769_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%xor_ln769_29 = xor i24 %trunc_ln769_33, %xor_ln769_13" [./pgconv.h:44]   --->   Operation 76 'xor' 'xor_ln769_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%xor_ln769_30 = xor i23 %trunc_ln769_32, %xor_ln769_12" [./pgconv.h:44]   --->   Operation 77 'xor' 'xor_ln769_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%xor_ln769_31 = xor i22 %trunc_ln769_31, %xor_ln769_11" [./pgconv.h:44]   --->   Operation 78 'xor' 'xor_ln769_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%xor_ln769_32 = xor i21 %trunc_ln769_30, %xor_ln769_10" [./pgconv.h:44]   --->   Operation 79 'xor' 'xor_ln769_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%xor_ln769_33 = xor i20 %trunc_ln769_29, %xor_ln769_9" [./pgconv.h:44]   --->   Operation 80 'xor' 'xor_ln769_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%xor_ln769_34 = xor i19 %trunc_ln769_28, %xor_ln769_8" [./pgconv.h:44]   --->   Operation 81 'xor' 'xor_ln769_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%xor_ln769_35 = xor i18 %trunc_ln769_27, %xor_ln769_7" [./pgconv.h:44]   --->   Operation 82 'xor' 'xor_ln769_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%xor_ln769_36 = xor i17 %trunc_ln769_26, %xor_ln769_6" [./pgconv.h:44]   --->   Operation 83 'xor' 'xor_ln769_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%xor_ln769_37 = xor i16 %trunc_ln769_25, %xor_ln769_5" [./pgconv.h:44]   --->   Operation 84 'xor' 'xor_ln769_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%xor_ln769_38 = xor i15 %trunc_ln769_24, %xor_ln769_4" [./pgconv.h:44]   --->   Operation 85 'xor' 'xor_ln769_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%xor_ln769_39 = xor i14 %trunc_ln769_23, %xor_ln769_3" [./pgconv.h:44]   --->   Operation 86 'xor' 'xor_ln769_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%xor_ln769_40 = xor i13 %trunc_ln769_22, %xor_ln769_2" [./pgconv.h:44]   --->   Operation 87 'xor' 'xor_ln769_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%xor_ln769_41 = xor i12 %trunc_ln769_21, %xor_ln769_1" [./pgconv.h:44]   --->   Operation 88 'xor' 'xor_ln769_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%trunc_ln791 = trunc i32 %w_V_read to i1" [./pgconv.h:47]   --->   Operation 89 'trunc' 'trunc_ln791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%trunc_ln791_1 = trunc i32 %w_V_read to i5" [./pgconv.h:47]   --->   Operation 90 'trunc' 'trunc_ln791_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%trunc_ln791_2 = trunc i32 %w_V_read to i4" [./pgconv.h:47]   --->   Operation 91 'trunc' 'trunc_ln791_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%trunc_ln791_3 = trunc i32 %w_V_read to i3" [./pgconv.h:47]   --->   Operation 92 'trunc' 'trunc_ln791_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%trunc_ln791_4 = trunc i32 %w_V_read to i2" [./pgconv.h:47]   --->   Operation 93 'trunc' 'trunc_ln791_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%xor_ln791_1 = xor i6 %trunc_ln769, -32" [./pgconv.h:47]   --->   Operation 94 'xor' 'xor_ln791_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln791_2 = xor i2 %trunc_ln791_4, -2" [./pgconv.h:47]   --->   Operation 95 'xor' 'xor_ln791_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%trunc_ln791_5 = trunc i32 %b_V_read to i2" [./pgconv.h:47]   --->   Operation 96 'trunc' 'trunc_ln791_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%xor_ln791_3 = xor i3 %trunc_ln791_3, -4" [./pgconv.h:47]   --->   Operation 97 'xor' 'xor_ln791_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%trunc_ln791_6 = trunc i32 %b_V_read to i3" [./pgconv.h:47]   --->   Operation 98 'trunc' 'trunc_ln791_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%xor_ln791_4 = xor i4 %trunc_ln791_2, -8" [./pgconv.h:47]   --->   Operation 99 'xor' 'xor_ln791_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%trunc_ln791_7 = trunc i32 %b_V_read to i4" [./pgconv.h:47]   --->   Operation 100 'trunc' 'trunc_ln791_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%xor_ln791_5 = xor i5 %trunc_ln791_1, -16" [./pgconv.h:47]   --->   Operation 101 'xor' 'xor_ln791_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%trunc_ln791_8 = trunc i32 %b_V_read to i5" [./pgconv.h:47]   --->   Operation 102 'trunc' 'trunc_ln791_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln791_6 = xor i1 %trunc_ln791, true" [./pgconv.h:47]   --->   Operation 103 'xor' 'xor_ln791_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%trunc_ln791_9 = trunc i32 %b_V_read to i1" [./pgconv.h:47]   --->   Operation 104 'trunc' 'trunc_ln791_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%xor_ln791 = xor i6 %trunc_ln1357, %xor_ln791_1" [./pgconv.h:47]   --->   Operation 105 'xor' 'xor_ln791' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln700 = xor i1 %trunc_ln791_9, %xor_ln791_6" [./pgconv.h:47]   --->   Operation 106 'xor' 'xor_ln700' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%xor_ln700_1 = xor i5 %trunc_ln791_8, %xor_ln791_5" [./pgconv.h:47]   --->   Operation 107 'xor' 'xor_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%xor_ln700_2 = xor i4 %trunc_ln791_7, %xor_ln791_4" [./pgconv.h:47]   --->   Operation 108 'xor' 'xor_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%xor_ln700_3 = xor i3 %trunc_ln791_6, %xor_ln791_3" [./pgconv.h:47]   --->   Operation 109 'xor' 'xor_ln700_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln700_4 = xor i2 %trunc_ln791_5, %xor_ln791_2" [./pgconv.h:47]   --->   Operation 110 'xor' 'xor_ln700_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln700 = zext i1 %xor_ln700 to i2" [./pgconv.h:47]   --->   Operation 111 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %xor_ln700_4, i32 1)" [./pgconv.h:47]   --->   Operation 112 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln700_288 = zext i1 %tmp to i2" [./pgconv.h:47]   --->   Operation 113 'zext' 'zext_ln700_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %xor_ln700_3, i32 2)" [./pgconv.h:47]   --->   Operation 114 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%zext_ln700_289 = zext i1 %tmp_6 to i2" [./pgconv.h:47]   --->   Operation 115 'zext' 'zext_ln700_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %xor_ln700_2, i32 3)" [./pgconv.h:47]   --->   Operation 116 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_576)   --->   "%zext_ln700_290 = zext i1 %tmp_7 to i2" [./pgconv.h:47]   --->   Operation 117 'zext' 'zext_ln700_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %xor_ln700_1, i32 4)" [./pgconv.h:47]   --->   Operation 118 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%zext_ln700_291 = zext i1 %tmp_8 to i2" [./pgconv.h:47]   --->   Operation 119 'zext' 'zext_ln700_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %xor_ln791, i32 5)" [./pgconv.h:47]   --->   Operation 120 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_578)   --->   "%zext_ln700_292 = zext i1 %tmp_9 to i2" [./pgconv.h:47]   --->   Operation 121 'zext' 'zext_ln700_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %xor_ln769_41, i32 6)" [./pgconv.h:47]   --->   Operation 122 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%zext_ln700_293 = zext i1 %tmp_10 to i2" [./pgconv.h:47]   --->   Operation 123 'zext' 'zext_ln700_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %xor_ln769_40, i32 7)" [./pgconv.h:47]   --->   Operation 124 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_579)   --->   "%zext_ln700_294 = zext i1 %tmp_11 to i2" [./pgconv.h:47]   --->   Operation 125 'zext' 'zext_ln700_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %xor_ln769_39, i32 8)" [./pgconv.h:47]   --->   Operation 126 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%zext_ln700_295 = zext i1 %tmp_12 to i2" [./pgconv.h:47]   --->   Operation 127 'zext' 'zext_ln700_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %xor_ln769_38, i32 9)" [./pgconv.h:47]   --->   Operation 128 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_582)   --->   "%zext_ln700_296 = zext i1 %tmp_13 to i2" [./pgconv.h:47]   --->   Operation 129 'zext' 'zext_ln700_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %xor_ln769_37, i32 10)" [./pgconv.h:47]   --->   Operation 130 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%zext_ln700_297 = zext i1 %tmp_14 to i2" [./pgconv.h:47]   --->   Operation 131 'zext' 'zext_ln700_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %xor_ln769_36, i32 11)" [./pgconv.h:47]   --->   Operation 132 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_583)   --->   "%zext_ln700_298 = zext i1 %tmp_15 to i2" [./pgconv.h:47]   --->   Operation 133 'zext' 'zext_ln700_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %xor_ln769_35, i32 12)" [./pgconv.h:47]   --->   Operation 134 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%zext_ln700_299 = zext i1 %tmp_16 to i2" [./pgconv.h:47]   --->   Operation 135 'zext' 'zext_ln700_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %xor_ln769_34, i32 13)" [./pgconv.h:47]   --->   Operation 136 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_585)   --->   "%zext_ln700_300 = zext i1 %tmp_17 to i2" [./pgconv.h:47]   --->   Operation 137 'zext' 'zext_ln700_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %xor_ln769_33, i32 14)" [./pgconv.h:47]   --->   Operation 138 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%zext_ln700_301 = zext i1 %tmp_18 to i2" [./pgconv.h:47]   --->   Operation 139 'zext' 'zext_ln700_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %xor_ln769_32, i32 15)" [./pgconv.h:47]   --->   Operation 140 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_586)   --->   "%zext_ln700_302 = zext i1 %tmp_19 to i2" [./pgconv.h:47]   --->   Operation 141 'zext' 'zext_ln700_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %xor_ln769_31, i32 16)" [./pgconv.h:47]   --->   Operation 142 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%zext_ln700_303 = zext i1 %tmp_20 to i2" [./pgconv.h:47]   --->   Operation 143 'zext' 'zext_ln700_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %xor_ln769_30, i32 17)" [./pgconv.h:47]   --->   Operation 144 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_590)   --->   "%zext_ln700_304 = zext i1 %tmp_21 to i2" [./pgconv.h:47]   --->   Operation 145 'zext' 'zext_ln700_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %xor_ln769_29, i32 18)" [./pgconv.h:47]   --->   Operation 146 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%zext_ln700_305 = zext i1 %tmp_22 to i2" [./pgconv.h:47]   --->   Operation 147 'zext' 'zext_ln700_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %xor_ln769_28, i32 19)" [./pgconv.h:47]   --->   Operation 148 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_591)   --->   "%zext_ln700_306 = zext i1 %tmp_23 to i2" [./pgconv.h:47]   --->   Operation 149 'zext' 'zext_ln700_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %xor_ln769_27, i32 20)" [./pgconv.h:47]   --->   Operation 150 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%zext_ln700_307 = zext i1 %tmp_24 to i2" [./pgconv.h:47]   --->   Operation 151 'zext' 'zext_ln700_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %xor_ln769_26, i32 21)" [./pgconv.h:47]   --->   Operation 152 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_593)   --->   "%zext_ln700_308 = zext i1 %tmp_25 to i2" [./pgconv.h:47]   --->   Operation 153 'zext' 'zext_ln700_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %xor_ln769_25, i32 22)" [./pgconv.h:47]   --->   Operation 154 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%zext_ln700_309 = zext i1 %tmp_26 to i2" [./pgconv.h:47]   --->   Operation 155 'zext' 'zext_ln700_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %xor_ln769_24, i32 23)" [./pgconv.h:47]   --->   Operation 156 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_594)   --->   "%zext_ln700_310 = zext i1 %tmp_27 to i2" [./pgconv.h:47]   --->   Operation 157 'zext' 'zext_ln700_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %xor_ln769_23, i32 24)" [./pgconv.h:47]   --->   Operation 158 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%zext_ln700_311 = zext i1 %tmp_28 to i2" [./pgconv.h:47]   --->   Operation 159 'zext' 'zext_ln700_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %xor_ln769_22, i32 25)" [./pgconv.h:47]   --->   Operation 160 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_597)   --->   "%zext_ln700_312 = zext i1 %tmp_29 to i2" [./pgconv.h:47]   --->   Operation 161 'zext' 'zext_ln700_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 26)" [./pgconv.h:47]   --->   Operation 162 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln700_313 = zext i1 %tmp_30 to i2" [./pgconv.h:47]   --->   Operation 163 'zext' 'zext_ln700_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 27)" [./pgconv.h:47]   --->   Operation 164 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln700_314 = zext i1 %tmp_31 to i2" [./pgconv.h:47]   --->   Operation 165 'zext' 'zext_ln700_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 28)" [./pgconv.h:47]   --->   Operation 166 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln700_315 = zext i1 %tmp_32 to i2" [./pgconv.h:47]   --->   Operation 167 'zext' 'zext_ln700_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 29)" [./pgconv.h:47]   --->   Operation 168 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln700_316 = zext i1 %tmp_33 to i2" [./pgconv.h:47]   --->   Operation 169 'zext' 'zext_ln700_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 30)" [./pgconv.h:47]   --->   Operation 170 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln700_317 = zext i1 %tmp_34 to i2" [./pgconv.h:47]   --->   Operation 171 'zext' 'zext_ln700_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 31)" [./pgconv.h:47]   --->   Operation 172 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln700_318 = zext i1 %tmp_35 to i2" [./pgconv.h:47]   --->   Operation 173 'zext' 'zext_ln700_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700 = add i2 %zext_ln700, %zext_ln700_288" [./pgconv.h:47]   --->   Operation 174 'add' 'add_ln700' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln700_319 = zext i2 %add_ln700 to i3" [./pgconv.h:47]   --->   Operation 175 'zext' 'zext_ln700_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_576 = add i2 %zext_ln700_289, %zext_ln700_290" [./pgconv.h:47]   --->   Operation 176 'add' 'add_ln700_576' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln700_320 = zext i2 %add_ln700_576 to i3" [./pgconv.h:47]   --->   Operation 177 'zext' 'zext_ln700_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.62ns)   --->   "%add_ln700_577 = add i3 %zext_ln700_320, %zext_ln700_319" [./pgconv.h:47]   --->   Operation 178 'add' 'add_ln700_577' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln700_321 = zext i3 %add_ln700_577 to i4" [./pgconv.h:47]   --->   Operation 179 'zext' 'zext_ln700_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_578 = add i2 %zext_ln700_291, %zext_ln700_292" [./pgconv.h:47]   --->   Operation 180 'add' 'add_ln700_578' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln700_322 = zext i2 %add_ln700_578 to i3" [./pgconv.h:47]   --->   Operation 181 'zext' 'zext_ln700_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_579 = add i2 %zext_ln700_293, %zext_ln700_294" [./pgconv.h:47]   --->   Operation 182 'add' 'add_ln700_579' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln700_323 = zext i2 %add_ln700_579 to i3" [./pgconv.h:47]   --->   Operation 183 'zext' 'zext_ln700_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.62ns)   --->   "%add_ln700_580 = add i3 %zext_ln700_323, %zext_ln700_322" [./pgconv.h:47]   --->   Operation 184 'add' 'add_ln700_580' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln700_324 = zext i3 %add_ln700_580 to i4" [./pgconv.h:47]   --->   Operation 185 'zext' 'zext_ln700_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.74ns)   --->   "%add_ln700_581 = add i4 %zext_ln700_324, %zext_ln700_321" [./pgconv.h:47]   --->   Operation 186 'add' 'add_ln700_581' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln700_325 = zext i4 %add_ln700_581 to i5" [./pgconv.h:47]   --->   Operation 187 'zext' 'zext_ln700_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_582 = add i2 %zext_ln700_295, %zext_ln700_296" [./pgconv.h:47]   --->   Operation 188 'add' 'add_ln700_582' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln700_326 = zext i2 %add_ln700_582 to i3" [./pgconv.h:47]   --->   Operation 189 'zext' 'zext_ln700_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_583 = add i2 %zext_ln700_297, %zext_ln700_298" [./pgconv.h:47]   --->   Operation 190 'add' 'add_ln700_583' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln700_327 = zext i2 %add_ln700_583 to i3" [./pgconv.h:47]   --->   Operation 191 'zext' 'zext_ln700_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.62ns)   --->   "%add_ln700_584 = add i3 %zext_ln700_327, %zext_ln700_326" [./pgconv.h:47]   --->   Operation 192 'add' 'add_ln700_584' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln700_328 = zext i3 %add_ln700_584 to i4" [./pgconv.h:47]   --->   Operation 193 'zext' 'zext_ln700_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_585 = add i2 %zext_ln700_299, %zext_ln700_300" [./pgconv.h:47]   --->   Operation 194 'add' 'add_ln700_585' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln700_329 = zext i2 %add_ln700_585 to i3" [./pgconv.h:47]   --->   Operation 195 'zext' 'zext_ln700_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_586 = add i2 %zext_ln700_301, %zext_ln700_302" [./pgconv.h:47]   --->   Operation 196 'add' 'add_ln700_586' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln700_330 = zext i2 %add_ln700_586 to i3" [./pgconv.h:47]   --->   Operation 197 'zext' 'zext_ln700_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.62ns)   --->   "%add_ln700_587 = add i3 %zext_ln700_330, %zext_ln700_329" [./pgconv.h:47]   --->   Operation 198 'add' 'add_ln700_587' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln700_331 = zext i3 %add_ln700_587 to i4" [./pgconv.h:47]   --->   Operation 199 'zext' 'zext_ln700_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.74ns)   --->   "%add_ln700_588 = add i4 %zext_ln700_331, %zext_ln700_328" [./pgconv.h:47]   --->   Operation 200 'add' 'add_ln700_588' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln700_332 = zext i4 %add_ln700_588 to i5" [./pgconv.h:47]   --->   Operation 201 'zext' 'zext_ln700_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.86ns)   --->   "%add_ln700_589 = add i5 %zext_ln700_332, %zext_ln700_325" [./pgconv.h:47]   --->   Operation 202 'add' 'add_ln700_589' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_590 = add i2 %zext_ln700_303, %zext_ln700_304" [./pgconv.h:47]   --->   Operation 203 'add' 'add_ln700_590' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln700_334 = zext i2 %add_ln700_590 to i3" [./pgconv.h:47]   --->   Operation 204 'zext' 'zext_ln700_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_591 = add i2 %zext_ln700_305, %zext_ln700_306" [./pgconv.h:47]   --->   Operation 205 'add' 'add_ln700_591' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln700_335 = zext i2 %add_ln700_591 to i3" [./pgconv.h:47]   --->   Operation 206 'zext' 'zext_ln700_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.62ns)   --->   "%add_ln700_592 = add i3 %zext_ln700_335, %zext_ln700_334" [./pgconv.h:47]   --->   Operation 207 'add' 'add_ln700_592' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln700_336 = zext i3 %add_ln700_592 to i4" [./pgconv.h:47]   --->   Operation 208 'zext' 'zext_ln700_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_593 = add i2 %zext_ln700_307, %zext_ln700_308" [./pgconv.h:47]   --->   Operation 209 'add' 'add_ln700_593' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln700_337 = zext i2 %add_ln700_593 to i3" [./pgconv.h:47]   --->   Operation 210 'zext' 'zext_ln700_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_594 = add i2 %zext_ln700_309, %zext_ln700_310" [./pgconv.h:47]   --->   Operation 211 'add' 'add_ln700_594' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln700_338 = zext i2 %add_ln700_594 to i3" [./pgconv.h:47]   --->   Operation 212 'zext' 'zext_ln700_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.62ns)   --->   "%add_ln700_595 = add i3 %zext_ln700_338, %zext_ln700_337" [./pgconv.h:47]   --->   Operation 213 'add' 'add_ln700_595' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln700_339 = zext i3 %add_ln700_595 to i4" [./pgconv.h:47]   --->   Operation 214 'zext' 'zext_ln700_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.74ns)   --->   "%add_ln700_596 = add i4 %zext_ln700_339, %zext_ln700_336" [./pgconv.h:47]   --->   Operation 215 'add' 'add_ln700_596' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln700_340 = zext i4 %add_ln700_596 to i5" [./pgconv.h:47]   --->   Operation 216 'zext' 'zext_ln700_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln700_597 = add i2 %zext_ln700_311, %zext_ln700_312" [./pgconv.h:47]   --->   Operation 217 'add' 'add_ln700_597' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln700_341 = zext i2 %add_ln700_597 to i3" [./pgconv.h:47]   --->   Operation 218 'zext' 'zext_ln700_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.62ns)   --->   "%add_ln700_598 = add i2 %zext_ln700_313, %zext_ln700_314" [./pgconv.h:47]   --->   Operation 219 'add' 'add_ln700_598' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln700_342 = zext i2 %add_ln700_598 to i3" [./pgconv.h:47]   --->   Operation 220 'zext' 'zext_ln700_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.62ns)   --->   "%add_ln700_599 = add i3 %zext_ln700_342, %zext_ln700_341" [./pgconv.h:47]   --->   Operation 221 'add' 'add_ln700_599' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln700_343 = zext i3 %add_ln700_599 to i4" [./pgconv.h:47]   --->   Operation 222 'zext' 'zext_ln700_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.62ns)   --->   "%add_ln700_600 = add i2 %zext_ln700_315, %zext_ln700_316" [./pgconv.h:47]   --->   Operation 223 'add' 'add_ln700_600' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln700_344 = zext i2 %add_ln700_600 to i3" [./pgconv.h:47]   --->   Operation 224 'zext' 'zext_ln700_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.62ns)   --->   "%add_ln700_601 = add i2 %zext_ln700_317, %zext_ln700_318" [./pgconv.h:47]   --->   Operation 225 'add' 'add_ln700_601' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln700_345 = zext i2 %add_ln700_601 to i3" [./pgconv.h:47]   --->   Operation 226 'zext' 'zext_ln700_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.62ns)   --->   "%add_ln700_602 = add i3 %zext_ln700_345, %zext_ln700_344" [./pgconv.h:47]   --->   Operation 227 'add' 'add_ln700_602' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln700_346 = zext i3 %add_ln700_602 to i4" [./pgconv.h:47]   --->   Operation 228 'zext' 'zext_ln700_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.74ns)   --->   "%add_ln700_603 = add i4 %zext_ln700_346, %zext_ln700_343" [./pgconv.h:47]   --->   Operation 229 'add' 'add_ln700_603' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln700_347 = zext i4 %add_ln700_603 to i5" [./pgconv.h:47]   --->   Operation 230 'zext' 'zext_ln700_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.86ns)   --->   "%add_ln700_604 = add i5 %zext_ln700_347, %zext_ln700_340" [./pgconv.h:47]   --->   Operation 231 'add' 'add_ln700_604' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln700_333 = zext i5 %add_ln700_589 to i6" [./pgconv.h:47]   --->   Operation 232 'zext' 'zext_ln700_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln700_348 = zext i5 %add_ln700_604 to i6" [./pgconv.h:47]   --->   Operation 233 'zext' 'zext_ln700_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.87ns)   --->   "%add_ln700_31 = add i6 %zext_ln700_348, %zext_ln700_333" [./pgconv.h:47]   --->   Operation 234 'add' 'add_ln700_31' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "ret i6 %add_ln700_31" [./pgconv.h:49]   --->   Operation 235 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.27ns
The critical path consists of the following:
	wire read on port 'w_V' (./pgconv.h:44) [3]  (0 ns)
	'xor' operation ('xor_ln769', ./pgconv.h:44) [27]  (0 ns)
	'xor' operation ('r.V', ./pgconv.h:44) [68]  (0.401 ns)
	'add' operation ('add_ln700_601', ./pgconv.h:47) [226]  (0.625 ns)
	'add' operation ('add_ln700_602', ./pgconv.h:47) [228]  (0.625 ns)
	'add' operation ('add_ln700_603', ./pgconv.h:47) [230]  (0.746 ns)
	'add' operation ('add_ln700_604', ./pgconv.h:47) [232]  (0.868 ns)

 <State 2>: 0.878ns
The critical path consists of the following:
	'add' operation ('add_ln700_31', ./pgconv.h:47) [234]  (0.878 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
