Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ea1e44202b1e4dbfbd38e0324fa497b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Top_EncoderDecoder_behav xil_defaultlib.TB_Top_EncoderDecoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LSFR_15bit
Compiling module xil_defaultlib.Encoder
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Top_EncoderDecoder
Compiling module xil_defaultlib.TB_Top_EncoderDecoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Top_EncoderDecoder_behav
