
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001342                       # Number of seconds simulated
sim_ticks                                  1342265500                       # Number of ticks simulated
final_tick                                 1342265500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  77245                       # Simulator instruction rate (inst/s)
host_op_rate                                   146586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100166736                       # Simulator tick rate (ticks/s)
host_mem_usage                                 710308                       # Number of bytes of host memory used
host_seconds                                    13.40                       # Real time elapsed on the host
sim_insts                                     1035109                       # Number of instructions simulated
sim_ops                                       1964291                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          117376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              152832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       117376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         117376                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1834                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2388                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           87446187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           26415042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              113861229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      87446187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          87446187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          87446187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          26415042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             113861229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1834.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       554.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4883                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2388                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  152832                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   152832                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                262                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                279                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                167                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                59                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1342172500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2388                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1674                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      592                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      103                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          562                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     266.704626                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    164.322805                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    284.300615                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           225     40.04%     40.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          144     25.62%     65.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           51      9.07%     74.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           32      5.69%     80.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           34      6.05%     86.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           22      3.91%     90.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      1.42%     91.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.78%     93.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           36      6.41%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           562                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       117376                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35456                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 87446187.062097623944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 26415042.329554025084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1834                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          554                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     65198250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     35568500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35549.75                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     64203.07                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      55991750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                100766750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11940000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      23447.13                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 42197.13                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        113.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     113.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.89                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.89                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1813                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.92                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      562048.79                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.92                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2377620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1233375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10624320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23374560                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1667520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        116165430                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         33858720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         232020300                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               452053845                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             336.784224                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1286478500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2994500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13000000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     943740000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     88166500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       39617750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    254746750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1727880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    899415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6426000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          71298240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              26138490                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4917120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        226204500                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        135440160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         119832420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               592884225                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             441.704138                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1272087750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      10026250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       30160000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     423368250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    352705000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       29941750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    496064250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  403329                       # Number of BP lookups
system.cpu.branchPred.condPredicted            403329                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             61833                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               186255                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  152666                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              26863                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          186255                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              71182                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           115073                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29947                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      404296                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      303471                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2349                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           314                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      356169                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           428                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1342265500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2684532                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             197640                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2012977                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      403329                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             223848                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2349551                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  125292                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  232                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3015                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    355862                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2368                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2613238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.537543                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.795842                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   502752     19.24%     19.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   203006      7.77%     27.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1907480     72.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2613238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.150242                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.749843                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   361449                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                268559                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1798571                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                122013                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  62646                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3527277                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                215523                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  62646                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   593398                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   66455                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2001                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1684348                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                204390                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3305437                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                107999                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    69                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  75014                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     19                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78248                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1000                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             3011546                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7851048                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5775354                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5309                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1750547                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1260999                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 40                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             39                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    175394                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               580318                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              365389                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             62181                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21481                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3087598                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 586                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2376956                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            120557                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1123892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1949512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            570                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2613238                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.909583                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.762762                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              889022     34.02%     34.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1071476     41.00%     75.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              652740     24.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2613238                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  718746     79.51%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    251      0.03%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     26      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 132220     14.63%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 52669      5.83%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9183      0.39%      0.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1613774     67.89%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1554      0.07%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    76      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  869      0.04%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  296      0.01%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 287      0.01%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               438501     18.45%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              310458     13.06%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1407      0.06%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            533      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2376956                       # Type of FU issued
system.cpu.iq.rate                           0.885427                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      903933                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.380290                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8384297                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4205637                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2219721                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7343                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               7176                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2752                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3267990                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3716                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           146799                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       241055                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          679                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          756                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        75149                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          122                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           169                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  62646                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   39031                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4094                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3088184                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             62224                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                580318                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               365389                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                218                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    435                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3126                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            756                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          27578                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        37887                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                65465                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2245835                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                403970                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            131121                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       707387                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   197406                       # Number of branches executed
system.cpu.iew.exec_stores                     303417                       # Number of stores executed
system.cpu.iew.exec_rate                     0.836583                       # Inst execution rate
system.cpu.iew.wb_sent                        2228006                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2222473                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1525345                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2704006                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.827881                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.564106                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1014880                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             62027                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2518090                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.780072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.882812                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1319043     52.38%     52.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       433803     17.23%     69.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       765244     30.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2518090                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1035109                       # Number of instructions committed
system.cpu.commit.committedOps                1964291                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         629503                       # Number of memory references committed
system.cpu.commit.loads                        339263                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     187086                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2460                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1947020                       # Number of committed integer instructions.
system.cpu.commit.function_calls                70179                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5141      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1326762     67.54%     67.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1481      0.08%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.04%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.01%     67.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.01%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          338635     17.24%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         289764     14.75%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          628      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          476      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1964291                       # Class of committed instruction
system.cpu.commit.bw_lim_events                765244                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4732017                       # The number of ROB reads
system.cpu.rob.rob_writes                     6053635                       # The number of ROB writes
system.cpu.timesIdled                             834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           71294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1035109                       # Number of Instructions Simulated
system.cpu.committedOps                       1964291                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.593478                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.593478                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.385583                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.385583                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3918511                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1691058                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3443                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1989                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    332950                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   310912                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1054830                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.992490                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              538428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12020                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.794343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.992490                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4373436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4373436                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       239399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239399                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       286993                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         286993                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       526392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           526392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       526392                       # number of overall hits
system.cpu.dcache.overall_hits::total          526392                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15497                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3288                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        18785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18785                       # number of overall misses
system.cpu.dcache.overall_misses::total         18785                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    212090500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    212090500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     80784000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     80784000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    292874500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    292874500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    292874500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    292874500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       254896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       254896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       545177                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       545177                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       545177                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       545177                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060797                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011327                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034457                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13685.906950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13685.906950                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24569.343066                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24569.343066                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15590.870375                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15590.870375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15590.870375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15590.870375                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               146                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.554795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11138                       # number of writebacks
system.cpu.dcache.writebacks::total             11138                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6623                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6623                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          131                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6754                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6754                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6754                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6754                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8874                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8874                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3157                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        12031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12031                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12031                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    122231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    122231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     76758000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     76758000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    198989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    198989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    198989000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    198989000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022068                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022068                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022068                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022068                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13774.059049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13774.059049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24313.588850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24313.588850                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16539.689136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16539.689136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16539.689136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16539.689136                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12004                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.288111                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              355184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4141                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.772519                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.288111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          170                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2851029                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2851029                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       351043                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          351043                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       351043                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           351043                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       351043                       # number of overall hits
system.cpu.icache.overall_hits::total          351043                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4818                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4818                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4818                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4818                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4818                       # number of overall misses
system.cpu.icache.overall_misses::total          4818                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    220283999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    220283999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    220283999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    220283999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    220283999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    220283999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       355861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       355861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       355861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       355861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       355861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       355861                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013539                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013539                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013539                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013539                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013539                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013539                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45721.045870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45721.045870                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45721.045870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45721.045870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45721.045870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45721.045870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          652                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          676                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          676                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          676                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          676                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          676                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          676                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4142                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4142                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4142                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4142                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4142                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    183301999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    183301999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    183301999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    183301999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    183301999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    183301999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011639                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011639                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011639                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011639                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011639                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011639                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44254.466200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44254.466200                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44254.466200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44254.466200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44254.466200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44254.466200                       # average overall mshr miss latency
system.cpu.icache.replacements                   3607                       # number of replacements
system.l2bus.snoop_filter.tot_requests          31784                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        15623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          565                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               13013                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11139                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4476                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                11                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3148                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3148                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          13014                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11880                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        36039                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   47919                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       264448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1481088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1745536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                34                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              16177                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035668                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.185467                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    15600     96.43%     96.43% # Request fanout histogram
system.l2bus.snoop_fanout::1                      577      3.57%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                16177                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             38170000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            10379945                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            30052499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2002.404523                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27274                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2388                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.421273                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1523.319409                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   479.085115                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.371904                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.116964                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.488868                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2103                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               220588                       # Number of tag accesses
system.l2cache.tags.data_accesses              220588                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        11139                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11139                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2799                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2799                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2297                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8651                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        10948                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2297                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           11450                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               13747                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2297                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          11450                       # number of overall hits
system.l2cache.overall_hits::total              13747                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          341                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            341                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1835                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          213                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2048                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1835                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           554                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2389                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1835                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          554                       # number of overall misses
system.l2cache.overall_misses::total             2389                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     43164000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     43164000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    153624500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19102500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    172727000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    153624500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     62266500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    215891000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    153624500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     62266500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    215891000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        11139                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11139                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3140                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3140                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4132                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8864                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        12996                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         4132                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12004                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           16136                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4132                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12004                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          16136                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.108599                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.108599                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.444095                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.024030                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.157587                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.444095                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.046151                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.148054                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.444095                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.046151                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.148054                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 126580.645161                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 126580.645161                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83719.073569                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89683.098592                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84339.355469                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83719.073569                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 112394.404332                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 90368.773545                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83719.073569                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 112394.404332                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 90368.773545                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          341                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          341                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1835                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          213                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2048                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1835                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          554                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2389                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1835                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          554                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2389                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     42482000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     42482000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    149956500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18676500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    168633000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    149956500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     61158500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    211115000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    149956500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     61158500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    211115000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.108599                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.108599                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.444095                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.024030                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.157587                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.444095                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.046151                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.148054                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.444095                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.046151                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.148054                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 124580.645161                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 124580.645161                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81720.163488                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87683.098592                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82340.332031                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81720.163488                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 110394.404332                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 88369.610716                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81720.163488                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 110394.404332                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 88369.610716                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2392                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                2047                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                341                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               341                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           2047                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4780                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       152832                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2388                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2388    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2388                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1196000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5970000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2005.050255                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2388                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2388                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1525.147057                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   479.903198                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.046544                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014645                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.061189                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2388                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2107                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.072876                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                40596                       # Number of tag accesses
system.l3cache.tags.data_accesses               40596                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          341                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            341                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1834                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          213                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         2047                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1834                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           554                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2388                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1834                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          554                       # number of overall misses
system.l3cache.overall_misses::total             2388                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39413000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39413000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    133450500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16759500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    150210000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    133450500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     56172500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    189623000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    133450500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     56172500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    189623000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          341                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          341                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1834                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          213                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         2047                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1834                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          554                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2388                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1834                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          554                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2388                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 115580.645161                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 115580.645161                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72764.721919                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78683.098592                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73380.556913                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72764.721919                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 101394.404332                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 79406.616415                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72764.721919                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 101394.404332                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 79406.616415                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          341                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          341                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1834                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          213                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         2047                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1834                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          554                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2388                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1834                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          554                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2388                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     38731000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     38731000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    129782500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16333500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    146116000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    129782500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     55064500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    184847000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    129782500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     55064500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    184847000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 113580.645161                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 113580.645161                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70764.721919                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76683.098592                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71380.556913                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70764.721919                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 99394.404332                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 77406.616415                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70764.721919                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 99394.404332                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 77406.616415                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2388                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1342265500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2047                       # Transaction distribution
system.membus.trans_dist::ReadExReq               341                       # Transaction distribution
system.membus.trans_dist::ReadExResp              341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2047                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       152832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       152832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  152832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2388                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1194000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6470250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
