$date
	Tue Jan 05 17:47:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module edge_moore_test $end
$var wire 1 ! ticc $end
$var reg 1 " clk $end
$var reg 1 # level $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # level $end
$var wire 1 $ reset $end
$var reg 2 % r_contents [1:0] $end
$var reg 2 & r_next [1:0] $end
$var reg 1 ! ticc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
0#
0"
x!
$end
#500
1"
#1000
b0 &
0!
b0 %
1$
0"
#1100
b1 &
1#
0$
#1500
1!
b10 &
b1 %
1"
#1600
0#
#2000
0"
#2500
b0 &
0!
b10 %
1"
#3000
0"
#3500
b0 %
1"
#4000
0"
#4500
1"
#5000
0"
#5500
1"
#6000
0"
#6100
b1 &
1#
#6200
b0 &
0#
#6500
1"
#7000
0"
#7500
1"
#8000
0"
#8200
