@echo off
REM ****************************************************************************
REM Vivado (TM) v2019.2 (64-bit)
REM
REM Filename    : elaborate.bat
REM Simulator   : Xilinx Vivado Simulator
REM Description : Script for elaborating the compiled design
REM
REM Generated by Vivado on Tue Nov 24 00:52:46 +0100 2020
REM SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
REM
REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
REM
REM usage: elaborate.bat
REM
REM ****************************************************************************
echo "xelab -wto a9e72c5135fb4092bf0420b875bf3a2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_2_0 -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L fifo_generator_v13_2_5 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_design_1_behav xil_defaultlib.test_design_1 xil_defaultlib.glbl -log elaborate.log"
call xelab  -wto a9e72c5135fb4092bf0420b875bf3a2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_2_0 -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L fifo_generator_v13_2_5 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_design_1_behav xil_defaultlib.test_design_1 xil_defaultlib.glbl -log elaborate.log
if "%errorlevel%"=="0" goto SUCCESS
if "%errorlevel%"=="1" goto END
:END
exit 1
:SUCCESS
exit 0
