{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617271638841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617271638842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 14:37:18 2021 " "Processing started: Thu Apr 01 14:37:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617271638842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271638842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BRGCKT -c BRGCKT " "Command: quartus_map --read_settings_files=on --write_settings_files=off BRGCKT -c BRGCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271638842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617271639421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617271639421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project1/quartus/abrckt/abrckt.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project1/quartus/abrckt/abrckt.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABRCKT " "Found entity 1: ABRCKT" {  } { { "../ABRCKT/ABRCKT.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/ABRCKT/ABRCKT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271655773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271655773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project1/quartus/counter/counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project1/quartus/counter/counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Counter/Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271655774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271655774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project1/model sim/uart/datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file /files/university/term 4/dld lab/projects/project1/model sim/uart/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../../Model Sim/UART/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271655777 ""} { "Info" "ISGN_ENTITY_NAME" "2 SimpleCounter " "Found entity 2: SimpleCounter" {  } { { "../../Model Sim/UART/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271655777 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register " "Found entity 3: Register" {  } { { "../../Model Sim/UART/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271655777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271655777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project1/model sim/uart/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project1/model sim/uart/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../Model Sim/UART/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271655780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271655780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brgckt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file brgckt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BRGCKT " "Found entity 1: BRGCKT" {  } { { "BRGCKT.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/BRGCKT/BRGCKT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271655782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271655782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BRGCKT " "Elaborating entity \"BRGCKT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617271655851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT ABRCKT:inst " "Elaborating entity \"ABRCKT\" for hierarchy \"ABRCKT:inst\"" {  } { { "BRGCKT.bdf" "inst" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/BRGCKT/BRGCKT.bdf" { { 224 296 472 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller ABRCKT:inst\|Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"ABRCKT:inst\|Controller:controller\"" {  } { { "../ABRCKT/ABRCKT.v" "controller" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/ABRCKT/ABRCKT.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath ABRCKT:inst\|DataPath:data_path " "Elaborating entity \"DataPath\" for hierarchy \"ABRCKT:inst\|DataPath:data_path\"" {  } { { "../ABRCKT/ABRCKT.v" "data_path" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/ABRCKT/ABRCKT.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleCounter ABRCKT:inst\|DataPath:data_path\|SimpleCounter:counter " "Elaborating entity \"SimpleCounter\" for hierarchy \"ABRCKT:inst\|DataPath:data_path\|SimpleCounter:counter\"" {  } { { "../../Model Sim/UART/DataPath.v" "counter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DataPath.v(14) " "Verilog HDL assignment warning at DataPath.v(14): truncated value with size 32 to match size of target (8)" {  } { { "../../Model Sim/UART/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617271655931 "|BRGCKT|ABRCKT:inst|DataPath:data_path|SimpleCounter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ABRCKT:inst\|DataPath:data_path\|Register:register " "Elaborating entity \"Register\" for hierarchy \"ABRCKT:inst\|DataPath:data_path\|Register:register\"" {  } { { "../../Model Sim/UART/DataPath.v" "register" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst2 " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst2\"" {  } { { "BRGCKT.bdf" "inst2" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/BRGCKT/BRGCKT.bdf" { { 240 688 824 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655934 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74193 MSB " "Block or symbol \"74193\" of instance \"MSB\" overlaps another block or symbol" {  } { { "../Counter/Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 176 944 1064 336 "MSB" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1617271655935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 Counter:inst2\|7476:inst " "Elaborating entity \"7476\" for hierarchy \"Counter:inst2\|7476:inst\"" {  } { { "../Counter/Counter.bdf" "inst" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 64 1184 1304 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst2\|7476:inst " "Elaborated megafunction instantiation \"Counter:inst2\|7476:inst\"" {  } { { "../Counter/Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 64 1184 1304 256 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 Counter:inst2\|7404:not " "Elaborating entity \"7404\" for hierarchy \"Counter:inst2\|7404:not\"" {  } { { "../Counter/Counter.bdf" "not" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 136 1104 1152 168 "not" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst2\|7404:not " "Elaborated megafunction instantiation \"Counter:inst2\|7404:not\"" {  } { { "../Counter/Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 136 1104 1152 168 "not" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271655998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 Counter:inst2\|74193:MSB " "Elaborating entity \"74193\" for hierarchy \"Counter:inst2\|74193:MSB\"" {  } { { "../Counter/Counter.bdf" "MSB" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 176 944 1064 336 "MSB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271656026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst2\|74193:MSB " "Elaborated megafunction instantiation \"Counter:inst2\|74193:MSB\"" {  } { { "../Counter/Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 176 944 1064 336 "MSB" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271656028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 Counter:inst2\|7408:inst6 " "Elaborating entity \"7408\" for hierarchy \"Counter:inst2\|7408:inst6\"" {  } { { "../Counter/Counter.bdf" "inst6" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 8 960 1024 48 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271656062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst2\|7408:inst6 " "Elaborated megafunction instantiation \"Counter:inst2\|7408:inst6\"" {  } { { "../Counter/Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 8 960 1024 48 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271656064 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst2\|74193:MSB\|25 Counter:inst2\|74193:MSB\|25~_emulated Counter:inst2\|74193:MSB\|25~1 " "Register \"Counter:inst2\|74193:MSB\|25\" is converted into an equivalent circuit using register \"Counter:inst2\|74193:MSB\|25~_emulated\" and latch \"Counter:inst2\|74193:MSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617271656819 "|BRGCKT|Counter:inst2|74193:MSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst2\|74193:MSB\|26 Counter:inst2\|74193:MSB\|26~_emulated Counter:inst2\|74193:MSB\|26~1 " "Register \"Counter:inst2\|74193:MSB\|26\" is converted into an equivalent circuit using register \"Counter:inst2\|74193:MSB\|26~_emulated\" and latch \"Counter:inst2\|74193:MSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617271656819 "|BRGCKT|Counter:inst2|74193:MSB|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst2\|74193:MSB\|24 Counter:inst2\|74193:MSB\|24~_emulated Counter:inst2\|74193:MSB\|24~1 " "Register \"Counter:inst2\|74193:MSB\|24\" is converted into an equivalent circuit using register \"Counter:inst2\|74193:MSB\|24~_emulated\" and latch \"Counter:inst2\|74193:MSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617271656819 "|BRGCKT|Counter:inst2|74193:MSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst2\|74193:MSB\|23 Counter:inst2\|74193:MSB\|23~_emulated Counter:inst2\|74193:MSB\|23~1 " "Register \"Counter:inst2\|74193:MSB\|23\" is converted into an equivalent circuit using register \"Counter:inst2\|74193:MSB\|23~_emulated\" and latch \"Counter:inst2\|74193:MSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617271656819 "|BRGCKT|Counter:inst2|74193:MSB|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst2\|74193:LSB\|25 Counter:inst2\|74193:LSB\|25~_emulated Counter:inst2\|74193:LSB\|25~1 " "Register \"Counter:inst2\|74193:LSB\|25\" is converted into an equivalent circuit using register \"Counter:inst2\|74193:LSB\|25~_emulated\" and latch \"Counter:inst2\|74193:LSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617271656819 "|BRGCKT|Counter:inst2|74193:LSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst2\|74193:LSB\|26 Counter:inst2\|74193:LSB\|26~_emulated Counter:inst2\|74193:LSB\|26~1 " "Register \"Counter:inst2\|74193:LSB\|26\" is converted into an equivalent circuit using register \"Counter:inst2\|74193:LSB\|26~_emulated\" and latch \"Counter:inst2\|74193:LSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617271656819 "|BRGCKT|Counter:inst2|74193:LSB|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst2\|74193:LSB\|24 Counter:inst2\|74193:LSB\|24~_emulated Counter:inst2\|74193:LSB\|24~1 " "Register \"Counter:inst2\|74193:LSB\|24\" is converted into an equivalent circuit using register \"Counter:inst2\|74193:LSB\|24~_emulated\" and latch \"Counter:inst2\|74193:LSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617271656819 "|BRGCKT|Counter:inst2|74193:LSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst2\|74193:LSB\|23 Counter:inst2\|74193:LSB\|23~_emulated Counter:inst2\|74193:LSB\|23~1 " "Register \"Counter:inst2\|74193:LSB\|23\" is converted into an equivalent circuit using register \"Counter:inst2\|74193:LSB\|23~_emulated\" and latch \"Counter:inst2\|74193:LSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617271656819 "|BRGCKT|Counter:inst2|74193:LSB|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1617271656819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617271656982 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617271657359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617271658065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271658065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617271658224 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617271658224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617271658224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617271658224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617271658287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 14:37:38 2021 " "Processing ended: Thu Apr 01 14:37:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617271658287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617271658287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617271658287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271658287 ""}
