{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510969523292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510969523308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 17:45:22 2017 " "Processing started: Fri Nov 17 17:45:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510969523308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510969523308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Project2 " "Command: quartus_sta Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510969523308 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1510969523464 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL " "Ignored assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969524339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969524339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969524339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969524339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969524339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969524339 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1510969524339 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_0002 " "Ignored assignments for entity \"PLL_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_0002 -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_0002 -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969524339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_0002 -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_0002 -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969524339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_0002 -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_0002 -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969524339 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1510969524339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1510969524527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510969524589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510969524589 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1510969526230 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1510969526230 "|Project2|SW[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1510969526245 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1510969526245 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1510969526245 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1510969526261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 288.386 " "Worst-case setup slack is 288.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  288.386         0.000 Clock10  " "  288.386         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510969526307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 8.858 " "Worst-case hold slack is 8.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.858         0.000 Clock10  " "    8.858         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510969526323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969526323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969526339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969526339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 288.386 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 288.386" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 288.386  " "Path #1: Setup slack is 288.386 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[0\] " "From Node    : SW\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "  -100.000   -100.000  F  iExt  SW\[0\] " "  -100.000   -100.000  F  iExt  SW\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "  -100.000      0.000 FF    IC  SW\[0\]~input\|i " "  -100.000      0.000 FF    IC  SW\[0\]~input\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -98.997      1.003 FF  CELL  SW\[0\]~input\|o " "   -98.997      1.003 FF  CELL  SW\[0\]~input\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -94.371      4.626 FF    IC  SW\[0\]~inputCLKENA0\|inclk " "   -94.371      4.626 FF    IC  SW\[0\]~inputCLKENA0\|inclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -94.048      0.323 FF  CELL  SW\[0\]~inputCLKENA0\|outclk " "   -94.048      0.323 FF  CELL  SW\[0\]~inputCLKENA0\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -91.906      2.142 FF    IC  LEDR\[1\]~output\|i " "   -91.906      2.142 FF    IC  LEDR\[1\]~output\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -88.386      3.520 FF  CELL  LEDR\[1\]~output\|o " "   -88.386      3.520 FF  CELL  LEDR\[1\]~output\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -88.386      0.000 FF  CELL  LEDR\[1\] " "   -88.386      0.000 FF  CELL  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  F  oExt  LEDR\[1\] " "   200.000    100.000  F  oExt  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   -88.386 " "Data Arrival Time  :   -88.386" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   288.386  " "Slack              :   288.386 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526402 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 8.858 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 8.858" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 8.858  " "Path #1: Hold slack is 8.858 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[0\] " "From Node    : SW\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  SW\[0\] " "     0.000      0.000  R  iExt  SW\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  SW\[0\]~input\|i " "     0.000      0.000 RR    IC  SW\[0\]~input\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.734      0.734 RR  CELL  SW\[0\]~input\|o " "     0.734      0.734 RR  CELL  SW\[0\]~input\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.968      2.234 RR    IC  SW\[0\]~inputCLKENA0\|inclk " "     2.968      2.234 RR    IC  SW\[0\]~inputCLKENA0\|inclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.292 RR  CELL  SW\[0\]~inputCLKENA0\|outclk " "     3.260      0.292 RR  CELL  SW\[0\]~inputCLKENA0\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.475      2.215 RR    IC  LEDR\[1\]~output\|i " "     5.475      2.215 RR    IC  LEDR\[1\]~output\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.858      3.383 RR  CELL  LEDR\[1\]~output\|o " "     8.858      3.383 RR  CELL  LEDR\[1\]~output\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.858      0.000 RR  CELL  LEDR\[1\] " "     8.858      0.000 RR  CELL  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  LEDR\[1\] " "     0.000      0.000  R  oExt  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.858 " "Data Arrival Time  :     8.858" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.858  " "Slack              :     8.858 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969526417 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1510969526417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1510969526480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1510969531651 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1510969531823 "|Project2|SW[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1510969531823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 285.074 " "Worst-case setup slack is 285.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969531871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969531871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  285.074         0.000 Clock10  " "  285.074         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969531871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510969531871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 11.937 " "Worst-case hold slack is 11.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969531901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969531901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.937         0.000 Clock10  " "   11.937         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969531901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510969531901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969531901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969531917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969531933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 285.074 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 285.074" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 285.074  " "Path #1: Setup slack is 285.074 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[0\] " "From Node    : SW\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "  -100.000   -100.000  F  iExt  SW\[0\] " "  -100.000   -100.000  F  iExt  SW\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "  -100.000      0.000 FF    IC  SW\[0\]~input\|i " "  -100.000      0.000 FF    IC  SW\[0\]~input\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -95.361      4.639 FF  CELL  SW\[0\]~input\|o " "   -95.361      4.639 FF  CELL  SW\[0\]~input\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -90.828      4.533 FF    IC  SW\[0\]~inputCLKENA0\|inclk " "   -90.828      4.533 FF    IC  SW\[0\]~inputCLKENA0\|inclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -90.487      0.341 FF  CELL  SW\[0\]~inputCLKENA0\|outclk " "   -90.487      0.341 FF  CELL  SW\[0\]~inputCLKENA0\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -88.373      2.114 FF    IC  LEDR\[1\]~output\|i " "   -88.373      2.114 FF    IC  LEDR\[1\]~output\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -85.074      3.299 FF  CELL  LEDR\[1\]~output\|o " "   -85.074      3.299 FF  CELL  LEDR\[1\]~output\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -85.074      0.000 FF  CELL  LEDR\[1\] " "   -85.074      0.000 FF  CELL  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  F  oExt  LEDR\[1\] " "   200.000    100.000  F  oExt  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   -85.074 " "Data Arrival Time  :   -85.074" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   285.074  " "Slack              :   285.074 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 11.937 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 11.937" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 11.937  " "Path #1: Hold slack is 11.937 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[0\] " "From Node    : SW\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  SW\[0\] " "     0.000      0.000  R  iExt  SW\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  SW\[0\]~input\|i " "     0.000      0.000 RR    IC  SW\[0\]~input\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.070      4.070 RR  CELL  SW\[0\]~input\|o " "     4.070      4.070 RR  CELL  SW\[0\]~input\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.208      2.138 RR    IC  SW\[0\]~inputCLKENA0\|inclk " "     6.208      2.138 RR    IC  SW\[0\]~inputCLKENA0\|inclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.520      0.312 RR  CELL  SW\[0\]~inputCLKENA0\|outclk " "     6.520      0.312 RR  CELL  SW\[0\]~inputCLKENA0\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.758      2.238 RR    IC  LEDR\[1\]~output\|i " "     8.758      2.238 RR    IC  LEDR\[1\]~output\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.937      3.179 RR  CELL  LEDR\[1\]~output\|o " "    11.937      3.179 RR  CELL  LEDR\[1\]~output\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.937      0.000 RR  CELL  LEDR\[1\] " "    11.937      0.000 RR  CELL  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  LEDR\[1\] " "     0.000      0.000  R  oExt  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.937 " "Data Arrival Time  :    11.937" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.937  " "Slack              :    11.937 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969532027 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1510969532042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1510969532292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1510969533808 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1510969533980 "|Project2|SW[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1510969533980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 291.446 " "Worst-case setup slack is 291.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969533995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969533995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  291.446         0.000 Clock10  " "  291.446         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969533995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510969533995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 6.609 " "Worst-case hold slack is 6.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969533995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969533995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.609         0.000 Clock10  " "    6.609         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969533995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510969533995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969534011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969534011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969534026 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 291.446 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 291.446" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 291.446  " "Path #1: Setup slack is 291.446 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[0\] " "From Node    : SW\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "  -100.000   -100.000  F  iExt  SW\[0\] " "  -100.000   -100.000  F  iExt  SW\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "  -100.000      0.000 FF    IC  SW\[0\]~input\|i " "  -100.000      0.000 FF    IC  SW\[0\]~input\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -97.314      2.686 FF  CELL  SW\[0\]~input\|o " "   -97.314      2.686 FF  CELL  SW\[0\]~input\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -95.123      2.191 FF    IC  SW\[0\]~inputCLKENA0\|inclk " "   -95.123      2.191 FF    IC  SW\[0\]~inputCLKENA0\|inclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -94.974      0.149 FF  CELL  SW\[0\]~inputCLKENA0\|outclk " "   -94.974      0.149 FF  CELL  SW\[0\]~inputCLKENA0\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -93.708      1.266 FF    IC  LEDR\[1\]~output\|i " "   -93.708      1.266 FF    IC  LEDR\[1\]~output\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -91.446      2.262 FF  CELL  LEDR\[1\]~output\|o " "   -91.446      2.262 FF  CELL  LEDR\[1\]~output\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -91.446      0.000 FF  CELL  LEDR\[1\] " "   -91.446      0.000 FF  CELL  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  F  oExt  LEDR\[1\] " "   200.000    100.000  F  oExt  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   -91.446 " "Data Arrival Time  :   -91.446" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   291.446  " "Slack              :   291.446 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 6.609 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 6.609" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 6.609  " "Path #1: Hold slack is 6.609 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[0\] " "From Node    : SW\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  SW\[0\] " "     0.000      0.000  R  iExt  SW\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  SW\[0\]~input\|i " "     0.000      0.000 RR    IC  SW\[0\]~input\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      1.888 RR  CELL  SW\[0\]~input\|o " "     1.888      1.888 RR  CELL  SW\[0\]~input\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      1.063 RR    IC  SW\[0\]~inputCLKENA0\|inclk " "     2.951      1.063 RR    IC  SW\[0\]~inputCLKENA0\|inclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090      0.139 RR  CELL  SW\[0\]~inputCLKENA0\|outclk " "     3.090      0.139 RR  CELL  SW\[0\]~inputCLKENA0\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.396      1.306 RR    IC  LEDR\[1\]~output\|i " "     4.396      1.306 RR    IC  LEDR\[1\]~output\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.609      2.213 RR  CELL  LEDR\[1\]~output\|o " "     6.609      2.213 RR  CELL  LEDR\[1\]~output\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.609      0.000 RR  CELL  LEDR\[1\] " "     6.609      0.000 RR  CELL  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  LEDR\[1\] " "     0.000      0.000  R  oExt  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.609 " "Data Arrival Time  :     6.609" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.609  " "Slack              :     6.609 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534105 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1510969534105 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1510969534933 "|Project2|SW[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1510969534933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 293.535 " "Worst-case setup slack is 293.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  293.535         0.000 Clock10  " "  293.535         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510969534948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 4.630 " "Worst-case hold slack is 4.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.630         0.000 Clock10  " "    4.630         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510969534948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510969534948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969534964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969534980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510969534980 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 293.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 293.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 293.535  " "Path #1: Setup slack is 293.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[0\] " "From Node    : SW\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "  -100.000   -100.000  F  iExt  SW\[0\] " "  -100.000   -100.000  F  iExt  SW\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "  -100.000      0.000 FF    IC  SW\[0\]~input\|i " "  -100.000      0.000 FF    IC  SW\[0\]~input\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -99.084      0.916 FF  CELL  SW\[0\]~input\|o " "   -99.084      0.916 FF  CELL  SW\[0\]~input\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -96.964      2.120 FF    IC  SW\[0\]~inputCLKENA0\|inclk " "   -96.964      2.120 FF    IC  SW\[0\]~inputCLKENA0\|inclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -96.813      0.151 FF  CELL  SW\[0\]~inputCLKENA0\|outclk " "   -96.813      0.151 FF  CELL  SW\[0\]~inputCLKENA0\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -95.585      1.228 FF    IC  LEDR\[1\]~output\|i " "   -95.585      1.228 FF    IC  LEDR\[1\]~output\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -93.535      2.050 FF  CELL  LEDR\[1\]~output\|o " "   -93.535      2.050 FF  CELL  LEDR\[1\]~output\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -93.535      0.000 FF  CELL  LEDR\[1\] " "   -93.535      0.000 FF  CELL  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  F  oExt  LEDR\[1\] " "   200.000    100.000  F  oExt  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   -93.535 " "Data Arrival Time  :   -93.535" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   293.535  " "Slack              :   293.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535057 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 4.630 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 4.630" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 4.630  " "Path #1: Hold slack is 4.630 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[0\] " "From Node    : SW\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LEDR\[1\] " "To Node      : LEDR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  SW\[0\] " "     0.000      0.000  R  iExt  SW\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  SW\[0\]~input\|i " "     0.000      0.000 RR    IC  SW\[0\]~input\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.202      0.202 RR  CELL  SW\[0\]~input\|o " "     0.202      0.202 RR  CELL  SW\[0\]~input\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      1.003 RR    IC  SW\[0\]~inputCLKENA0\|inclk " "     1.205      1.003 RR    IC  SW\[0\]~inputCLKENA0\|inclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.346      0.141 RR  CELL  SW\[0\]~inputCLKENA0\|outclk " "     1.346      0.141 RR  CELL  SW\[0\]~inputCLKENA0\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0]~inputCLKENA0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.619      1.273 RR    IC  LEDR\[1\]~output\|i " "     2.619      1.273 RR    IC  LEDR\[1\]~output\|i" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.630      2.011 RR  CELL  LEDR\[1\]~output\|o " "     4.630      2.011 RR  CELL  LEDR\[1\]~output\|o" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.630      0.000 RR  CELL  LEDR\[1\] " "     4.630      0.000 RR  CELL  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  LEDR\[1\] " "     0.000      0.000  R  oExt  LEDR\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.630 " "Data Arrival Time  :     4.630" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.630  " "Slack              :     4.630 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1510969535074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510969537642 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510969537644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.sta.smsg " "Generated suppressed messages file C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510969537794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "786 " "Peak virtual memory: 786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510969538043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 17:45:38 2017 " "Processing ended: Fri Nov 17 17:45:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510969538043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510969538043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510969538043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510969538043 ""}
