-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_FunctionalUnit_block.vhd
-- Created: 2024-10-04 16:56:24
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_FunctionalUnit_block
-- Source Path: HDLRx/full_rx/rx_payload_full/reduced_ldpc_rx/Hc_12S_B80/DecoderCore/FunctionalUnit
-- Hierarchy Level: 5
-- Model version: 1.104
-- 
-- Functional_Unit
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.full_rx_ip_src_full_rx_pac.ALL;

ENTITY full_rx_ip_src_FunctionalUnit_block IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        reset                             :   IN    std_logic;  -- ufix1
        data                              :   IN    vector_of_std_logic_vector6(0 TO 79);  -- sfix6_En1 [80]
        valid                             :   IN    std_logic;  -- ufix1
        count                             :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        betaComp1                         :   IN    vector_of_std_logic_vector7(0 TO 79);  -- ufix7 [80]
        betaComp2                         :   IN    vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
        betaComp3                         :   IN    vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
        betaValid                         :   IN    std_logic;  -- ufix1
        gamma                             :   OUT   vector_of_std_logic_vector6(0 TO 79);  -- sfix6_En1 [80]
        valid_1                           :   OUT   std_logic;  -- ufix1
        cnuComp1                          :   OUT   vector_of_std_logic_vector7(0 TO 79);  -- ufix7 [80]
        cnuComp2                          :   OUT   vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
        cnuComp3                          :   OUT   vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
        cnuValid                          :   OUT   std_logic;  -- ufix1
        rdAddr                            :   OUT   std_logic_vector(2 DOWNTO 0)  -- ufix3
        );
END full_rx_ip_src_FunctionalUnit_block;


ARCHITECTURE rtl OF full_rx_ip_src_FunctionalUnit_block IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_BetaDecompress_1_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          betacomp1                       :   IN    vector_of_std_logic_vector7(0 TO 79);  -- ufix7 [80]
          betacomp2                       :   IN    vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
          betacomp3                       :   IN    vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
          validin                         :   IN    std_logic;  -- ufix1
          count                           :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          reset                           :   IN    std_logic;  -- ufix1
          beta                            :   OUT   vector_of_std_logic_vector4(0 TO 79);  -- sfix4_En1 [80]
          valid                           :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_VariableNodeUnit_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          data                            :   IN    vector_of_std_logic_vector6(0 TO 79);  -- sfix6_En1 [80]
          beta                            :   IN    vector_of_std_logic_vector4(0 TO 79);  -- sfix4_En1 [80]
          valid                           :   IN    std_logic;  -- ufix1
          valid_beta                      :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;  -- ufix1
          alpha                           :   OUT   vector_of_std_logic_vector6(0 TO 79);  -- sfix6_En1 [80]
          valid_1                         :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_CheckNodeUnit_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          data                            :   IN    vector_of_std_logic_vector4(0 TO 79);  -- sfix4_En1 [80]
          valid                           :   IN    std_logic;  -- ufix1
          count                           :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          reset                           :   IN    std_logic;  -- ufix1
          cnuDecomp1                      :   OUT   vector_of_std_logic_vector7(0 TO 79);  -- ufix7 [80]
          cnuDecomp2                      :   OUT   vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
          cnuDecomp3                      :   OUT   vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
          cnuvalid                        :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC( AddrWidth                    : integer;
             DataWidth                    : integer
             );
    PORT( clk                             :   IN    std_logic;
          enb                             :   IN    std_logic;
          wr_din                          :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
          wr_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          wr_en                           :   IN    std_logic;  -- ufix1
          rd_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          dout                            :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_BetaDecompress_2_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          betacomp1                       :   IN    vector_of_std_logic_vector7(0 TO 79);  -- ufix7 [80]
          betacomp2                       :   IN    vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
          betacomp3                       :   IN    vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
          validin                         :   IN    std_logic;  -- ufix1
          count                           :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          reset                           :   IN    std_logic;  -- ufix1
          beta                            :   OUT   vector_of_std_logic_vector4(0 TO 79)  -- sfix4_En1 [80]
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_AposterioriUnit_block
    PORT( alpha                           :   IN    vector_of_std_logic_vector6(0 TO 79);  -- sfix6_En1 [80]
          beta                            :   IN    vector_of_std_logic_vector4(0 TO 79);  -- sfix4_En1 [80]
          valid                           :   IN    std_logic;  -- ufix1
          gamma                           :   OUT   vector_of_std_logic_vector6(0 TO 79);  -- sfix6_En1 [80]
          valid_1                         :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_BetaDecompress_1_block
    USE ENTITY work.full_rx_ip_src_BetaDecompress_1_block(rtl);

  FOR ALL : full_rx_ip_src_VariableNodeUnit_block
    USE ENTITY work.full_rx_ip_src_VariableNodeUnit_block(rtl);

  FOR ALL : full_rx_ip_src_CheckNodeUnit_block
    USE ENTITY work.full_rx_ip_src_CheckNodeUnit_block(rtl);

  FOR ALL : full_rx_ip_src_SimpleDualPortRAM_generic
    USE ENTITY work.full_rx_ip_src_SimpleDualPortRAM_generic(rtl);

  FOR ALL : full_rx_ip_src_BetaDecompress_2_block
    USE ENTITY work.full_rx_ip_src_BetaDecompress_2_block(rtl);

  FOR ALL : full_rx_ip_src_AposterioriUnit_block
    USE ENTITY work.full_rx_ip_src_AposterioriUnit_block(rtl);

  -- Signals
  SIGNAL beta                             : vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
  SIGNAL betaValid_1                      : std_logic;  -- ufix1
  SIGNAL alpha                            : vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
  SIGNAL alphaValid                       : std_logic;  -- ufix1
  SIGNAL alpha_signed                     : vector_of_signed6(0 TO 79);  -- sfix6_En1 [80]
  SIGNAL alphaDTC                         : vector_of_signed4(0 TO 79);  -- sfix4_En1 [80]
  SIGNAL alphaDTC_1                       : vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
  SIGNAL cnuDecomp1                       : vector_of_std_logic_vector7(0 TO 79);  -- ufix7 [80]
  SIGNAL cnuDecomp2                       : vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
  SIGNAL cnuDecomp3                       : vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
  SIGNAL cnuValid_1                       : std_logic;  -- ufix1
  SIGNAL count_unsigned                   : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL addressGeneration_rdAddr         : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL addressGeneration_wrAddr         : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL addressGeneration_rdValid        : std_logic;
  SIGNAL addressGeneration_rdAddrEnb      : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL addressGeneration_rdAddr_next    : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL addressGeneration_wrAddr_next    : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL addressGeneration_rdValid_next   : std_logic;
  SIGNAL addressGeneration_rdAddrEnb_next : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL addressGeneration_wrAddr_temp    : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL addressGeneration_rdValid_temp   : std_logic;
  SIGNAL addressGeneration_add_temp       : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL addressGeneration_add_temp_1     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL addressGeneration_add_temp_2     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL wrAddr                           : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL rdAddr_tmp                       : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL rdValid                          : std_logic;  -- ufix1
  SIGNAL wrAddrEnb                        : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL rdAddrEnb                        : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL alphaD                           : vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
  SIGNAL beta_1                           : vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
  SIGNAL rdValidReg                       : std_logic;  -- ufix1
  SIGNAL gamma_tmp                        : vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
  SIGNAL valid_2                          : std_logic;  -- ufix1

BEGIN
  u_Beta_Decompress_Unit_1 : full_rx_ip_src_BetaDecompress_1_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              betacomp1 => betaComp1,  -- ufix7 [80]
              betacomp2 => betaComp2,  -- ufix4 [80]
              betacomp3 => betaComp3,  -- ufix6 [80]
              validin => betaValid,  -- ufix1
              count => count,  -- ufix3
              reset => reset,  -- ufix1
              beta => beta,  -- sfix4_En1 [80]
              valid => betaValid_1  -- ufix1
              );

  u_Variable_Node_Unit : full_rx_ip_src_VariableNodeUnit_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              data => data,  -- sfix6_En1 [80]
              beta => beta,  -- sfix4_En1 [80]
              valid => valid,  -- ufix1
              valid_beta => betaValid_1,  -- ufix1
              reset => reset,  -- ufix1
              alpha => alpha,  -- sfix6_En1 [80]
              valid_1 => alphaValid  -- ufix1
              );

  u_Check_Node_Unit : full_rx_ip_src_CheckNodeUnit_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              data => alphaDTC_1,  -- sfix4_En1 [80]
              valid => alphaValid,  -- ufix1
              count => count,  -- ufix3
              reset => reset,  -- ufix1
              cnuDecomp1 => cnuDecomp1,  -- ufix7 [80]
              cnuDecomp2 => cnuDecomp2,  -- ufix4 [80]
              cnuDecomp3 => cnuDecomp3,  -- ufix6 [80]
              cnuvalid => cnuValid_1  -- ufix1
              );

  u_alphaDelay_generic_bank0 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(0),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(0)
              );

  u_alphaDelay_generic_bank1 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(1),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(1)
              );

  u_alphaDelay_generic_bank2 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(2),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(2)
              );

  u_alphaDelay_generic_bank3 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(3),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(3)
              );

  u_alphaDelay_generic_bank4 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(4),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(4)
              );

  u_alphaDelay_generic_bank5 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(5),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(5)
              );

  u_alphaDelay_generic_bank6 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(6),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(6)
              );

  u_alphaDelay_generic_bank7 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(7),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(7)
              );

  u_alphaDelay_generic_bank8 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(8),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(8)
              );

  u_alphaDelay_generic_bank9 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(9),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(9)
              );

  u_alphaDelay_generic_bank10 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(10),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(10)
              );

  u_alphaDelay_generic_bank11 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(11),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(11)
              );

  u_alphaDelay_generic_bank12 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(12),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(12)
              );

  u_alphaDelay_generic_bank13 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(13),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(13)
              );

  u_alphaDelay_generic_bank14 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(14),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(14)
              );

  u_alphaDelay_generic_bank15 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(15),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(15)
              );

  u_alphaDelay_generic_bank16 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(16),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(16)
              );

  u_alphaDelay_generic_bank17 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(17),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(17)
              );

  u_alphaDelay_generic_bank18 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(18),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(18)
              );

  u_alphaDelay_generic_bank19 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(19),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(19)
              );

  u_alphaDelay_generic_bank20 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(20),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(20)
              );

  u_alphaDelay_generic_bank21 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(21),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(21)
              );

  u_alphaDelay_generic_bank22 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(22),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(22)
              );

  u_alphaDelay_generic_bank23 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(23),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(23)
              );

  u_alphaDelay_generic_bank24 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(24),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(24)
              );

  u_alphaDelay_generic_bank25 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(25),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(25)
              );

  u_alphaDelay_generic_bank26 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(26),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(26)
              );

  u_alphaDelay_generic_bank27 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(27),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(27)
              );

  u_alphaDelay_generic_bank28 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(28),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(28)
              );

  u_alphaDelay_generic_bank29 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(29),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(29)
              );

  u_alphaDelay_generic_bank30 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(30),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(30)
              );

  u_alphaDelay_generic_bank31 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(31),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(31)
              );

  u_alphaDelay_generic_bank32 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(32),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(32)
              );

  u_alphaDelay_generic_bank33 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(33),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(33)
              );

  u_alphaDelay_generic_bank34 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(34),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(34)
              );

  u_alphaDelay_generic_bank35 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(35),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(35)
              );

  u_alphaDelay_generic_bank36 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(36),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(36)
              );

  u_alphaDelay_generic_bank37 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(37),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(37)
              );

  u_alphaDelay_generic_bank38 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(38),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(38)
              );

  u_alphaDelay_generic_bank39 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(39),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(39)
              );

  u_alphaDelay_generic_bank40 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(40),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(40)
              );

  u_alphaDelay_generic_bank41 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(41),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(41)
              );

  u_alphaDelay_generic_bank42 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(42),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(42)
              );

  u_alphaDelay_generic_bank43 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(43),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(43)
              );

  u_alphaDelay_generic_bank44 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(44),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(44)
              );

  u_alphaDelay_generic_bank45 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(45),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(45)
              );

  u_alphaDelay_generic_bank46 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(46),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(46)
              );

  u_alphaDelay_generic_bank47 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(47),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(47)
              );

  u_alphaDelay_generic_bank48 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(48),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(48)
              );

  u_alphaDelay_generic_bank49 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(49),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(49)
              );

  u_alphaDelay_generic_bank50 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(50),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(50)
              );

  u_alphaDelay_generic_bank51 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(51),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(51)
              );

  u_alphaDelay_generic_bank52 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(52),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(52)
              );

  u_alphaDelay_generic_bank53 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(53),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(53)
              );

  u_alphaDelay_generic_bank54 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(54),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(54)
              );

  u_alphaDelay_generic_bank55 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(55),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(55)
              );

  u_alphaDelay_generic_bank56 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(56),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(56)
              );

  u_alphaDelay_generic_bank57 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(57),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(57)
              );

  u_alphaDelay_generic_bank58 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(58),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(58)
              );

  u_alphaDelay_generic_bank59 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(59),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(59)
              );

  u_alphaDelay_generic_bank60 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(60),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(60)
              );

  u_alphaDelay_generic_bank61 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(61),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(61)
              );

  u_alphaDelay_generic_bank62 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(62),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(62)
              );

  u_alphaDelay_generic_bank63 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(63),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(63)
              );

  u_alphaDelay_generic_bank64 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(64),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(64)
              );

  u_alphaDelay_generic_bank65 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(65),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(65)
              );

  u_alphaDelay_generic_bank66 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(66),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(66)
              );

  u_alphaDelay_generic_bank67 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(67),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(67)
              );

  u_alphaDelay_generic_bank68 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(68),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(68)
              );

  u_alphaDelay_generic_bank69 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(69),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(69)
              );

  u_alphaDelay_generic_bank70 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(70),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(70)
              );

  u_alphaDelay_generic_bank71 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(71),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(71)
              );

  u_alphaDelay_generic_bank72 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(72),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(72)
              );

  u_alphaDelay_generic_bank73 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(73),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(73)
              );

  u_alphaDelay_generic_bank74 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(74),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(74)
              );

  u_alphaDelay_generic_bank75 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(75),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(75)
              );

  u_alphaDelay_generic_bank76 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(76),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(76)
              );

  u_alphaDelay_generic_bank77 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(77),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(77)
              );

  u_alphaDelay_generic_bank78 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(78),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(78)
              );

  u_alphaDelay_generic_bank79 : full_rx_ip_src_SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 3,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => alpha(79),
              wr_addr => std_logic_vector(wrAddr),
              wr_en => alphaValid,  -- ufix1
              rd_addr => std_logic_vector(rdAddr_tmp),
              dout => alphaD(79)
              );

  u_Beta_Decompress_Unit_2 : full_rx_ip_src_BetaDecompress_2_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              betacomp1 => cnuDecomp1,  -- ufix7 [80]
              betacomp2 => cnuDecomp2,  -- ufix4 [80]
              betacomp3 => cnuDecomp3,  -- ufix6 [80]
              validin => cnuValid_1,  -- ufix1
              count => count,  -- ufix3
              reset => reset,  -- ufix1
              beta => beta_1  -- sfix4_En1 [80]
              );

  u_Aposteriori_Node_Unit : full_rx_ip_src_AposterioriUnit_block
    PORT MAP( alpha => alphaD,  -- sfix6_En1 [80]
              beta => beta_1,  -- sfix4_En1 [80]
              valid => rdValidReg,  -- ufix1
              gamma => gamma_tmp,  -- sfix6_En1 [80]
              valid_1 => valid_2  -- ufix1
              );

  outputgen1: FOR k IN 0 TO 79 GENERATE
    alpha_signed(k) <= signed(alpha(k));
  END GENERATE;


  alphaDTC_gen: FOR ii IN 0 TO 79 GENERATE
    
    alphaDTC(ii) <= "0111" WHEN (alpha_signed(ii)(5) = '0') AND (alpha_signed(ii)(4 DOWNTO 3) /= "00") ELSE
        "1000" WHEN (alpha_signed(ii)(5) = '1') AND (alpha_signed(ii)(4 DOWNTO 3) /= "11") ELSE
        alpha_signed(ii)(3 DOWNTO 0);
  END GENERATE alphaDTC_gen;


  outputgen: FOR k IN 0 TO 79 GENERATE
    alphaDTC_1(k) <= std_logic_vector(alphaDTC(k));
  END GENERATE;

  count_unsigned <= unsigned(count);

  addressGeneration_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        addressGeneration_rdAddr <= to_unsigned(16#0#, 3);
        addressGeneration_rdAddrEnb <= to_unsigned(16#1#, 3);
        addressGeneration_wrAddr <= to_unsigned(16#0#, 3);
        addressGeneration_rdValid <= '0';
      ELSIF enb = '1' THEN
        addressGeneration_rdAddr <= addressGeneration_rdAddr_next;
        addressGeneration_wrAddr <= addressGeneration_wrAddr_next;
        addressGeneration_rdValid <= addressGeneration_rdValid_next;
        addressGeneration_rdAddrEnb <= addressGeneration_rdAddrEnb_next;
      END IF;
    END IF;
  END PROCESS addressGeneration_process;

  addressGeneration_add_temp <= resize(count_unsigned, 4) + to_unsigned(16#1#, 4);
  
  addressGeneration_rdValid_temp <= '0' WHEN reset /= '0' ELSE
      '1' WHEN cnuValid_1 /= '0' ELSE
      '0' WHEN resize(addressGeneration_rdAddr, 4) = addressGeneration_add_temp ELSE
      addressGeneration_rdValid;
  
  addressGeneration_wrAddr_temp <= to_unsigned(16#0#, 3) WHEN reset /= '0' ELSE
      to_unsigned(16#0#, 3) WHEN addressGeneration_rdAddr = count_unsigned ELSE
      addressGeneration_wrAddr + to_unsigned(16#1#, 3) WHEN alphaValid /= '0' ELSE
      addressGeneration_wrAddr;
  addressGeneration_add_temp_1 <= resize(count_unsigned, 4) + to_unsigned(16#1#, 4);
  
  addressGeneration_rdAddr_next <= to_unsigned(16#0#, 3) WHEN reset /= '0' ELSE
      to_unsigned(16#0#, 3) WHEN resize(addressGeneration_rdAddr, 4) = addressGeneration_add_temp_1 ELSE
      addressGeneration_rdAddr + to_unsigned(16#1#, 3) WHEN addressGeneration_rdValid_temp = '1' ELSE
      addressGeneration_rdAddr;
  addressGeneration_add_temp_2 <= resize(count_unsigned, 4) + to_unsigned(16#1#, 4);
  
  addressGeneration_rdAddrEnb_next <= to_unsigned(16#1#, 3) WHEN reset /= '0' ELSE
      to_unsigned(16#1#, 3) WHEN resize(addressGeneration_rdAddrEnb, 4) = addressGeneration_add_temp_2 ELSE
      addressGeneration_rdAddrEnb + to_unsigned(16#1#, 3) WHEN addressGeneration_rdValid_temp = '1' ELSE
      addressGeneration_rdAddrEnb;
  wrAddr <= addressGeneration_wrAddr;
  rdAddr_tmp <= addressGeneration_rdAddr;
  rdValid <= addressGeneration_rdValid_temp;
  wrAddrEnb <= addressGeneration_wrAddr_temp;
  rdAddrEnb <= addressGeneration_rdAddrEnb;
  addressGeneration_wrAddr_next <= addressGeneration_wrAddr_temp;
  addressGeneration_rdValid_next <= addressGeneration_rdValid_temp;


  c_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        rdValidReg <= '0';
      ELSIF enb = '1' THEN
        rdValidReg <= rdValid;
      END IF;
    END IF;
  END PROCESS c_process;


  rdAddr <= std_logic_vector(rdAddr_tmp);

  gamma <= gamma_tmp;

  valid_1 <= valid_2;

  cnuComp1 <= cnuDecomp1;

  cnuComp2 <= cnuDecomp2;

  cnuComp3 <= cnuDecomp3;

  cnuValid <= cnuValid_1;

END rtl;

