

================================================================
== Vitis HLS Report for 'merge_sort_batch5_1'
================================================================
* Date:           Mon Apr 24 09:05:51 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10000002|  10000002|  0.100 sec|  0.100 sec|  10000002|  10000002|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_239_1  |  10000000|  10000000|         2|          1|          1|  10000000|       yes|
        +--------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_26, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.45ns)   --->   "%store_ln239 = store i32 0, i32 %j" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 9 'store' 'store_ln239' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 10 [1/1] (0.41ns)   --->   "%store_ln239 = store i32 0, i32 %k" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 10 'store' 'store_ln239' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln239 = store i24 0, i24 %i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 11 'store' 'store_ln239' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body.i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 12 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_129 = load i24 %i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 13 'load' 'i_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_65 = load i32 %k" [sort_seperate_bucket/merge_sort.c:254]   --->   Operation 14 'load' 'k_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_67 = load i32 %j" [sort_seperate_bucket/merge_sort.c:258]   --->   Operation 15 'load' 'j_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%icmp_ln239 = icmp_eq  i24 %i_129, i24 10000000" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 16 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10000000, i64 10000000, i64 10000000"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.83ns)   --->   "%add_ln239 = add i24 %i_129, i24 1" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 18 'add' 'add_ln239' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %for.body.split.i, void %merge_sort_batch5.1.exit" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 19 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i24 %i_129" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 20 'zext' 'zext_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25" [sort_seperate_bucket/merge_sort.c:240]   --->   Operation 21 'specpipeline' 'specpipeline_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sort_seperate_bucket/merge_sort.c:237]   --->   Operation 22 'specloopname' 'specloopname_ln237' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln241 = icmp_slt  i32 %j_67, i32 5000000" [sort_seperate_bucket/merge_sort.c:241]   --->   Operation 23 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln241_1 = icmp_slt  i32 %k_65, i32 5000000" [sort_seperate_bucket/merge_sort.c:241]   --->   Operation 24 'icmp' 'icmp_ln241_1' <Predicate = (!icmp_ln239)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.12ns)   --->   "%and_ln241 = and i1 %icmp_ln241, i1 %icmp_ln241_1" [sort_seperate_bucket/merge_sort.c:241]   --->   Operation 25 'and' 'and_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln239" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 26 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %and_ln241, void %if.else16.i, void %if.then.i" [sort_seperate_bucket/merge_sort.c:241]   --->   Operation 27 'br' 'br_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln252 = icmp_eq  i32 %j_67, i32 5000000" [sort_seperate_bucket/merge_sort.c:252]   --->   Operation 28 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln239 & !and_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.12ns)   --->   "%and_ln252 = and i1 %icmp_ln252, i1 %icmp_ln241_1" [sort_seperate_bucket/merge_sort.c:252]   --->   Operation 29 'and' 'and_ln252' <Predicate = (!icmp_ln239 & !and_ln241)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %and_ln252, void %if.else26.i, void %if.then20.i" [sort_seperate_bucket/merge_sort.c:252]   --->   Operation 30 'br' 'br_ln252' <Predicate = (!icmp_ln239 & !and_ln241)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i32 %j_67" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 31 'zext' 'zext_ln257' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%multi_radix_bin_kmerge_temp5_0_addr_1 = getelementptr i32 %multi_radix_bin_kmerge_temp5_0, i64 0, i64 %zext_ln257" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 32 'getelementptr' 'multi_radix_bin_kmerge_temp5_0_addr_1' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.24ns)   --->   "%multi_radix_bin_kmerge_temp5_0_load_1 = load i23 %multi_radix_bin_kmerge_temp5_0_addr_1" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 33 'load' 'multi_radix_bin_kmerge_temp5_0_load_1' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%j_69 = add i32 %j_67, i32 1" [sort_seperate_bucket/merge_sort.c:258]   --->   Operation 34 'add' 'j_69' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.45ns)   --->   "%store_ln258 = store i32 %j_69, i32 %j" [sort_seperate_bucket/merge_sort.c:258]   --->   Operation 35 'store' 'store_ln258' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 0.45>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i32 %k_65" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 36 'zext' 'zext_ln253' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%multi_radix_bin_kmerge_temp5_1_addr_1 = getelementptr i32 %multi_radix_bin_kmerge_temp5_1, i64 0, i64 %zext_ln253" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 37 'getelementptr' 'multi_radix_bin_kmerge_temp5_1_addr_1' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.24ns)   --->   "%multi_radix_bin_kmerge_temp5_1_load_1 = load i23 %multi_radix_bin_kmerge_temp5_1_addr_1" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 38 'load' 'multi_radix_bin_kmerge_temp5_1_load_1' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 39 [1/1] (0.88ns)   --->   "%k_67 = add i32 %k_65, i32 1" [sort_seperate_bucket/merge_sort.c:254]   --->   Operation 39 'add' 'k_67' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%store_ln255 = store i32 5000000, i32 %j" [sort_seperate_bucket/merge_sort.c:255]   --->   Operation 40 'store' 'store_ln255' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.45>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%store_ln255 = store i32 %k_67, i32 %k" [sort_seperate_bucket/merge_sort.c:255]   --->   Operation 41 'store' 'store_ln255' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.41>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i32 %j_67" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 42 'zext' 'zext_ln242' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%multi_radix_bin_kmerge_temp5_0_addr = getelementptr i32 %multi_radix_bin_kmerge_temp5_0, i64 0, i64 %zext_ln242" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 43 'getelementptr' 'multi_radix_bin_kmerge_temp5_0_addr' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.24ns)   --->   "%multi_radix_bin_kmerge_temp5_0_load = load i23 %multi_radix_bin_kmerge_temp5_0_addr" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 44 'load' 'multi_radix_bin_kmerge_temp5_0_load' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i32 %k_65" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 45 'zext' 'zext_ln242_1' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%multi_radix_bin_kmerge_temp5_1_addr = getelementptr i32 %multi_radix_bin_kmerge_temp5_1, i64 0, i64 %zext_ln242_1" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 46 'getelementptr' 'multi_radix_bin_kmerge_temp5_1_addr' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.24ns)   --->   "%multi_radix_bin_kmerge_temp5_1_load = load i23 %multi_radix_bin_kmerge_temp5_1_addr" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 47 'load' 'multi_radix_bin_kmerge_temp5_1_load' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln239 = store i24 %add_ln239, i24 %i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 48 'store' 'store_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body.i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 49 'br' 'br_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln239)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 50 [1/2] (1.24ns)   --->   "%multi_radix_bin_kmerge_temp5_0_load_1 = load i23 %multi_radix_bin_kmerge_temp5_0_addr_1" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 50 'load' 'multi_radix_bin_kmerge_temp5_0_load_1' <Predicate = (!and_ln241 & !and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 51 [1/1] (1.24ns)   --->   "%store_ln257 = store i32 %multi_radix_bin_kmerge_temp5_0_load_1, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 51 'store' 'store_ln257' <Predicate = (!and_ln241 & !and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!and_ln241 & !and_ln252)> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%multi_radix_bin_kmerge_temp5_1_load_1 = load i23 %multi_radix_bin_kmerge_temp5_1_addr_1" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 53 'load' 'multi_radix_bin_kmerge_temp5_1_load_1' <Predicate = (!and_ln241 & and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 54 [1/1] (1.24ns)   --->   "%store_ln253 = store i32 %multi_radix_bin_kmerge_temp5_1_load_1, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 54 'store' 'store_ln253' <Predicate = (!and_ln241 & and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc.i" [sort_seperate_bucket/merge_sort.c:255]   --->   Operation 55 'br' 'br_ln255' <Predicate = (!and_ln241 & and_ln252)> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (1.24ns)   --->   "%multi_radix_bin_kmerge_temp5_0_load = load i23 %multi_radix_bin_kmerge_temp5_0_addr" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 56 'load' 'multi_radix_bin_kmerge_temp5_0_load' <Predicate = (and_ln241)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 57 [1/2] (1.24ns)   --->   "%multi_radix_bin_kmerge_temp5_1_load = load i23 %multi_radix_bin_kmerge_temp5_1_addr" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 57 'load' 'multi_radix_bin_kmerge_temp5_1_load' <Predicate = (and_ln241)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln242 = icmp_slt  i32 %multi_radix_bin_kmerge_temp5_0_load, i32 %multi_radix_bin_kmerge_temp5_1_load" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 58 'icmp' 'icmp_ln242' <Predicate = (and_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %if.else.i, void %if.then6.i" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 59 'br' 'br_ln242' <Predicate = (and_ln241)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.24ns)   --->   "%store_ln247 = store i32 %multi_radix_bin_kmerge_temp5_1_load, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:247]   --->   Operation 60 'store' 'store_ln247' <Predicate = (and_ln241 & !icmp_ln242)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%k_66 = add i32 %k_65, i32 1" [sort_seperate_bucket/merge_sort.c:248]   --->   Operation 61 'add' 'k_66' <Predicate = (and_ln241 & !icmp_ln242)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.41ns)   --->   "%store_ln248 = store i32 %k_66, i32 %k" [sort_seperate_bucket/merge_sort.c:248]   --->   Operation 62 'store' 'store_ln248' <Predicate = (and_ln241 & !icmp_ln242)> <Delay = 0.41>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = (and_ln241 & !icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.24ns)   --->   "%store_ln243 = store i32 %multi_radix_bin_kmerge_temp5_0_load, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:243]   --->   Operation 64 'store' 'store_ln243' <Predicate = (and_ln241 & icmp_ln242)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 65 [1/1] (0.88ns)   --->   "%j_68 = add i32 %j_67, i32 1" [sort_seperate_bucket/merge_sort.c:244]   --->   Operation 65 'add' 'j_68' <Predicate = (and_ln241 & icmp_ln242)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.45ns)   --->   "%store_ln245 = store i32 %j_68, i32 %j" [sort_seperate_bucket/merge_sort.c:245]   --->   Operation 66 'store' 'store_ln245' <Predicate = (and_ln241 & icmp_ln242)> <Delay = 0.45>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln245 = br void %for.inc.i" [sort_seperate_bucket/merge_sort.c:245]   --->   Operation 67 'br' 'br_ln245' <Predicate = (and_ln241 & icmp_ln242)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.56ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/merge_sort.c:258) on local variable 'j' [15]  (0 ns)
	'add' operation ('j', sort_seperate_bucket/merge_sort.c:258) [38]  (0.88 ns)
	'store' operation ('store_ln258', sort_seperate_bucket/merge_sort.c:258) of variable 'j', sort_seperate_bucket/merge_sort.c:258 on local variable 'j' [39]  (0.453 ns)
	blocking operation 0.223 ns on control path)

 <State 2>: 3.36ns
The critical path consists of the following:
	'load' operation ('multi_radix_bin_kmerge_temp5_0_load', sort_seperate_bucket/merge_sort.c:242) on array 'multi_radix_bin_kmerge_temp5_0' [53]  (1.25 ns)
	'store' operation ('store_ln243', sort_seperate_bucket/merge_sort.c:243) of variable 'multi_radix_bin_kmerge_temp5_0_load', sort_seperate_bucket/merge_sort.c:242 on array 'output_r' [65]  (1.25 ns)
	blocking operation 0.859 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
