<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: pwm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('pwm_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">pwm.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="pwm_8h__dep__incl.png" border="0" usemap="#apwm_8hdep" alt=""/></div>
<map name="apwm_8hdep" id="apwm_8hdep">
<area shape="rect" title=" " alt="" coords="372,5,439,31"/>
<area shape="rect" href="sam3a4c_8h.html" title=" " alt="" coords="5,79,99,104"/>
<area shape="rect" href="sam3a8c_8h.html" title=" " alt="" coords="123,79,216,104"/>
<area shape="rect" href="sam3x4c_8h.html" title=" " alt="" coords="240,79,333,104"/>
<area shape="rect" href="sam3x4e_8h.html" title=" " alt="" coords="358,79,453,104"/>
<area shape="rect" href="sam3x8c_8h.html" title=" " alt="" coords="477,79,571,104"/>
<area shape="rect" href="sam3x8e_8h.html" title=" " alt="" coords="595,79,690,104"/>
<area shape="rect" href="sam3x8h_8h.html" title=" " alt="" coords="714,79,809,104"/>
</map>
</div>
</div>
<p><a href="pwm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwmCh__num.html">PwmCh_num</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPwmCh__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> hardware registers.  <a href="structPwmCh__num.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwmCmp.html">PwmCmp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPwmCmp.html" title="PwmCmp hardware registers.">PwmCmp</a> hardware registers.  <a href="structPwmCmp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html">Pwm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ace381626974919cd4b1106113a792dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ace381626974919cd4b1106113a792dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPwm.html">Pwm</a> hardware registers.  <br /></td></tr>
<tr class="separator:ace381626974919cd4b1106113a792dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac490ccca2dabf7952b692754e13ef7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aac490ccca2dabf7952b692754e13ef7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd838365b1e8ff1cd90d647ab9f91bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:afd838365b1e8ff1cd90d647ab9f91bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c8665c750fe9e496bb150cfac30cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)</td></tr>
<tr class="memdesc:a89c8665c750fe9e496bb150cfac30cd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Divide Factor  <br /></td></tr>
<tr class="separator:a89c8665c750fe9e496bb150cfac30cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16461ed8470a94e042b6b0c7b1eac316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a16461ed8470a94e042b6b0c7b1eac316">PWM_CLK_DIVA</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)))</td></tr>
<tr class="separator:a16461ed8470a94e042b6b0c7b1eac316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7994ea88a42a5f7e712d13777a421c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a1c7994ea88a42a5f7e712d13777a421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb35b3639a0d9d55ca300d6d3bca442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)</td></tr>
<tr class="memdesc:adbb35b3639a0d9d55ca300d6d3bca442"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Source Clock Selection  <br /></td></tr>
<tr class="separator:adbb35b3639a0d9d55ca300d6d3bca442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ac408ebfd0225cef38195e24868d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad3ac408ebfd0225cef38195e24868d97">PWM_CLK_PREA</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#adbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)))</td></tr>
<tr class="separator:ad3ac408ebfd0225cef38195e24868d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad68719957eb425c8c4dc8c35a891b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4ad68719957eb425c8c4dc8c35a891b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f10b800816f89c333627527117fdf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)</td></tr>
<tr class="memdesc:a0f10b800816f89c333627527117fdf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Divide Factor  <br /></td></tr>
<tr class="separator:a0f10b800816f89c333627527117fdf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78313c3c81971a4d15098efafe65705d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a78313c3c81971a4d15098efafe65705d">PWM_CLK_DIVB</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)))</td></tr>
<tr class="separator:a78313c3c81971a4d15098efafe65705d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7eafce0edf069cbeca5d806e5b8ae8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ad7eafce0edf069cbeca5d806e5b8ae8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018cb44fee3f5be1802a35baf46b8a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)</td></tr>
<tr class="memdesc:a018cb44fee3f5be1802a35baf46b8a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Source Clock Selection  <br /></td></tr>
<tr class="separator:a018cb44fee3f5be1802a35baf46b8a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8fe1e42e8c243737138f76d097056b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9e8fe1e42e8c243737138f76d097056b">PWM_CLK_PREB</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)))</td></tr>
<tr class="separator:a9e8fe1e42e8c243737138f76d097056b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c0afa3572c801d2b6cd0290b28aa4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a77c0afa3572c801d2b6cd0290b28aa4b">PWM_ENA_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a77c0afa3572c801d2b6cd0290b28aa4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:a77c0afa3572c801d2b6cd0290b28aa4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4948f507b7d676ab5b011710d94d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0a4948f507b7d676ab5b011710d94d5a">PWM_ENA_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a0a4948f507b7d676ab5b011710d94d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:a0a4948f507b7d676ab5b011710d94d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de33fe21d0568c5af66072ea224b374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8de33fe21d0568c5af66072ea224b374">PWM_ENA_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a8de33fe21d0568c5af66072ea224b374"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:a8de33fe21d0568c5af66072ea224b374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51ecf03f17443c907a60d29f7e63ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa51ecf03f17443c907a60d29f7e63ffb">PWM_ENA_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa51ecf03f17443c907a60d29f7e63ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:aa51ecf03f17443c907a60d29f7e63ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24ecea00b01cf7a83cca9dcfa108ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae24ecea00b01cf7a83cca9dcfa108ab5">PWM_ENA_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae24ecea00b01cf7a83cca9dcfa108ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:ae24ecea00b01cf7a83cca9dcfa108ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a9f9bbbdbd68785f3a75bb698201c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a27a9f9bbbdbd68785f3a75bb698201c2">PWM_ENA_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a27a9f9bbbdbd68785f3a75bb698201c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:a27a9f9bbbdbd68785f3a75bb698201c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c7284ca22be7613042dae5eef7fbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab9c7284ca22be7613042dae5eef7fbda">PWM_ENA_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ab9c7284ca22be7613042dae5eef7fbda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:ab9c7284ca22be7613042dae5eef7fbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e33e16f05bc276a3883236214a6f580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0e33e16f05bc276a3883236214a6f580">PWM_ENA_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a0e33e16f05bc276a3883236214a6f580"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ENA) Channel ID  <br /></td></tr>
<tr class="separator:a0e33e16f05bc276a3883236214a6f580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4091417cf1ab606fbb4763bb93ba4740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4091417cf1ab606fbb4763bb93ba4740">PWM_DIS_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a4091417cf1ab606fbb4763bb93ba4740"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a4091417cf1ab606fbb4763bb93ba4740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018c7471f812f9bbbfb758e7d1d95a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a018c7471f812f9bbbfb758e7d1d95a35">PWM_DIS_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a018c7471f812f9bbbfb758e7d1d95a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a018c7471f812f9bbbfb758e7d1d95a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c86b68ac70aee9bb151eae80a19190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a74c86b68ac70aee9bb151eae80a19190">PWM_DIS_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a74c86b68ac70aee9bb151eae80a19190"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a74c86b68ac70aee9bb151eae80a19190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036f740d5b634027628c0f87918132d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a036f740d5b634027628c0f87918132d1">PWM_DIS_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a036f740d5b634027628c0f87918132d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a036f740d5b634027628c0f87918132d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b012801174274ed18278cdb4b2e194c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7b012801174274ed18278cdb4b2e194c">PWM_DIS_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a7b012801174274ed18278cdb4b2e194c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a7b012801174274ed18278cdb4b2e194c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29f5c126e69dae831235a8eb7283e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac29f5c126e69dae831235a8eb7283e58">PWM_DIS_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ac29f5c126e69dae831235a8eb7283e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:ac29f5c126e69dae831235a8eb7283e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a1c14e75e48ccc005661937d3340d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a20a1c14e75e48ccc005661937d3340d2">PWM_DIS_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a20a1c14e75e48ccc005661937d3340d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:a20a1c14e75e48ccc005661937d3340d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf6c14e27e2f2046fd63f68d0f53de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acaf6c14e27e2f2046fd63f68d0f53de9">PWM_DIS_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:acaf6c14e27e2f2046fd63f68d0f53de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DIS) Channel ID  <br /></td></tr>
<tr class="separator:acaf6c14e27e2f2046fd63f68d0f53de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0feb323f0888fcc4eb26f8475021e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8a0feb323f0888fcc4eb26f8475021e8">PWM_SR_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a8a0feb323f0888fcc4eb26f8475021e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:a8a0feb323f0888fcc4eb26f8475021e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d055995397c049308dbbbc862d2b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a02d055995397c049308dbbbc862d2b3c">PWM_SR_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a02d055995397c049308dbbbc862d2b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:a02d055995397c049308dbbbc862d2b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0340aa3419df5dd39b9cd56c4b98862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad0340aa3419df5dd39b9cd56c4b98862">PWM_SR_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ad0340aa3419df5dd39b9cd56c4b98862"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:ad0340aa3419df5dd39b9cd56c4b98862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c704ff17cd4890571f8794c0ae0ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab8c704ff17cd4890571f8794c0ae0ecc">PWM_SR_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ab8c704ff17cd4890571f8794c0ae0ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:ab8c704ff17cd4890571f8794c0ae0ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e083cc3d8706f42cc56a6d13c2d5666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3e083cc3d8706f42cc56a6d13c2d5666">PWM_SR_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a3e083cc3d8706f42cc56a6d13c2d5666"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:a3e083cc3d8706f42cc56a6d13c2d5666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b93844d5b6acb682adda0b887bbf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab0b93844d5b6acb682adda0b887bbf7a">PWM_SR_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ab0b93844d5b6acb682adda0b887bbf7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:ab0b93844d5b6acb682adda0b887bbf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62dfc8a49a47e8b39fff663b0352879d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a62dfc8a49a47e8b39fff663b0352879d">PWM_SR_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a62dfc8a49a47e8b39fff663b0352879d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:a62dfc8a49a47e8b39fff663b0352879d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcbbbfd9e91ce75ed48b05ead3fcdc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afcbbbfd9e91ce75ed48b05ead3fcdc9b">PWM_SR_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:afcbbbfd9e91ce75ed48b05ead3fcdc9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SR) Channel ID  <br /></td></tr>
<tr class="separator:afcbbbfd9e91ce75ed48b05ead3fcdc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec10dad8055a8b5b3c7d901efc11c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acec10dad8055a8b5b3c7d901efc11c44">PWM_IER1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:acec10dad8055a8b5b3c7d901efc11c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 0 Interrupt Enable  <br /></td></tr>
<tr class="separator:acec10dad8055a8b5b3c7d901efc11c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1bd2e8c79a879b4137063f1c78db41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adf1bd2e8c79a879b4137063f1c78db41">PWM_IER1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:adf1bd2e8c79a879b4137063f1c78db41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:adf1bd2e8c79a879b4137063f1c78db41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa396fa0bb6991b994c66401939fdabc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa396fa0bb6991b994c66401939fdabc8">PWM_IER1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aa396fa0bb6991b994c66401939fdabc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:aa396fa0bb6991b994c66401939fdabc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7cf8ae79684535dd2b5461dd9dae96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6a7cf8ae79684535dd2b5461dd9dae96">PWM_IER1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a6a7cf8ae79684535dd2b5461dd9dae96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:a6a7cf8ae79684535dd2b5461dd9dae96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f1cc13aeebf24f03d99bc16d8932eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a63f1cc13aeebf24f03d99bc16d8932eb">PWM_IER1_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a63f1cc13aeebf24f03d99bc16d8932eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 4 Interrupt Enable  <br /></td></tr>
<tr class="separator:a63f1cc13aeebf24f03d99bc16d8932eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b50d7ae0e6ca39474fa9857b811f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a72b50d7ae0e6ca39474fa9857b811f3e">PWM_IER1_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a72b50d7ae0e6ca39474fa9857b811f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 5 Interrupt Enable  <br /></td></tr>
<tr class="separator:a72b50d7ae0e6ca39474fa9857b811f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38694ac77abd6f0897b86d3ee5d2fd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a38694ac77abd6f0897b86d3ee5d2fd23">PWM_IER1_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a38694ac77abd6f0897b86d3ee5d2fd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 6 Interrupt Enable  <br /></td></tr>
<tr class="separator:a38694ac77abd6f0897b86d3ee5d2fd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999b320a6034279891c1933520a49c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a999b320a6034279891c1933520a49c6b">PWM_IER1_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a999b320a6034279891c1933520a49c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 7 Interrupt Enable  <br /></td></tr>
<tr class="separator:a999b320a6034279891c1933520a49c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddf859bc39129c1ea60d629dec93bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adddf859bc39129c1ea60d629dec93bb4">PWM_IER1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:adddf859bc39129c1ea60d629dec93bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable  <br /></td></tr>
<tr class="separator:adddf859bc39129c1ea60d629dec93bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6b66691e3a876e5b8307b16f579550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aba6b66691e3a876e5b8307b16f579550">PWM_IER1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:aba6b66691e3a876e5b8307b16f579550"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:aba6b66691e3a876e5b8307b16f579550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9694d6928071c3f4655ebabbcc6dbca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9694d6928071c3f4655ebabbcc6dbca3">PWM_IER1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a9694d6928071c3f4655ebabbcc6dbca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:a9694d6928071c3f4655ebabbcc6dbca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b0794397320c6bed971ab0a638f6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab9b0794397320c6bed971ab0a638f6c3">PWM_IER1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ab9b0794397320c6bed971ab0a638f6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:ab9b0794397320c6bed971ab0a638f6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf8a80f4c319178832937445bace0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0bf8a80f4c319178832937445bace0d8">PWM_IER1_FCHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a0bf8a80f4c319178832937445bace0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 4 Interrupt Enable  <br /></td></tr>
<tr class="separator:a0bf8a80f4c319178832937445bace0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ceb8987535288ac7a726c64e052b570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0ceb8987535288ac7a726c64e052b570">PWM_IER1_FCHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a0ceb8987535288ac7a726c64e052b570"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 5 Interrupt Enable  <br /></td></tr>
<tr class="separator:a0ceb8987535288ac7a726c64e052b570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae624855effbfc4c4a78ce5a96de57f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae624855effbfc4c4a78ce5a96de57f3d">PWM_IER1_FCHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ae624855effbfc4c4a78ce5a96de57f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 6 Interrupt Enable  <br /></td></tr>
<tr class="separator:ae624855effbfc4c4a78ce5a96de57f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71def8695ee815cebde46257e4afe923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a71def8695ee815cebde46257e4afe923">PWM_IER1_FCHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a71def8695ee815cebde46257e4afe923"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 7 Interrupt Enable  <br /></td></tr>
<tr class="separator:a71def8695ee815cebde46257e4afe923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aac74a9e06fc4dd8a1c2e30bcaaa6dd17">PWM_IDR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 0 Interrupt Disable  <br /></td></tr>
<tr class="separator:aac74a9e06fc4dd8a1c2e30bcaaa6dd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cc87b54b89b298d6bf32700df8cb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a80cc87b54b89b298d6bf32700df8cb9a">PWM_IDR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a80cc87b54b89b298d6bf32700df8cb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:a80cc87b54b89b298d6bf32700df8cb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668fe202fa0cdba3d8e740339740a455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a668fe202fa0cdba3d8e740339740a455">PWM_IDR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a668fe202fa0cdba3d8e740339740a455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 2 Interrupt Disable  <br /></td></tr>
<tr class="separator:a668fe202fa0cdba3d8e740339740a455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5436d6d3d46e185a265960da08b61718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5436d6d3d46e185a265960da08b61718">PWM_IDR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a5436d6d3d46e185a265960da08b61718"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 3 Interrupt Disable  <br /></td></tr>
<tr class="separator:a5436d6d3d46e185a265960da08b61718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5b6a4d7119b71f2441f6222e3f5ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adb5b6a4d7119b71f2441f6222e3f5ba9">PWM_IDR1_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:adb5b6a4d7119b71f2441f6222e3f5ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 4 Interrupt Disable  <br /></td></tr>
<tr class="separator:adb5b6a4d7119b71f2441f6222e3f5ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e8777d711ccd6767fb26770997b605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a79e8777d711ccd6767fb26770997b605">PWM_IDR1_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a79e8777d711ccd6767fb26770997b605"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 5 Interrupt Disable  <br /></td></tr>
<tr class="separator:a79e8777d711ccd6767fb26770997b605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299051b716fde1ac1eda5a0ffa3a52bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a299051b716fde1ac1eda5a0ffa3a52bc">PWM_IDR1_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a299051b716fde1ac1eda5a0ffa3a52bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 6 Interrupt Disable  <br /></td></tr>
<tr class="separator:a299051b716fde1ac1eda5a0ffa3a52bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aac0a740d849a51ca0dd068eb01c41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3aac0a740d849a51ca0dd068eb01c41d">PWM_IDR1_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a3aac0a740d849a51ca0dd068eb01c41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 7 Interrupt Disable  <br /></td></tr>
<tr class="separator:a3aac0a740d849a51ca0dd068eb01c41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0b864d7c46d711e67f258576bdb695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5d0b864d7c46d711e67f258576bdb695">PWM_IDR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a5d0b864d7c46d711e67f258576bdb695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable  <br /></td></tr>
<tr class="separator:a5d0b864d7c46d711e67f258576bdb695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976e7c6018476e56eb5499fe014ecd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a976e7c6018476e56eb5499fe014ecd91">PWM_IDR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a976e7c6018476e56eb5499fe014ecd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:a976e7c6018476e56eb5499fe014ecd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1441d80727769a23cf3938e11040fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae1441d80727769a23cf3938e11040fe2">PWM_IDR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae1441d80727769a23cf3938e11040fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable  <br /></td></tr>
<tr class="separator:ae1441d80727769a23cf3938e11040fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba474b42f512547290bc189f1241469a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aba474b42f512547290bc189f1241469a">PWM_IDR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:aba474b42f512547290bc189f1241469a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable  <br /></td></tr>
<tr class="separator:aba474b42f512547290bc189f1241469a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9016528218c059d9301f99913de5ed2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9016528218c059d9301f99913de5ed2c">PWM_IDR1_FCHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a9016528218c059d9301f99913de5ed2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 4 Interrupt Disable  <br /></td></tr>
<tr class="separator:a9016528218c059d9301f99913de5ed2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffecce68aa996254e2ea075786571a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5ffecce68aa996254e2ea075786571a4">PWM_IDR1_FCHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a5ffecce68aa996254e2ea075786571a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 5 Interrupt Disable  <br /></td></tr>
<tr class="separator:a5ffecce68aa996254e2ea075786571a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f13e4c8108bbaf039220d58c25658d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a75f13e4c8108bbaf039220d58c25658d">PWM_IDR1_FCHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a75f13e4c8108bbaf039220d58c25658d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 6 Interrupt Disable  <br /></td></tr>
<tr class="separator:a75f13e4c8108bbaf039220d58c25658d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a212e3958a43bd0900606487d72255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae7a212e3958a43bd0900606487d72255">PWM_IDR1_FCHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ae7a212e3958a43bd0900606487d72255"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 7 Interrupt Disable  <br /></td></tr>
<tr class="separator:ae7a212e3958a43bd0900606487d72255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee97f78b7948e40e46566ffbbcbe47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9ee97f78b7948e40e46566ffbbcbe47c">PWM_IMR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9ee97f78b7948e40e46566ffbbcbe47c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 0 Interrupt Mask  <br /></td></tr>
<tr class="separator:a9ee97f78b7948e40e46566ffbbcbe47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828ed6030cac5bfa5316be0546d17d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a828ed6030cac5bfa5316be0546d17d94">PWM_IMR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a828ed6030cac5bfa5316be0546d17d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 1 Interrupt Mask  <br /></td></tr>
<tr class="separator:a828ed6030cac5bfa5316be0546d17d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1acc4c35ff8edd7f942f7373df293c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6f1acc4c35ff8edd7f942f7373df293c">PWM_IMR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a6f1acc4c35ff8edd7f942f7373df293c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 2 Interrupt Mask  <br /></td></tr>
<tr class="separator:a6f1acc4c35ff8edd7f942f7373df293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e15587fb7becf372540aa69cb05eb80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2e15587fb7becf372540aa69cb05eb80">PWM_IMR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a2e15587fb7becf372540aa69cb05eb80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 3 Interrupt Mask  <br /></td></tr>
<tr class="separator:a2e15587fb7becf372540aa69cb05eb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd87e93f752ff76a0fa67272ef0e301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abdd87e93f752ff76a0fa67272ef0e301">PWM_IMR1_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:abdd87e93f752ff76a0fa67272ef0e301"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 4 Interrupt Mask  <br /></td></tr>
<tr class="separator:abdd87e93f752ff76a0fa67272ef0e301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7721c2729a6a6ec3293dfdb0ba19f138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7721c2729a6a6ec3293dfdb0ba19f138">PWM_IMR1_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a7721c2729a6a6ec3293dfdb0ba19f138"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 5 Interrupt Mask  <br /></td></tr>
<tr class="separator:a7721c2729a6a6ec3293dfdb0ba19f138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0066af181fd430901456b26c8da0e77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0066af181fd430901456b26c8da0e77a">PWM_IMR1_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a0066af181fd430901456b26c8da0e77a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 6 Interrupt Mask  <br /></td></tr>
<tr class="separator:a0066af181fd430901456b26c8da0e77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb60d9280c8d9e4ec9a36e0e6c80ec46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abb60d9280c8d9e4ec9a36e0e6c80ec46">PWM_IMR1_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:abb60d9280c8d9e4ec9a36e0e6c80ec46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 7 Interrupt Mask  <br /></td></tr>
<tr class="separator:abb60d9280c8d9e4ec9a36e0e6c80ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36c2ed812ff1a0db8cdf19b99a638c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af36c2ed812ff1a0db8cdf19b99a638c5">PWM_IMR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:af36c2ed812ff1a0db8cdf19b99a638c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask  <br /></td></tr>
<tr class="separator:af36c2ed812ff1a0db8cdf19b99a638c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1b162661cc04e05022140e326c28de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7b1b162661cc04e05022140e326c28de">PWM_IMR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a7b1b162661cc04e05022140e326c28de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask  <br /></td></tr>
<tr class="separator:a7b1b162661cc04e05022140e326c28de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6186867169ba180d0a2d5577ffdc7ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6186867169ba180d0a2d5577ffdc7ec9">PWM_IMR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a6186867169ba180d0a2d5577ffdc7ec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask  <br /></td></tr>
<tr class="separator:a6186867169ba180d0a2d5577ffdc7ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76de31d226d65cee7647b5528702f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac76de31d226d65cee7647b5528702f38">PWM_IMR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ac76de31d226d65cee7647b5528702f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask  <br /></td></tr>
<tr class="separator:ac76de31d226d65cee7647b5528702f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b50e5278498b9f0ba55442393ea646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a03b50e5278498b9f0ba55442393ea646">PWM_IMR1_FCHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a03b50e5278498b9f0ba55442393ea646"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 4 Interrupt Mask  <br /></td></tr>
<tr class="separator:a03b50e5278498b9f0ba55442393ea646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca0ce6afbbb3618fc89d9bf369a5cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8ca0ce6afbbb3618fc89d9bf369a5cfe">PWM_IMR1_FCHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a8ca0ce6afbbb3618fc89d9bf369a5cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 5 Interrupt Mask  <br /></td></tr>
<tr class="separator:a8ca0ce6afbbb3618fc89d9bf369a5cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88a5c93f92a736ed08feb0895863631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae88a5c93f92a736ed08feb0895863631">PWM_IMR1_FCHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ae88a5c93f92a736ed08feb0895863631"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 6 Interrupt Mask  <br /></td></tr>
<tr class="separator:ae88a5c93f92a736ed08feb0895863631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10c73c2660bc4630bfbe3e91d57a80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa10c73c2660bc4630bfbe3e91d57a80f">PWM_IMR1_FCHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:aa10c73c2660bc4630bfbe3e91d57a80f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 7 Interrupt Mask  <br /></td></tr>
<tr class="separator:aa10c73c2660bc4630bfbe3e91d57a80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a88a70dbfc521ccca132513e74e24df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9a88a70dbfc521ccca132513e74e24df">PWM_ISR1_CHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9a88a70dbfc521ccca132513e74e24df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 0  <br /></td></tr>
<tr class="separator:a9a88a70dbfc521ccca132513e74e24df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c811d09679a3521831806584ba9e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a59c811d09679a3521831806584ba9e78">PWM_ISR1_CHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a59c811d09679a3521831806584ba9e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 1  <br /></td></tr>
<tr class="separator:a59c811d09679a3521831806584ba9e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877d53e5a7f56b6fa1a120a152504a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a877d53e5a7f56b6fa1a120a152504a75">PWM_ISR1_CHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a877d53e5a7f56b6fa1a120a152504a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 2  <br /></td></tr>
<tr class="separator:a877d53e5a7f56b6fa1a120a152504a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bfd7b941b6dd602ec557c93b048b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa9bfd7b941b6dd602ec557c93b048b7c">PWM_ISR1_CHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa9bfd7b941b6dd602ec557c93b048b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 3  <br /></td></tr>
<tr class="separator:aa9bfd7b941b6dd602ec557c93b048b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f857620a016b929b26bd0101657455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad4f857620a016b929b26bd0101657455">PWM_ISR1_CHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad4f857620a016b929b26bd0101657455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 4  <br /></td></tr>
<tr class="separator:ad4f857620a016b929b26bd0101657455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ce524898cbb3b7630d827296958941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a02ce524898cbb3b7630d827296958941">PWM_ISR1_CHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a02ce524898cbb3b7630d827296958941"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 5  <br /></td></tr>
<tr class="separator:a02ce524898cbb3b7630d827296958941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a685cf86258386000d349f28a9b446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a59a685cf86258386000d349f28a9b446">PWM_ISR1_CHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a59a685cf86258386000d349f28a9b446"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 6  <br /></td></tr>
<tr class="separator:a59a685cf86258386000d349f28a9b446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27782b1c457d2b7a735e55aa543aae0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a27782b1c457d2b7a735e55aa543aae0d">PWM_ISR1_CHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a27782b1c457d2b7a735e55aa543aae0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 7  <br /></td></tr>
<tr class="separator:a27782b1c457d2b7a735e55aa543aae0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d6aa67fe3a37f1fa0ab36d04be164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a57d6aa67fe3a37f1fa0ab36d04be164f">PWM_ISR1_FCHID0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a57d6aa67fe3a37f1fa0ab36d04be164f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 0  <br /></td></tr>
<tr class="separator:a57d6aa67fe3a37f1fa0ab36d04be164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440b312b3cdf88e66ac626741fbc5427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a440b312b3cdf88e66ac626741fbc5427">PWM_ISR1_FCHID1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a440b312b3cdf88e66ac626741fbc5427"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 1  <br /></td></tr>
<tr class="separator:a440b312b3cdf88e66ac626741fbc5427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4258f3fafae81aa9d871e8bf9d656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aff4258f3fafae81aa9d871e8bf9d656e">PWM_ISR1_FCHID2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aff4258f3fafae81aa9d871e8bf9d656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 2  <br /></td></tr>
<tr class="separator:aff4258f3fafae81aa9d871e8bf9d656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad44b49b584c2c3f42c4b3ca78d9e86bf">PWM_ISR1_FCHID3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 3  <br /></td></tr>
<tr class="separator:ad44b49b584c2c3f42c4b3ca78d9e86bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c933a88e1a8149ba4721a35b6a5afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae7c933a88e1a8149ba4721a35b6a5afb">PWM_ISR1_FCHID4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ae7c933a88e1a8149ba4721a35b6a5afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 4  <br /></td></tr>
<tr class="separator:ae7c933a88e1a8149ba4721a35b6a5afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a588dbe8461f8e6d4fa84a5ef9e5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a27a588dbe8461f8e6d4fa84a5ef9e5df">PWM_ISR1_FCHID5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a27a588dbe8461f8e6d4fa84a5ef9e5df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 5  <br /></td></tr>
<tr class="separator:a27a588dbe8461f8e6d4fa84a5ef9e5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f858db98a770eae222429693d92721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa3f858db98a770eae222429693d92721">PWM_ISR1_FCHID6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:aa3f858db98a770eae222429693d92721"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 6  <br /></td></tr>
<tr class="separator:aa3f858db98a770eae222429693d92721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee3018680c81176c314838329a991ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aee3018680c81176c314838329a991ff8">PWM_ISR1_FCHID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:aee3018680c81176c314838329a991ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 7  <br /></td></tr>
<tr class="separator:aee3018680c81176c314838329a991ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5a800dc0108c6efdf60e6e87946071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aba5a800dc0108c6efdf60e6e87946071">PWM_SCM_SYNC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aba5a800dc0108c6efdf60e6e87946071"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 0  <br /></td></tr>
<tr class="separator:aba5a800dc0108c6efdf60e6e87946071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8238b59e1eedc70791a3c2ac21b6198c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8238b59e1eedc70791a3c2ac21b6198c">PWM_SCM_SYNC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a8238b59e1eedc70791a3c2ac21b6198c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 1  <br /></td></tr>
<tr class="separator:a8238b59e1eedc70791a3c2ac21b6198c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d1db9baeea99e727a31c8968e3a5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a10d1db9baeea99e727a31c8968e3a5f7">PWM_SCM_SYNC2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a10d1db9baeea99e727a31c8968e3a5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 2  <br /></td></tr>
<tr class="separator:a10d1db9baeea99e727a31c8968e3a5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c6cd52a750aa0343f28d6fccc7e077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a58c6cd52a750aa0343f28d6fccc7e077">PWM_SCM_SYNC3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a58c6cd52a750aa0343f28d6fccc7e077"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 3  <br /></td></tr>
<tr class="separator:a58c6cd52a750aa0343f28d6fccc7e077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b8c8085605ec38953bf2f4d29eaa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae1b8c8085605ec38953bf2f4d29eaa48">PWM_SCM_SYNC4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae1b8c8085605ec38953bf2f4d29eaa48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 4  <br /></td></tr>
<tr class="separator:ae1b8c8085605ec38953bf2f4d29eaa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9738019aac1a5de5c58f6afc6ad210d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9738019aac1a5de5c58f6afc6ad210d5">PWM_SCM_SYNC5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a9738019aac1a5de5c58f6afc6ad210d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 5  <br /></td></tr>
<tr class="separator:a9738019aac1a5de5c58f6afc6ad210d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a7a8154757e8d0c5e7cb9079f590e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a25a7a8154757e8d0c5e7cb9079f590e5">PWM_SCM_SYNC6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a25a7a8154757e8d0c5e7cb9079f590e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 6  <br /></td></tr>
<tr class="separator:a25a7a8154757e8d0c5e7cb9079f590e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708690c2216aa8bcb9b67524e9aec6c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a708690c2216aa8bcb9b67524e9aec6c4">PWM_SCM_SYNC7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a708690c2216aa8bcb9b67524e9aec6c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 7  <br /></td></tr>
<tr class="separator:a708690c2216aa8bcb9b67524e9aec6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf2544fbd7ecd39ee57719c9cf3ff17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:adbf2544fbd7ecd39ee57719c9cf3ff17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3588984289a0472559bc899f4d5d6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>)</td></tr>
<tr class="memdesc:ae3588984289a0472559bc899f4d5d6c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Synchronous Channels Update Mode  <br /></td></tr>
<tr class="separator:ae3588984289a0472559bc899f4d5d6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53453db685eed6860845fbbbc1fdd918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a53453db685eed6860845fbbbc1fdd918">PWM_SCM_UPDM</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>)))</td></tr>
<tr class="separator:a53453db685eed6860845fbbbc1fdd918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07abbb7fd1bdf195ef742e35afb09eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a07abbb7fd1bdf195ef742e35afb09eb6">PWM_SCM_UPDM_MODE0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a07abbb7fd1bdf195ef742e35afb09eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels  <br /></td></tr>
<tr class="separator:a07abbb7fd1bdf195ef742e35afb09eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1b5e8907d68adc1a06118c8683fe42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8d1b5e8907d68adc1a06118c8683fe42">PWM_SCM_UPDM_MODE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a8d1b5e8907d68adc1a06118c8683fe42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels  <br /></td></tr>
<tr class="separator:a8d1b5e8907d68adc1a06118c8683fe42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf6218250178d29f413eec64ff66ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abbf6218250178d29f413eec64ff66ef1">PWM_SCM_UPDM_MODE2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:abbf6218250178d29f413eec64ff66ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) Automatic write of duty-cycle update registers by the <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> and automatic update of synchronous channels  <br /></td></tr>
<tr class="separator:abbf6218250178d29f413eec64ff66ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1264bf08a1e9bccb101711725529f141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1264bf08a1e9bccb101711725529f141">PWM_SCM_PTRM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a1264bf08a1e9bccb101711725529f141"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> Transfer Request Mode  <br /></td></tr>
<tr class="separator:a1264bf08a1e9bccb101711725529f141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8319d1558b11a46e1b0f77db3ef3d2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a8319d1558b11a46e1b0f77db3ef3d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dd366737be0232f74583c2232b8876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)</td></tr>
<tr class="memdesc:ae9dd366737be0232f74583c2232b8876"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCM) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> Transfer Request Comparison Selection  <br /></td></tr>
<tr class="separator:ae9dd366737be0232f74583c2232b8876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07be61c3ff901842ad052eaae33e4ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a07be61c3ff901842ad052eaae33e4ecd">PWM_SCM_PTRCS</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)))</td></tr>
<tr class="separator:a07be61c3ff901842ad052eaae33e4ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad27e1647e1d8274a07c4212e6c63ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acad27e1647e1d8274a07c4212e6c63ab">PWM_SCUC_UPDULOCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:acad27e1647e1d8274a07c4212e6c63ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUC) Synchronous Channels Update Unlock  <br /></td></tr>
<tr class="separator:acad27e1647e1d8274a07c4212e6c63ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecca905f6dcaa6990dfca85331fed831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aecca905f6dcaa6990dfca85331fed831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e79603be90932d4a539f0414c8c027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)</td></tr>
<tr class="memdesc:a42e79603be90932d4a539f0414c8c027"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUP) Update Period  <br /></td></tr>
<tr class="separator:a42e79603be90932d4a539f0414c8c027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb56fd3ffaeddc93632bc07b0c3e950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1fb56fd3ffaeddc93632bc07b0c3e950">PWM_SCUP_UPR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)))</td></tr>
<tr class="separator:a1fb56fd3ffaeddc93632bc07b0c3e950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6fdc1b70b29acea060b5bbd14f5f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a5a6fdc1b70b29acea060b5bbd14f5f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b2ddfd6f0cceb76e954d3879e0af41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)</td></tr>
<tr class="memdesc:ae5b2ddfd6f0cceb76e954d3879e0af41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUP) Update Period Counter  <br /></td></tr>
<tr class="separator:ae5b2ddfd6f0cceb76e954d3879e0af41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b418ca774b875b519254c4473544bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a05b418ca774b875b519254c4473544bf">PWM_SCUP_UPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)))</td></tr>
<tr class="separator:a05b418ca774b875b519254c4473544bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062cef0f8665cc8a0374a4ee3bcf7305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a062cef0f8665cc8a0374a4ee3bcf7305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccff81cd80055e4a74e218b0b5f0345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)</td></tr>
<tr class="memdesc:abccff81cd80055e4a74e218b0b5f0345"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SCUPUPD) Update Period Update  <br /></td></tr>
<tr class="separator:abccff81cd80055e4a74e218b0b5f0345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3534269b1c6a9b346fb9c941a8e980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5e3534269b1c6a9b346fb9c941a8e980">PWM_SCUPUPD_UPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#abccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)))</td></tr>
<tr class="separator:a5e3534269b1c6a9b346fb9c941a8e980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cfa2e47a93ae5d84efefd8bef8bf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a80cfa2e47a93ae5d84efefd8bef8bf84">PWM_IER2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a80cfa2e47a93ae5d84efefd8bef8bf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a80cfa2e47a93ae5d84efefd8bef8bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8b5ca9b23c793b4e1d2108aa1c932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4f8b5ca9b23c793b4e1d2108aa1c932a">PWM_IER2_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a4f8b5ca9b23c793b4e1d2108aa1c932a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> End of TX Buffer Interrupt Enable  <br /></td></tr>
<tr class="separator:a4f8b5ca9b23c793b4e1d2108aa1c932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad552f0a929ac5c415fce8a1cb67312e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad552f0a929ac5c415fce8a1cb67312e9">PWM_IER2_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ad552f0a929ac5c415fce8a1cb67312e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> TX Buffer Empty Interrupt Enable  <br /></td></tr>
<tr class="separator:ad552f0a929ac5c415fce8a1cb67312e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953a62894cdd41fbc9ce21d6017efd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a953a62894cdd41fbc9ce21d6017efd2d">PWM_IER2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a953a62894cdd41fbc9ce21d6017efd2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a953a62894cdd41fbc9ce21d6017efd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0d36911f0ab55b9c3a3c5c74cfe952d0">PWM_IER2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:a0d36911f0ab55b9c3a3c5c74cfe952d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf86f969f8c5bf773eb2b16c06206b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf86f969f8c5bf773eb2b16c06206b4f">PWM_IER2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aaf86f969f8c5bf773eb2b16c06206b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:aaf86f969f8c5bf773eb2b16c06206b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18263d30e12ee83892d12a627bd5b2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a18263d30e12ee83892d12a627bd5b2d9">PWM_IER2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a18263d30e12ee83892d12a627bd5b2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:a18263d30e12ee83892d12a627bd5b2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76789bb910bb6be7e33f80e7ab61478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af76789bb910bb6be7e33f80e7ab61478">PWM_IER2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:af76789bb910bb6be7e33f80e7ab61478"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:af76789bb910bb6be7e33f80e7ab61478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34069cf0d0a952ec93e25ab6e0393f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad34069cf0d0a952ec93e25ab6e0393f0">PWM_IER2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ad34069cf0d0a952ec93e25ab6e0393f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:ad34069cf0d0a952ec93e25ab6e0393f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac85a721c9751d05ea064ca180b45d98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac85a721c9751d05ea064ca180b45d98a">PWM_IER2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ac85a721c9751d05ea064ca180b45d98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:ac85a721c9751d05ea064ca180b45d98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a109538ada1094ded88aa1e09d0aca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5a109538ada1094ded88aa1e09d0aca6">PWM_IER2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a5a109538ada1094ded88aa1e09d0aca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:a5a109538ada1094ded88aa1e09d0aca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa9a7c0c83f409e3d87e205bc17d3c5e5">PWM_IER2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Match Interrupt Enable  <br /></td></tr>
<tr class="separator:aa9a7c0c83f409e3d87e205bc17d3c5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396a39569076b54e9a66a796b9d293d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af396a39569076b54e9a66a796b9d293d">PWM_IER2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:af396a39569076b54e9a66a796b9d293d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:af396a39569076b54e9a66a796b9d293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9967f725c1d96722b8fad64a5f64aa5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9967f725c1d96722b8fad64a5f64aa5f">PWM_IER2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a9967f725c1d96722b8fad64a5f64aa5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a9967f725c1d96722b8fad64a5f64aa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae667128f8fa9c5f9bbd69e95e1048d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae667128f8fa9c5f9bbd69e95e1048d5b">PWM_IER2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae667128f8fa9c5f9bbd69e95e1048d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:ae667128f8fa9c5f9bbd69e95e1048d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8102890a171428ceb327609ef13a6fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8102890a171428ceb327609ef13a6fbe">PWM_IER2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a8102890a171428ceb327609ef13a6fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a8102890a171428ceb327609ef13a6fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f7af77460aa19da719827f6fbf8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a58f7af77460aa19da719827f6fbf8ed8">PWM_IER2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a58f7af77460aa19da719827f6fbf8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a58f7af77460aa19da719827f6fbf8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affffa6f11a120f504a27311afad72182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#affffa6f11a120f504a27311afad72182">PWM_IER2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:affffa6f11a120f504a27311afad72182"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:affffa6f11a120f504a27311afad72182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4540e6876cf084b0b43a3babddcb6eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4540e6876cf084b0b43a3babddcb6eeb">PWM_IER2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a4540e6876cf084b0b43a3babddcb6eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a4540e6876cf084b0b43a3babddcb6eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e0f7f0a72e26960e25d864347fd490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a61e0f7f0a72e26960e25d864347fd490">PWM_IER2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a61e0f7f0a72e26960e25d864347fd490"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Update Interrupt Enable  <br /></td></tr>
<tr class="separator:a61e0f7f0a72e26960e25d864347fd490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ee7de3368f975b0eea10fcefb8c2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a98ee7de3368f975b0eea10fcefb8c2f2">PWM_IDR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a98ee7de3368f975b0eea10fcefb8c2f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a98ee7de3368f975b0eea10fcefb8c2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e11b83a4bd515bd2e3e01b29103658c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0e11b83a4bd515bd2e3e01b29103658c">PWM_IDR2_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a0e11b83a4bd515bd2e3e01b29103658c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> End of TX Buffer Interrupt Disable  <br /></td></tr>
<tr class="separator:a0e11b83a4bd515bd2e3e01b29103658c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b4dc7bb35420a3a2abc03d061e0365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae5b4dc7bb35420a3a2abc03d061e0365">PWM_IDR2_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ae5b4dc7bb35420a3a2abc03d061e0365"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> TX Buffer Empty Interrupt Disable  <br /></td></tr>
<tr class="separator:ae5b4dc7bb35420a3a2abc03d061e0365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94428564f270df1c0e1605970f49f669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a94428564f270df1c0e1605970f49f669">PWM_IDR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a94428564f270df1c0e1605970f49f669"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable  <br /></td></tr>
<tr class="separator:a94428564f270df1c0e1605970f49f669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45de8d48554f6be73fd3e08949cea86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab45de8d48554f6be73fd3e08949cea86">PWM_IDR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ab45de8d48554f6be73fd3e08949cea86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:ab45de8d48554f6be73fd3e08949cea86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f97bd578e09de48d19582ba4d00e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac6f97bd578e09de48d19582ba4d00e96">PWM_IDR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ac6f97bd578e09de48d19582ba4d00e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:ac6f97bd578e09de48d19582ba4d00e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e538a4712ff4289a80c371e32fa69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae7e538a4712ff4289a80c371e32fa69c">PWM_IDR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ae7e538a4712ff4289a80c371e32fa69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:ae7e538a4712ff4289a80c371e32fa69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6201a3eeb9896bdb992a8fe2abdee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5b6201a3eeb9896bdb992a8fe2abdee3">PWM_IDR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a5b6201a3eeb9896bdb992a8fe2abdee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:a5b6201a3eeb9896bdb992a8fe2abdee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26d7d76c444b2109535e143c1e18e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af26d7d76c444b2109535e143c1e18e77">PWM_IDR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:af26d7d76c444b2109535e143c1e18e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:af26d7d76c444b2109535e143c1e18e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeddaa7bca051fe5112906cd2c9393cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaeddaa7bca051fe5112906cd2c9393cd">PWM_IDR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:aaeddaa7bca051fe5112906cd2c9393cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:aaeddaa7bca051fe5112906cd2c9393cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd11a0634a985265b9aade0459a91e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8cd11a0634a985265b9aade0459a91e6">PWM_IDR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a8cd11a0634a985265b9aade0459a91e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:a8cd11a0634a985265b9aade0459a91e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7b93057992ff6fc2052969a73a7654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abc7b93057992ff6fc2052969a73a7654">PWM_IDR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:abc7b93057992ff6fc2052969a73a7654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Match Interrupt Disable  <br /></td></tr>
<tr class="separator:abc7b93057992ff6fc2052969a73a7654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127c7d3f21eebb3c2404e5295c373567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a127c7d3f21eebb3c2404e5295c373567">PWM_IDR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a127c7d3f21eebb3c2404e5295c373567"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a127c7d3f21eebb3c2404e5295c373567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5a299736bbcce28d62a005a967fd6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5c5a299736bbcce28d62a005a967fd6d">PWM_IDR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a5c5a299736bbcce28d62a005a967fd6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a5c5a299736bbcce28d62a005a967fd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4148bf2bb9caba0bcab82cd29f5019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8c4148bf2bb9caba0bcab82cd29f5019">PWM_IDR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a8c4148bf2bb9caba0bcab82cd29f5019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a8c4148bf2bb9caba0bcab82cd29f5019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07119f650f026cfc4c411d07c1944889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a07119f650f026cfc4c411d07c1944889">PWM_IDR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a07119f650f026cfc4c411d07c1944889"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a07119f650f026cfc4c411d07c1944889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3342a146f8a948c8f0af9d0c46b05a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3342a146f8a948c8f0af9d0c46b05a99">PWM_IDR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a3342a146f8a948c8f0af9d0c46b05a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:a3342a146f8a948c8f0af9d0c46b05a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63645d38973d3aa9467ab216d8cdf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac63645d38973d3aa9467ab216d8cdf5d">PWM_IDR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ac63645d38973d3aa9467ab216d8cdf5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:ac63645d38973d3aa9467ab216d8cdf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad620b71a34180707bcdf2f9da09ee749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad620b71a34180707bcdf2f9da09ee749">PWM_IDR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ad620b71a34180707bcdf2f9da09ee749"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:ad620b71a34180707bcdf2f9da09ee749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb08f9b69c0bb9eacf4667c27e94549b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aeb08f9b69c0bb9eacf4667c27e94549b">PWM_IDR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:aeb08f9b69c0bb9eacf4667c27e94549b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Update Interrupt Disable  <br /></td></tr>
<tr class="separator:aeb08f9b69c0bb9eacf4667c27e94549b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e160d048da79f139239f215faa2ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a81e160d048da79f139239f215faa2ac7">PWM_IMR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a81e160d048da79f139239f215faa2ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a81e160d048da79f139239f215faa2ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f069ff0b9922805af2523077d02a766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1f069ff0b9922805af2523077d02a766">PWM_IMR2_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a1f069ff0b9922805af2523077d02a766"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> End of TX Buffer Interrupt Mask  <br /></td></tr>
<tr class="separator:a1f069ff0b9922805af2523077d02a766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37580230d5091796bcb9f697016e0cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a37580230d5091796bcb9f697016e0cf1">PWM_IMR2_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a37580230d5091796bcb9f697016e0cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> TX Buffer Empty Interrupt Mask  <br /></td></tr>
<tr class="separator:a37580230d5091796bcb9f697016e0cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e7cc43a764e203d90db792459a49c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a85e7cc43a764e203d90db792459a49c7">PWM_IMR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a85e7cc43a764e203d90db792459a49c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask  <br /></td></tr>
<tr class="separator:a85e7cc43a764e203d90db792459a49c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37414bfbc6978c6fe9b00fa217792ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a37414bfbc6978c6fe9b00fa217792ca5">PWM_IMR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a37414bfbc6978c6fe9b00fa217792ca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a37414bfbc6978c6fe9b00fa217792ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea81ef42b970526d8bbd56cb4b5d423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3ea81ef42b970526d8bbd56cb4b5d423">PWM_IMR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a3ea81ef42b970526d8bbd56cb4b5d423"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a3ea81ef42b970526d8bbd56cb4b5d423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c940d51b51456920df0a6a30166023d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9c940d51b51456920df0a6a30166023d">PWM_IMR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a9c940d51b51456920df0a6a30166023d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a9c940d51b51456920df0a6a30166023d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2106152052701756a91b5189fb60dcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2106152052701756a91b5189fb60dcea">PWM_IMR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a2106152052701756a91b5189fb60dcea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a2106152052701756a91b5189fb60dcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa95dd3bb04cc7fdd7affa78ad408a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaa95dd3bb04cc7fdd7affa78ad408a42">PWM_IMR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aaa95dd3bb04cc7fdd7affa78ad408a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:aaa95dd3bb04cc7fdd7affa78ad408a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82183a2b2704e9c4c33a9190303c6dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a82183a2b2704e9c4c33a9190303c6dbe">PWM_IMR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a82183a2b2704e9c4c33a9190303c6dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a82183a2b2704e9c4c33a9190303c6dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99dda52ca8fbf33351bcd40f7613d8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a99dda52ca8fbf33351bcd40f7613d8fd">PWM_IMR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a99dda52ca8fbf33351bcd40f7613d8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a99dda52ca8fbf33351bcd40f7613d8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17da40db8d060c5b8c549373979ba5d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a17da40db8d060c5b8c549373979ba5d6">PWM_IMR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a17da40db8d060c5b8c549373979ba5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Match Interrupt Mask  <br /></td></tr>
<tr class="separator:a17da40db8d060c5b8c549373979ba5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9fe93ef57317fb571b13fb3f02acce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#add9fe93ef57317fb571b13fb3f02acce">PWM_IMR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:add9fe93ef57317fb571b13fb3f02acce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:add9fe93ef57317fb571b13fb3f02acce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85320c2964e2273799154cbb6df51f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a85320c2964e2273799154cbb6df51f85">PWM_IMR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a85320c2964e2273799154cbb6df51f85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a85320c2964e2273799154cbb6df51f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbf03b3890a7cd9119c68c26c5fbb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aabbf03b3890a7cd9119c68c26c5fbb9a">PWM_IMR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aabbf03b3890a7cd9119c68c26c5fbb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:aabbf03b3890a7cd9119c68c26c5fbb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572a55bdb93d2b19940818b363020729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a572a55bdb93d2b19940818b363020729">PWM_IMR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a572a55bdb93d2b19940818b363020729"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a572a55bdb93d2b19940818b363020729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e94e5f08d7ededb0365897d87afa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a07e94e5f08d7ededb0365897d87afa87">PWM_IMR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a07e94e5f08d7ededb0365897d87afa87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a07e94e5f08d7ededb0365897d87afa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633f24c044b3b8358d110b14aba452f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a633f24c044b3b8358d110b14aba452f5">PWM_IMR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a633f24c044b3b8358d110b14aba452f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a633f24c044b3b8358d110b14aba452f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7ae09ceed0ec6e5a56c4231c5a36a0fb">PWM_IMR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:a7ae09ceed0ec6e5a56c4231c5a36a0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef112cbcbce269750a6c549c01becafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aef112cbcbce269750a6c549c01becafb">PWM_IMR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:aef112cbcbce269750a6c549c01becafb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Update Interrupt Mask  <br /></td></tr>
<tr class="separator:aef112cbcbce269750a6c549c01becafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d3d12903c694f9effd628984b7d198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab0d3d12903c694f9effd628984b7d198">PWM_ISR2_WRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab0d3d12903c694f9effd628984b7d198"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Write Ready for Synchronous Channels Update  <br /></td></tr>
<tr class="separator:ab0d3d12903c694f9effd628984b7d198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648f693d62d92478abfa646b00f9eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a648f693d62d92478abfa646b00f9eb2c">PWM_ISR2_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a648f693d62d92478abfa646b00f9eb2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> End of TX Buffer  <br /></td></tr>
<tr class="separator:a648f693d62d92478abfa646b00f9eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16bef3d250f5ace90dc6ad075d1c7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae16bef3d250f5ace90dc6ad075d1c7d7">PWM_ISR2_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ae16bef3d250f5ace90dc6ad075d1c7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> TX Buffer Empty  <br /></td></tr>
<tr class="separator:ae16bef3d250f5ace90dc6ad075d1c7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f891ac664df435c654fac36302a55e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4f891ac664df435c654fac36302a55e4">PWM_ISR2_UNRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a4f891ac664df435c654fac36302a55e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Synchronous Channels Update Underrun Error  <br /></td></tr>
<tr class="separator:a4f891ac664df435c654fac36302a55e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5045773e8d5d53f330ed573b419623e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5045773e8d5d53f330ed573b419623e4">PWM_ISR2_CMPM0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a5045773e8d5d53f330ed573b419623e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Match  <br /></td></tr>
<tr class="separator:a5045773e8d5d53f330ed573b419623e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e6a85fe528741a0a1c32a8a8bb3755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af3e6a85fe528741a0a1c32a8a8bb3755">PWM_ISR2_CMPM1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:af3e6a85fe528741a0a1c32a8a8bb3755"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Match  <br /></td></tr>
<tr class="separator:af3e6a85fe528741a0a1c32a8a8bb3755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a26aa7d6e543c00c9b4c5e5ba6c89a20e">PWM_ISR2_CMPM2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Match  <br /></td></tr>
<tr class="separator:a26aa7d6e543c00c9b4c5e5ba6c89a20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70463799be2768ca584ccdb80f89257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae70463799be2768ca584ccdb80f89257">PWM_ISR2_CMPM3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ae70463799be2768ca584ccdb80f89257"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Match  <br /></td></tr>
<tr class="separator:ae70463799be2768ca584ccdb80f89257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c9fd7834754a7d163c36dfecb729558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3c9fd7834754a7d163c36dfecb729558">PWM_ISR2_CMPM4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a3c9fd7834754a7d163c36dfecb729558"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Match  <br /></td></tr>
<tr class="separator:a3c9fd7834754a7d163c36dfecb729558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cc637e69f50bd5682836481a62e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac8cc637e69f50bd5682836481a62e263">PWM_ISR2_CMPM5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ac8cc637e69f50bd5682836481a62e263"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Match  <br /></td></tr>
<tr class="separator:ac8cc637e69f50bd5682836481a62e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a1ca405f983245488c8d2a490ce122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a65a1ca405f983245488c8d2a490ce122">PWM_ISR2_CMPM6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a65a1ca405f983245488c8d2a490ce122"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Match  <br /></td></tr>
<tr class="separator:a65a1ca405f983245488c8d2a490ce122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9288ab7206493566c1f4823a40906da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa9288ab7206493566c1f4823a40906da">PWM_ISR2_CMPM7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aa9288ab7206493566c1f4823a40906da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Match  <br /></td></tr>
<tr class="separator:aa9288ab7206493566c1f4823a40906da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f013f1f640aef78a30bedbb45bcd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a31f013f1f640aef78a30bedbb45bcd7a">PWM_ISR2_CMPU0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a31f013f1f640aef78a30bedbb45bcd7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Update  <br /></td></tr>
<tr class="separator:a31f013f1f640aef78a30bedbb45bcd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0e3b8371adc4fdd3c09e92b64d7f80bf">PWM_ISR2_CMPU1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Update  <br /></td></tr>
<tr class="separator:a0e3b8371adc4fdd3c09e92b64d7f80bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580d9ce9fe7ad120ddb0ce37af4a032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab580d9ce9fe7ad120ddb0ce37af4a032">PWM_ISR2_CMPU2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ab580d9ce9fe7ad120ddb0ce37af4a032"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Update  <br /></td></tr>
<tr class="separator:ab580d9ce9fe7ad120ddb0ce37af4a032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36833b4a117c2855f8a1f23aa6b7c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae36833b4a117c2855f8a1f23aa6b7c21">PWM_ISR2_CMPU3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ae36833b4a117c2855f8a1f23aa6b7c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Update  <br /></td></tr>
<tr class="separator:ae36833b4a117c2855f8a1f23aa6b7c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0de560e45856c32c10b0f8999d0638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aba0de560e45856c32c10b0f8999d0638">PWM_ISR2_CMPU4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:aba0de560e45856c32c10b0f8999d0638"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Update  <br /></td></tr>
<tr class="separator:aba0de560e45856c32c10b0f8999d0638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569332e5e110b0690938fe2dc211fa3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a569332e5e110b0690938fe2dc211fa3c">PWM_ISR2_CMPU5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a569332e5e110b0690938fe2dc211fa3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Update  <br /></td></tr>
<tr class="separator:a569332e5e110b0690938fe2dc211fa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62eebe660ee3605cf6488686a2aed84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a62eebe660ee3605cf6488686a2aed84c">PWM_ISR2_CMPU6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a62eebe660ee3605cf6488686a2aed84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Update  <br /></td></tr>
<tr class="separator:a62eebe660ee3605cf6488686a2aed84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f4a640d8df4bcf64a7be7bc7041f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a23f4a640d8df4bcf64a7be7bc7041f9d">PWM_ISR2_CMPU7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a23f4a640d8df4bcf64a7be7bc7041f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Update  <br /></td></tr>
<tr class="separator:a23f4a640d8df4bcf64a7be7bc7041f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ff439e0779f5f91ca132cd943648b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae6ff439e0779f5f91ca132cd943648b4">PWM_OOV_OOVH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ae6ff439e0779f5f91ca132cd943648b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:ae6ff439e0779f5f91ca132cd943648b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6776a2f64781a242093125db11b9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3e6776a2f64781a242093125db11b9dc">PWM_OOV_OOVH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a3e6776a2f64781a242093125db11b9dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a3e6776a2f64781a242093125db11b9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa354da8e120d09e39c8917d54dd0d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaa354da8e120d09e39c8917d54dd0d31">PWM_OOV_OOVH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aaa354da8e120d09e39c8917d54dd0d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:aaa354da8e120d09e39c8917d54dd0d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074772692beb617e0cda4ac7cb69e214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a074772692beb617e0cda4ac7cb69e214">PWM_OOV_OOVH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a074772692beb617e0cda4ac7cb69e214"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:a074772692beb617e0cda4ac7cb69e214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e95ad818ce98885f45978a0c71e29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab9e95ad818ce98885f45978a0c71e29c">PWM_OOV_OOVH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ab9e95ad818ce98885f45978a0c71e29c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 4  <br /></td></tr>
<tr class="separator:ab9e95ad818ce98885f45978a0c71e29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab112fc60b3cf3d21dda5d741b6fe71c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab112fc60b3cf3d21dda5d741b6fe71c9">PWM_OOV_OOVH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ab112fc60b3cf3d21dda5d741b6fe71c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 5  <br /></td></tr>
<tr class="separator:ab112fc60b3cf3d21dda5d741b6fe71c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8fda463354d05e3747c5065418ecc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af8fda463354d05e3747c5065418ecc7e">PWM_OOV_OOVH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:af8fda463354d05e3747c5065418ecc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 6  <br /></td></tr>
<tr class="separator:af8fda463354d05e3747c5065418ecc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c651f8ed17b3ed180540a028de40257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7c651f8ed17b3ed180540a028de40257">PWM_OOV_OOVH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a7c651f8ed17b3ed180540a028de40257"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 7  <br /></td></tr>
<tr class="separator:a7c651f8ed17b3ed180540a028de40257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28d79c8662129fb9f656199e0c77ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa28d79c8662129fb9f656199e0c77ff9">PWM_OOV_OOVL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aa28d79c8662129fb9f656199e0c77ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:aa28d79c8662129fb9f656199e0c77ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fde71f06f7907e95816dc62b79a48e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7fde71f06f7907e95816dc62b79a48e6">PWM_OOV_OOVL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a7fde71f06f7907e95816dc62b79a48e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:a7fde71f06f7907e95816dc62b79a48e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96833b545645028bb8085ee770f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae96833b545645028bb8085ee770f712b">PWM_OOV_OOVL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae96833b545645028bb8085ee770f712b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:ae96833b545645028bb8085ee770f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9f80a389f9b126dddbe088c413c859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0f9f80a389f9b126dddbe088c413c859">PWM_OOV_OOVL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a0f9f80a389f9b126dddbe088c413c859"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a0f9f80a389f9b126dddbe088c413c859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327de6a28f8a30b31c6c6455126292c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a327de6a28f8a30b31c6c6455126292c2">PWM_OOV_OOVL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a327de6a28f8a30b31c6c6455126292c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 4  <br /></td></tr>
<tr class="separator:a327de6a28f8a30b31c6c6455126292c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5141b910b52cef4d082e5f0ede6ef52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae5141b910b52cef4d082e5f0ede6ef52">PWM_OOV_OOVL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ae5141b910b52cef4d082e5f0ede6ef52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 5  <br /></td></tr>
<tr class="separator:ae5141b910b52cef4d082e5f0ede6ef52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f3071336c0c1531da77581e5eb4ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a55f3071336c0c1531da77581e5eb4ea0">PWM_OOV_OOVL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a55f3071336c0c1531da77581e5eb4ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 6  <br /></td></tr>
<tr class="separator:a55f3071336c0c1531da77581e5eb4ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad297c1e31ff6c1de338d04ff6706b808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad297c1e31ff6c1de338d04ff6706b808">PWM_OOV_OOVL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ad297c1e31ff6c1de338d04ff6706b808"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 7  <br /></td></tr>
<tr class="separator:ad297c1e31ff6c1de338d04ff6706b808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f8b6e5987a53e6f03c4a28b00fd809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a25f8b6e5987a53e6f03c4a28b00fd809">PWM_OS_OSH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a25f8b6e5987a53e6f03c4a28b00fd809"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:a25f8b6e5987a53e6f03c4a28b00fd809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d959066b2b74f028b75b4cef458006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af2d959066b2b74f028b75b4cef458006">PWM_OS_OSH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:af2d959066b2b74f028b75b4cef458006"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:af2d959066b2b74f028b75b4cef458006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea1c76332c521897e0888298fa86f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6ea1c76332c521897e0888298fa86f28">PWM_OS_OSH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a6ea1c76332c521897e0888298fa86f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:a6ea1c76332c521897e0888298fa86f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb61ef4930de967d5130142686da648a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abb61ef4930de967d5130142686da648a">PWM_OS_OSH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:abb61ef4930de967d5130142686da648a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:abb61ef4930de967d5130142686da648a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d395697a3f5c06b9c9cd3bcd6c5b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a58d395697a3f5c06b9c9cd3bcd6c5b23">PWM_OS_OSH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a58d395697a3f5c06b9c9cd3bcd6c5b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 4  <br /></td></tr>
<tr class="separator:a58d395697a3f5c06b9c9cd3bcd6c5b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3173864fd14a5c8f7404a1724d6bdb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3173864fd14a5c8f7404a1724d6bdb90">PWM_OS_OSH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a3173864fd14a5c8f7404a1724d6bdb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 5  <br /></td></tr>
<tr class="separator:a3173864fd14a5c8f7404a1724d6bdb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095ab776f014b102423fff80e23da7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a095ab776f014b102423fff80e23da7d0">PWM_OS_OSH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a095ab776f014b102423fff80e23da7d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 6  <br /></td></tr>
<tr class="separator:a095ab776f014b102423fff80e23da7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e355f8bda68ca304888ab876af2f385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1e355f8bda68ca304888ab876af2f385">PWM_OS_OSH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a1e355f8bda68ca304888ab876af2f385"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 7  <br /></td></tr>
<tr class="separator:a1e355f8bda68ca304888ab876af2f385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e0b471cd3204dfae585a01b6a1e851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac5e0b471cd3204dfae585a01b6a1e851">PWM_OS_OSL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ac5e0b471cd3204dfae585a01b6a1e851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:ac5e0b471cd3204dfae585a01b6a1e851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115f4e7c105beaee094189329a78b554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a115f4e7c105beaee094189329a78b554">PWM_OS_OSL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a115f4e7c105beaee094189329a78b554"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:a115f4e7c105beaee094189329a78b554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535f3886f72b58bcbf46a36a96c3c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a535f3886f72b58bcbf46a36a96c3c81f">PWM_OS_OSL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a535f3886f72b58bcbf46a36a96c3c81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a535f3886f72b58bcbf46a36a96c3c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee0efb0c79c2dc5afdc67fe709ce250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5ee0efb0c79c2dc5afdc67fe709ce250">PWM_OS_OSL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a5ee0efb0c79c2dc5afdc67fe709ce250"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a5ee0efb0c79c2dc5afdc67fe709ce250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2ae0c63356a528398746fbdb6e8a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7f2ae0c63356a528398746fbdb6e8a03">PWM_OS_OSL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a7f2ae0c63356a528398746fbdb6e8a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 4  <br /></td></tr>
<tr class="separator:a7f2ae0c63356a528398746fbdb6e8a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf8cda24498bd41a4687b0f7cf09e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aeaf8cda24498bd41a4687b0f7cf09e8c">PWM_OS_OSL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:aeaf8cda24498bd41a4687b0f7cf09e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 5  <br /></td></tr>
<tr class="separator:aeaf8cda24498bd41a4687b0f7cf09e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42248af5ca928602adfc8abc623a3786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a42248af5ca928602adfc8abc623a3786">PWM_OS_OSL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a42248af5ca928602adfc8abc623a3786"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 6  <br /></td></tr>
<tr class="separator:a42248af5ca928602adfc8abc623a3786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced6b262ae30a353f4161f2b1c167fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aced6b262ae30a353f4161f2b1c167fd4">PWM_OS_OSL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:aced6b262ae30a353f4161f2b1c167fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 7  <br /></td></tr>
<tr class="separator:aced6b262ae30a353f4161f2b1c167fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b23c4f15ea5bb0ec47783c25aa9e237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6b23c4f15ea5bb0ec47783c25aa9e237">PWM_OSS_OSSH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6b23c4f15ea5bb0ec47783c25aa9e237"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:a6b23c4f15ea5bb0ec47783c25aa9e237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dace49061f8c9618e0aa69286efaf67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8dace49061f8c9618e0aa69286efaf67">PWM_OSS_OSSH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a8dace49061f8c9618e0aa69286efaf67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a8dace49061f8c9618e0aa69286efaf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45be524b44aa437dd5b450c73453673e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a45be524b44aa437dd5b450c73453673e">PWM_OSS_OSSH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a45be524b44aa437dd5b450c73453673e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:a45be524b44aa437dd5b450c73453673e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3dd2a5be39e742b7fb03897a7469460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac3dd2a5be39e742b7fb03897a7469460">PWM_OSS_OSSH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ac3dd2a5be39e742b7fb03897a7469460"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:ac3dd2a5be39e742b7fb03897a7469460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad395223d5e5071c4120b1a6736b57005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad395223d5e5071c4120b1a6736b57005">PWM_OSS_OSSH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad395223d5e5071c4120b1a6736b57005"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 4  <br /></td></tr>
<tr class="separator:ad395223d5e5071c4120b1a6736b57005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3104a31644487e77bc0f68f71d1eed36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3104a31644487e77bc0f68f71d1eed36">PWM_OSS_OSSH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a3104a31644487e77bc0f68f71d1eed36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 5  <br /></td></tr>
<tr class="separator:a3104a31644487e77bc0f68f71d1eed36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab648eb63ee58ad993496bd799231d17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab648eb63ee58ad993496bd799231d17f">PWM_OSS_OSSH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ab648eb63ee58ad993496bd799231d17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 6  <br /></td></tr>
<tr class="separator:ab648eb63ee58ad993496bd799231d17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c2ea961668cf5e0fc9424da24df509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af0c2ea961668cf5e0fc9424da24df509">PWM_OSS_OSSH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:af0c2ea961668cf5e0fc9424da24df509"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 7  <br /></td></tr>
<tr class="separator:af0c2ea961668cf5e0fc9424da24df509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf27227163d1b122a0851ec9e8ca8675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf27227163d1b122a0851ec9e8ca8675">PWM_OSS_OSSL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aaf27227163d1b122a0851ec9e8ca8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:aaf27227163d1b122a0851ec9e8ca8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2aa22a2ea9308f31791f9df7d568df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7d2aa22a2ea9308f31791f9df7d568df">PWM_OSS_OSSL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a7d2aa22a2ea9308f31791f9df7d568df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:a7d2aa22a2ea9308f31791f9df7d568df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b4e9807df91f7e90f0137b1af1b411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a17b4e9807df91f7e90f0137b1af1b411">PWM_OSS_OSSL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a17b4e9807df91f7e90f0137b1af1b411"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a17b4e9807df91f7e90f0137b1af1b411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449887747a9e6596f5ae12b16018d485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a449887747a9e6596f5ae12b16018d485">PWM_OSS_OSSL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a449887747a9e6596f5ae12b16018d485"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a449887747a9e6596f5ae12b16018d485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ba3f0b933a97968b16d4b7fd719a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac0ba3f0b933a97968b16d4b7fd719a75">PWM_OSS_OSSL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ac0ba3f0b933a97968b16d4b7fd719a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 4  <br /></td></tr>
<tr class="separator:ac0ba3f0b933a97968b16d4b7fd719a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c90fed6f96ae6c70b554386f65caf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a58c90fed6f96ae6c70b554386f65caf6">PWM_OSS_OSSL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a58c90fed6f96ae6c70b554386f65caf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 5  <br /></td></tr>
<tr class="separator:a58c90fed6f96ae6c70b554386f65caf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eef38e2a7ce22b2d35acd93b1f6b98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5eef38e2a7ce22b2d35acd93b1f6b98d">PWM_OSS_OSSL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a5eef38e2a7ce22b2d35acd93b1f6b98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 6  <br /></td></tr>
<tr class="separator:a5eef38e2a7ce22b2d35acd93b1f6b98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b0eb096197626a4ee15c7e9f6521676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8b0eb096197626a4ee15c7e9f6521676">PWM_OSS_OSSL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a8b0eb096197626a4ee15c7e9f6521676"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 7  <br /></td></tr>
<tr class="separator:a8b0eb096197626a4ee15c7e9f6521676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8bd8aaa8a760a9801f47dc4eec6303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7e8bd8aaa8a760a9801f47dc4eec6303">PWM_OSC_OSCH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a7e8bd8aaa8a760a9801f47dc4eec6303"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:a7e8bd8aaa8a760a9801f47dc4eec6303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27bd1571e08fa6f9365471735b389044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a27bd1571e08fa6f9365471735b389044">PWM_OSC_OSCH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a27bd1571e08fa6f9365471735b389044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a27bd1571e08fa6f9365471735b389044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1636c8fa741f023032b2e32029ed7348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1636c8fa741f023032b2e32029ed7348">PWM_OSC_OSCH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a1636c8fa741f023032b2e32029ed7348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:a1636c8fa741f023032b2e32029ed7348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1655a5d0e0ec43389976542ca2cf1e86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1655a5d0e0ec43389976542ca2cf1e86">PWM_OSC_OSCH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a1655a5d0e0ec43389976542ca2cf1e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:a1655a5d0e0ec43389976542ca2cf1e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bfa21b0863bb183983e1c46e6bad7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6bfa21b0863bb183983e1c46e6bad7b9">PWM_OSC_OSCH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a6bfa21b0863bb183983e1c46e6bad7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 4  <br /></td></tr>
<tr class="separator:a6bfa21b0863bb183983e1c46e6bad7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984a864782984efcd1c17a4d0c723c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a984a864782984efcd1c17a4d0c723c36">PWM_OSC_OSCH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a984a864782984efcd1c17a4d0c723c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 5  <br /></td></tr>
<tr class="separator:a984a864782984efcd1c17a4d0c723c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6948d9a15cb38d7ac43c0a61dcb5c751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6948d9a15cb38d7ac43c0a61dcb5c751">PWM_OSC_OSCH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a6948d9a15cb38d7ac43c0a61dcb5c751"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 6  <br /></td></tr>
<tr class="separator:a6948d9a15cb38d7ac43c0a61dcb5c751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee7c8370dec9ffeb0a19d224935f66f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abee7c8370dec9ffeb0a19d224935f66f">PWM_OSC_OSCH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:abee7c8370dec9ffeb0a19d224935f66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 7  <br /></td></tr>
<tr class="separator:abee7c8370dec9ffeb0a19d224935f66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806e103e8db2498f0bde225ca98c6c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a806e103e8db2498f0bde225ca98c6c62">PWM_OSC_OSCL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a806e103e8db2498f0bde225ca98c6c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:a806e103e8db2498f0bde225ca98c6c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf59242655abf415765e59bc22c1e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acdf59242655abf415765e59bc22c1e3b">PWM_OSC_OSCL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:acdf59242655abf415765e59bc22c1e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:acdf59242655abf415765e59bc22c1e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f8a22b816cc12034d75e9ad8c36cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a24f8a22b816cc12034d75e9ad8c36cbd">PWM_OSC_OSCL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a24f8a22b816cc12034d75e9ad8c36cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a24f8a22b816cc12034d75e9ad8c36cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705966b35a8986fdd48a787130c95e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a705966b35a8986fdd48a787130c95e18">PWM_OSC_OSCL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a705966b35a8986fdd48a787130c95e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a705966b35a8986fdd48a787130c95e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fba0d889955233babcdb4d82ae03b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae2fba0d889955233babcdb4d82ae03b2">PWM_OSC_OSCL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ae2fba0d889955233babcdb4d82ae03b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 4  <br /></td></tr>
<tr class="separator:ae2fba0d889955233babcdb4d82ae03b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1bd0d3222599eb3d6dcfebe7a45348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ada1bd0d3222599eb3d6dcfebe7a45348">PWM_OSC_OSCL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ada1bd0d3222599eb3d6dcfebe7a45348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 5  <br /></td></tr>
<tr class="separator:ada1bd0d3222599eb3d6dcfebe7a45348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9cc4c9186b0d468fb1e982e303ec3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abf9cc4c9186b0d468fb1e982e303ec3f">PWM_OSC_OSCL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:abf9cc4c9186b0d468fb1e982e303ec3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 6  <br /></td></tr>
<tr class="separator:abf9cc4c9186b0d468fb1e982e303ec3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cde2046e02f6d879eb3d2212a67cf5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0cde2046e02f6d879eb3d2212a67cf5f">PWM_OSC_OSCL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a0cde2046e02f6d879eb3d2212a67cf5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 7  <br /></td></tr>
<tr class="separator:a0cde2046e02f6d879eb3d2212a67cf5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf27588b697195288e1645c01de1aa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf27588b697195288e1645c01de1aa8a">PWM_OSSUPD_OSSUPH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aaf27588b697195288e1645c01de1aa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:aaf27588b697195288e1645c01de1aa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb78ee3b72236f21a37dcf5c45f6347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2fb78ee3b72236f21a37dcf5c45f6347">PWM_OSSUPD_OSSUPH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a2fb78ee3b72236f21a37dcf5c45f6347"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a2fb78ee3b72236f21a37dcf5c45f6347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9957d849685620c2b1386135c01bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abd9957d849685620c2b1386135c01bfe">PWM_OSSUPD_OSSUPH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:abd9957d849685620c2b1386135c01bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:abd9957d849685620c2b1386135c01bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205af3b8a9ec5ffab21ef4cb55df79bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a205af3b8a9ec5ffab21ef4cb55df79bf">PWM_OSSUPD_OSSUPH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a205af3b8a9ec5ffab21ef4cb55df79bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:a205af3b8a9ec5ffab21ef4cb55df79bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea44a0f31de921990c9b7a865d083b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aea44a0f31de921990c9b7a865d083b2c">PWM_OSSUPD_OSSUPH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aea44a0f31de921990c9b7a865d083b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 4  <br /></td></tr>
<tr class="separator:aea44a0f31de921990c9b7a865d083b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed26258afad054348dfd058c72f092ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aed26258afad054348dfd058c72f092ed">PWM_OSSUPD_OSSUPH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:aed26258afad054348dfd058c72f092ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 5  <br /></td></tr>
<tr class="separator:aed26258afad054348dfd058c72f092ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056d20b968f3a13407d2bc0521c06b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a056d20b968f3a13407d2bc0521c06b45">PWM_OSSUPD_OSSUPH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a056d20b968f3a13407d2bc0521c06b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 6  <br /></td></tr>
<tr class="separator:a056d20b968f3a13407d2bc0521c06b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3770d555fca08fd327091232777b2164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3770d555fca08fd327091232777b2164">PWM_OSSUPD_OSSUPH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a3770d555fca08fd327091232777b2164"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 7  <br /></td></tr>
<tr class="separator:a3770d555fca08fd327091232777b2164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35e76bcb2b7795022e5117eec690bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac35e76bcb2b7795022e5117eec690bfc">PWM_OSSUPD_OSSUPL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ac35e76bcb2b7795022e5117eec690bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:ac35e76bcb2b7795022e5117eec690bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3326e4bb5f84da296e7ac992ac029553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3326e4bb5f84da296e7ac992ac029553">PWM_OSSUPD_OSSUPL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a3326e4bb5f84da296e7ac992ac029553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:a3326e4bb5f84da296e7ac992ac029553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9d15e834de3bb5db7f1549d86f1a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3e9d15e834de3bb5db7f1549d86f1a57">PWM_OSSUPD_OSSUPL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a3e9d15e834de3bb5db7f1549d86f1a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a3e9d15e834de3bb5db7f1549d86f1a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e53b31cb8b3a9ce73db36088eb131f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2e53b31cb8b3a9ce73db36088eb131f1">PWM_OSSUPD_OSSUPL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a2e53b31cb8b3a9ce73db36088eb131f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a2e53b31cb8b3a9ce73db36088eb131f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf279943fa51227e0d1f7e60ff75ee5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf279943fa51227e0d1f7e60ff75ee5f">PWM_OSSUPD_OSSUPL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:aaf279943fa51227e0d1f7e60ff75ee5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 4  <br /></td></tr>
<tr class="separator:aaf279943fa51227e0d1f7e60ff75ee5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812a26bdb26d4f3e07558f6e77dfa6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a812a26bdb26d4f3e07558f6e77dfa6da">PWM_OSSUPD_OSSUPL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a812a26bdb26d4f3e07558f6e77dfa6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 5  <br /></td></tr>
<tr class="separator:a812a26bdb26d4f3e07558f6e77dfa6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062c5f90d527844a38a67a939f0b3bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a062c5f90d527844a38a67a939f0b3bc0">PWM_OSSUPD_OSSUPL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a062c5f90d527844a38a67a939f0b3bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 6  <br /></td></tr>
<tr class="separator:a062c5f90d527844a38a67a939f0b3bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e79913690029a603ddbbcc21521f394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9e79913690029a603ddbbcc21521f394">PWM_OSSUPD_OSSUPL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a9e79913690029a603ddbbcc21521f394"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 7  <br /></td></tr>
<tr class="separator:a9e79913690029a603ddbbcc21521f394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19f80cf218be24bc6d033802d46735d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af19f80cf218be24bc6d033802d46735d">PWM_OSCUPD_OSCUPH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:af19f80cf218be24bc6d033802d46735d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0  <br /></td></tr>
<tr class="separator:af19f80cf218be24bc6d033802d46735d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7520de992c0db573287f89908f651fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7520de992c0db573287f89908f651fa7">PWM_OSCUPD_OSCUPH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a7520de992c0db573287f89908f651fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1  <br /></td></tr>
<tr class="separator:a7520de992c0db573287f89908f651fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09453efb5b8e52407f7e5e822e427272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a09453efb5b8e52407f7e5e822e427272">PWM_OSCUPD_OSCUPH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a09453efb5b8e52407f7e5e822e427272"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2  <br /></td></tr>
<tr class="separator:a09453efb5b8e52407f7e5e822e427272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775e037072deb539a7e9f50a2b4b35b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a775e037072deb539a7e9f50a2b4b35b8">PWM_OSCUPD_OSCUPH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a775e037072deb539a7e9f50a2b4b35b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3  <br /></td></tr>
<tr class="separator:a775e037072deb539a7e9f50a2b4b35b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e0bbfae4cd09a74e444040c2ae8c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af8e0bbfae4cd09a74e444040c2ae8c40">PWM_OSCUPD_OSCUPH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:af8e0bbfae4cd09a74e444040c2ae8c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 4  <br /></td></tr>
<tr class="separator:af8e0bbfae4cd09a74e444040c2ae8c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac293ee61a086e239c452167bcf878bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac293ee61a086e239c452167bcf878bf9">PWM_OSCUPD_OSCUPH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ac293ee61a086e239c452167bcf878bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 5  <br /></td></tr>
<tr class="separator:ac293ee61a086e239c452167bcf878bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a81207400a6e100dd65348975fd723f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2a81207400a6e100dd65348975fd723f">PWM_OSCUPD_OSCUPH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a2a81207400a6e100dd65348975fd723f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 6  <br /></td></tr>
<tr class="separator:a2a81207400a6e100dd65348975fd723f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939377bd30f6ee14d574c9ed2d569ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a939377bd30f6ee14d574c9ed2d569ca0">PWM_OSCUPD_OSCUPH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a939377bd30f6ee14d574c9ed2d569ca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 7  <br /></td></tr>
<tr class="separator:a939377bd30f6ee14d574c9ed2d569ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4ddd7412fdfc47dfb81c44b81df30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aee4ddd7412fdfc47dfb81c44b81df30f">PWM_OSCUPD_OSCUPL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aee4ddd7412fdfc47dfb81c44b81df30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0  <br /></td></tr>
<tr class="separator:aee4ddd7412fdfc47dfb81c44b81df30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec215d05bca7caec5091a8d90a7e777f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aec215d05bca7caec5091a8d90a7e777f">PWM_OSCUPD_OSCUPL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:aec215d05bca7caec5091a8d90a7e777f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1  <br /></td></tr>
<tr class="separator:aec215d05bca7caec5091a8d90a7e777f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193aa5a47d8158d172b4fb8a9d676a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a193aa5a47d8158d172b4fb8a9d676a7c">PWM_OSCUPD_OSCUPL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a193aa5a47d8158d172b4fb8a9d676a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2  <br /></td></tr>
<tr class="separator:a193aa5a47d8158d172b4fb8a9d676a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a71cf7ec9223cf781b0684f601c4643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9a71cf7ec9223cf781b0684f601c4643">PWM_OSCUPD_OSCUPL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a9a71cf7ec9223cf781b0684f601c4643"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3  <br /></td></tr>
<tr class="separator:a9a71cf7ec9223cf781b0684f601c4643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e90ba83aa2087e387aa21cacc82142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a10e90ba83aa2087e387aa21cacc82142">PWM_OSCUPD_OSCUPL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a10e90ba83aa2087e387aa21cacc82142"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 4  <br /></td></tr>
<tr class="separator:a10e90ba83aa2087e387aa21cacc82142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a7118757f2d045b85c66ca38be56ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a28a7118757f2d045b85c66ca38be56ad">PWM_OSCUPD_OSCUPL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a28a7118757f2d045b85c66ca38be56ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 5  <br /></td></tr>
<tr class="separator:a28a7118757f2d045b85c66ca38be56ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221b922905630ffbd44fe612d901e759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a221b922905630ffbd44fe612d901e759">PWM_OSCUPD_OSCUPL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a221b922905630ffbd44fe612d901e759"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 6  <br /></td></tr>
<tr class="separator:a221b922905630ffbd44fe612d901e759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c2eb1be69da60f5ce0078bc80f79ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a17c2eb1be69da60f5ce0078bc80f79ac">PWM_OSCUPD_OSCUPL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a17c2eb1be69da60f5ce0078bc80f79ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 7  <br /></td></tr>
<tr class="separator:a17c2eb1be69da60f5ce0078bc80f79ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafda9a8aefe508ed618db6b0d7f221fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aafda9a8aefe508ed618db6b0d7f221fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e0dfb24ebce067ba3f136672da8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)</td></tr>
<tr class="memdesc:a68e0dfb24ebce067ba3f136672da8cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Polarity (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a68e0dfb24ebce067ba3f136672da8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acddaf8401cea31513467570b92aef719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acddaf8401cea31513467570b92aef719">PWM_FMR_FPOL</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)))</td></tr>
<tr class="separator:acddaf8401cea31513467570b92aef719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6ec8c475004c1c6e08d7e5577789a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acb6ec8c475004c1c6e08d7e5577789a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8048bcc1d303fea3232cebe782730f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)</td></tr>
<tr class="memdesc:a8e8048bcc1d303fea3232cebe782730f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Activation Mode (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a8e8048bcc1d303fea3232cebe782730f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e5770a33ef31d1f805ccb5c914d98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa4e5770a33ef31d1f805ccb5c914d98c">PWM_FMR_FMOD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)))</td></tr>
<tr class="separator:aa4e5770a33ef31d1f805ccb5c914d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a6c9843313f55b7aac95c522a55f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a22a6c9843313f55b7aac95c522a55f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb9a9873718d4de4ab8016c38a4fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)</td></tr>
<tr class="memdesc:a3eb9a9873718d4de4ab8016c38a4fd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FMR) Fault Filtering (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a3eb9a9873718d4de4ab8016c38a4fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18673d610bbe3705b20be59eaebe74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad18673d610bbe3705b20be59eaebe74b">PWM_FMR_FFIL</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)))</td></tr>
<tr class="separator:ad18673d610bbe3705b20be59eaebe74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cab7b9a14a97987c4ce2cd79bb71d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8cab7b9a14a97987c4ce2cd79bb71d30">PWM_FSR_FIV_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8cab7b9a14a97987c4ce2cd79bb71d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90ff794843da9f1701ae359a063c0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab90ff794843da9f1701ae359a063c0e6">PWM_FSR_FIV_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a8cab7b9a14a97987c4ce2cd79bb71d30">PWM_FSR_FIV_Pos</a>)</td></tr>
<tr class="memdesc:ab90ff794843da9f1701ae359a063c0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FSR) Fault Input Value (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:ab90ff794843da9f1701ae359a063c0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20071978cef798a324e7013e10e855fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a20071978cef798a324e7013e10e855fe">PWM_FSR_FS_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a20071978cef798a324e7013e10e855fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca73a5219e79e2cef1417d2085fc37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abca73a5219e79e2cef1417d2085fc37a">PWM_FSR_FS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a20071978cef798a324e7013e10e855fe">PWM_FSR_FS_Pos</a>)</td></tr>
<tr class="memdesc:abca73a5219e79e2cef1417d2085fc37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FSR) Fault Status (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:abca73a5219e79e2cef1417d2085fc37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9db555297dfc8e34241e67be8e91a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac9db555297dfc8e34241e67be8e91a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b106c3333dda59d174be43cfa1f1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)</td></tr>
<tr class="memdesc:a18b106c3333dda59d174be43cfa1f1cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FCR) Fault Clear (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a18b106c3333dda59d174be43cfa1f1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1a37797e7e5cc1256b587608743d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afd1a37797e7e5cc1256b587608743d13">PWM_FCR_FCLR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)))</td></tr>
<tr class="separator:afd1a37797e7e5cc1256b587608743d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ac452ce064dca4d269fef9e5c7e4e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a52ac452ce064dca4d269fef9e5c7e4e6">PWM_FPV_FPVH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a52ac452ce064dca4d269fef9e5c7e4e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 0  <br /></td></tr>
<tr class="separator:a52ac452ce064dca4d269fef9e5c7e4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa406ca24fe7babfdb55af840881fcc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa406ca24fe7babfdb55af840881fcc1f">PWM_FPV_FPVH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aa406ca24fe7babfdb55af840881fcc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 1  <br /></td></tr>
<tr class="separator:aa406ca24fe7babfdb55af840881fcc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07f5953cf5b5fafac381f55d3ffb0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad07f5953cf5b5fafac381f55d3ffb0a9">PWM_FPV_FPVH2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ad07f5953cf5b5fafac381f55d3ffb0a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 2  <br /></td></tr>
<tr class="separator:ad07f5953cf5b5fafac381f55d3ffb0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa720a27e9550c4c44ed1f6521822dcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa720a27e9550c4c44ed1f6521822dcbe">PWM_FPV_FPVH3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa720a27e9550c4c44ed1f6521822dcbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 3  <br /></td></tr>
<tr class="separator:aa720a27e9550c4c44ed1f6521822dcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2cf67d253462e44eca8dd450a2c92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aee2cf67d253462e44eca8dd450a2c92f">PWM_FPV_FPVH4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aee2cf67d253462e44eca8dd450a2c92f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 4  <br /></td></tr>
<tr class="separator:aee2cf67d253462e44eca8dd450a2c92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3793da0c6354215643193ab8992fcd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3793da0c6354215643193ab8992fcd3d">PWM_FPV_FPVH5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a3793da0c6354215643193ab8992fcd3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 5  <br /></td></tr>
<tr class="separator:a3793da0c6354215643193ab8992fcd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fd3d23d0844e3505d13a0374ceef9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a72fd3d23d0844e3505d13a0374ceef9d">PWM_FPV_FPVH6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a72fd3d23d0844e3505d13a0374ceef9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 6  <br /></td></tr>
<tr class="separator:a72fd3d23d0844e3505d13a0374ceef9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eafbe3b06ad6dc135dc5def2abfce59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3eafbe3b06ad6dc135dc5def2abfce59">PWM_FPV_FPVH7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a3eafbe3b06ad6dc135dc5def2abfce59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 7  <br /></td></tr>
<tr class="separator:a3eafbe3b06ad6dc135dc5def2abfce59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b449e705ccae7bf00053d0354e6fe12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1b449e705ccae7bf00053d0354e6fe12">PWM_FPV_FPVL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a1b449e705ccae7bf00053d0354e6fe12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 0  <br /></td></tr>
<tr class="separator:a1b449e705ccae7bf00053d0354e6fe12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f83d9e504c1201f5931e351bf30bc5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5f83d9e504c1201f5931e351bf30bc5b">PWM_FPV_FPVL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a5f83d9e504c1201f5931e351bf30bc5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 1  <br /></td></tr>
<tr class="separator:a5f83d9e504c1201f5931e351bf30bc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030ea07087e4890e1e41ab6206ed16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a030ea07087e4890e1e41ab6206ed16bf">PWM_FPV_FPVL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a030ea07087e4890e1e41ab6206ed16bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 2  <br /></td></tr>
<tr class="separator:a030ea07087e4890e1e41ab6206ed16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67cd2978c481b43ed8107bfea17c567c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a67cd2978c481b43ed8107bfea17c567c">PWM_FPV_FPVL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a67cd2978c481b43ed8107bfea17c567c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 3  <br /></td></tr>
<tr class="separator:a67cd2978c481b43ed8107bfea17c567c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e14ec41beb13b7f76beaa50c638cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a58e14ec41beb13b7f76beaa50c638cdf">PWM_FPV_FPVL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a58e14ec41beb13b7f76beaa50c638cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 4  <br /></td></tr>
<tr class="separator:a58e14ec41beb13b7f76beaa50c638cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70358c15ad3086ac9a00a497cfadbdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a70358c15ad3086ac9a00a497cfadbdea">PWM_FPV_FPVL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a70358c15ad3086ac9a00a497cfadbdea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 5  <br /></td></tr>
<tr class="separator:a70358c15ad3086ac9a00a497cfadbdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f57a009bdfbdbbc24b78a4a2ac5f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a46f57a009bdfbdbbc24b78a4a2ac5f4b">PWM_FPV_FPVL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a46f57a009bdfbdbbc24b78a4a2ac5f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 6  <br /></td></tr>
<tr class="separator:a46f57a009bdfbdbbc24b78a4a2ac5f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282f7bf024325661130626a11c9b2462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a282f7bf024325661130626a11c9b2462">PWM_FPV_FPVL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a282f7bf024325661130626a11c9b2462"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 7  <br /></td></tr>
<tr class="separator:a282f7bf024325661130626a11c9b2462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c9b3a49603a364f8b11c251a6b5251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a57c9b3a49603a364f8b11c251a6b5251">PWM_FPE1_FPE0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a57c9b3a49603a364f8b11c251a6b5251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8a8df582de7b620d44d917bd84aff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3d8a8df582de7b620d44d917bd84aff4">PWM_FPE1_FPE0_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a57c9b3a49603a364f8b11c251a6b5251">PWM_FPE1_FPE0_Pos</a>)</td></tr>
<tr class="memdesc:a3d8a8df582de7b620d44d917bd84aff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE1) Fault Protection Enable for channel 0 (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a3d8a8df582de7b620d44d917bd84aff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bae1f67788ab04757cd0bc9e3f634c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab4bae1f67788ab04757cd0bc9e3f634c">PWM_FPE1_FPE0</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a3d8a8df582de7b620d44d917bd84aff4">PWM_FPE1_FPE0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a57c9b3a49603a364f8b11c251a6b5251">PWM_FPE1_FPE0_Pos</a>)))</td></tr>
<tr class="separator:ab4bae1f67788ab04757cd0bc9e3f634c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac416f96e75e505972f0d6331af170547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac416f96e75e505972f0d6331af170547">PWM_FPE1_FPE1_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ac416f96e75e505972f0d6331af170547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6540f51dfbb2d11e79574c92a49d2f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6540f51dfbb2d11e79574c92a49d2f81">PWM_FPE1_FPE1_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#ac416f96e75e505972f0d6331af170547">PWM_FPE1_FPE1_Pos</a>)</td></tr>
<tr class="memdesc:a6540f51dfbb2d11e79574c92a49d2f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE1) Fault Protection Enable for channel 1 (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a6540f51dfbb2d11e79574c92a49d2f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f31b55c4c4e89006c235f2d9d70a0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1f31b55c4c4e89006c235f2d9d70a0c8">PWM_FPE1_FPE1</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a6540f51dfbb2d11e79574c92a49d2f81">PWM_FPE1_FPE1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac416f96e75e505972f0d6331af170547">PWM_FPE1_FPE1_Pos</a>)))</td></tr>
<tr class="separator:a1f31b55c4c4e89006c235f2d9d70a0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fa78a0c40fd4fea01df4facbc96ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a59fa78a0c40fd4fea01df4facbc96ca1">PWM_FPE1_FPE2_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a59fa78a0c40fd4fea01df4facbc96ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436c65e2bec3bde52fcc695d3a80d806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a436c65e2bec3bde52fcc695d3a80d806">PWM_FPE1_FPE2_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a59fa78a0c40fd4fea01df4facbc96ca1">PWM_FPE1_FPE2_Pos</a>)</td></tr>
<tr class="memdesc:a436c65e2bec3bde52fcc695d3a80d806"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE1) Fault Protection Enable for channel 2 (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a436c65e2bec3bde52fcc695d3a80d806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8ec84da9e52037b92300f944dfbdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aef8ec84da9e52037b92300f944dfbdca">PWM_FPE1_FPE2</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a436c65e2bec3bde52fcc695d3a80d806">PWM_FPE1_FPE2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a59fa78a0c40fd4fea01df4facbc96ca1">PWM_FPE1_FPE2_Pos</a>)))</td></tr>
<tr class="separator:aef8ec84da9e52037b92300f944dfbdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be3ddb66e2495845d1d19a4c370dfda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3be3ddb66e2495845d1d19a4c370dfda">PWM_FPE1_FPE3_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a3be3ddb66e2495845d1d19a4c370dfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cba7997995cb4786f4e0631989446ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4cba7997995cb4786f4e0631989446ad">PWM_FPE1_FPE3_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a3be3ddb66e2495845d1d19a4c370dfda">PWM_FPE1_FPE3_Pos</a>)</td></tr>
<tr class="memdesc:a4cba7997995cb4786f4e0631989446ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE1) Fault Protection Enable for channel 3 (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a4cba7997995cb4786f4e0631989446ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8e3239a5f88db0b563fe34a5f53eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8e8e3239a5f88db0b563fe34a5f53eaf">PWM_FPE1_FPE3</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a4cba7997995cb4786f4e0631989446ad">PWM_FPE1_FPE3_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a3be3ddb66e2495845d1d19a4c370dfda">PWM_FPE1_FPE3_Pos</a>)))</td></tr>
<tr class="separator:a8e8e3239a5f88db0b563fe34a5f53eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7042f35328ac6991796c80fd7301ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af7042f35328ac6991796c80fd7301ac0">PWM_FPE2_FPE4_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af7042f35328ac6991796c80fd7301ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d57dd674e3e29db189e19c49d8e26a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8d57dd674e3e29db189e19c49d8e26a7">PWM_FPE2_FPE4_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#af7042f35328ac6991796c80fd7301ac0">PWM_FPE2_FPE4_Pos</a>)</td></tr>
<tr class="memdesc:a8d57dd674e3e29db189e19c49d8e26a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE2) Fault Protection Enable for channel 4 (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a8d57dd674e3e29db189e19c49d8e26a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7fb4de4d45b355283a4f48c1864e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aed7fb4de4d45b355283a4f48c1864e26">PWM_FPE2_FPE4</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a8d57dd674e3e29db189e19c49d8e26a7">PWM_FPE2_FPE4_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#af7042f35328ac6991796c80fd7301ac0">PWM_FPE2_FPE4_Pos</a>)))</td></tr>
<tr class="separator:aed7fb4de4d45b355283a4f48c1864e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf61ac907759694ec77e54f750f232cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abf61ac907759694ec77e54f750f232cd">PWM_FPE2_FPE5_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:abf61ac907759694ec77e54f750f232cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf590c43cf197d50739768faffe8816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aabf590c43cf197d50739768faffe8816">PWM_FPE2_FPE5_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#abf61ac907759694ec77e54f750f232cd">PWM_FPE2_FPE5_Pos</a>)</td></tr>
<tr class="memdesc:aabf590c43cf197d50739768faffe8816"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE2) Fault Protection Enable for channel 5 (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:aabf590c43cf197d50739768faffe8816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca68a9676f68efa295d13f2e0132ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaca68a9676f68efa295d13f2e0132ae6">PWM_FPE2_FPE5</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aabf590c43cf197d50739768faffe8816">PWM_FPE2_FPE5_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#abf61ac907759694ec77e54f750f232cd">PWM_FPE2_FPE5_Pos</a>)))</td></tr>
<tr class="separator:aaca68a9676f68efa295d13f2e0132ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449171f2422e1e54b1aa37731cd2f610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a449171f2422e1e54b1aa37731cd2f610">PWM_FPE2_FPE6_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a449171f2422e1e54b1aa37731cd2f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a25af6337b3ca438e345b44c99207a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7a25af6337b3ca438e345b44c99207a1">PWM_FPE2_FPE6_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a449171f2422e1e54b1aa37731cd2f610">PWM_FPE2_FPE6_Pos</a>)</td></tr>
<tr class="memdesc:a7a25af6337b3ca438e345b44c99207a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE2) Fault Protection Enable for channel 6 (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:a7a25af6337b3ca438e345b44c99207a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077e5262817900efc0af0e0e3ec7e826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a077e5262817900efc0af0e0e3ec7e826">PWM_FPE2_FPE6</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a7a25af6337b3ca438e345b44c99207a1">PWM_FPE2_FPE6_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a449171f2422e1e54b1aa37731cd2f610">PWM_FPE2_FPE6_Pos</a>)))</td></tr>
<tr class="separator:a077e5262817900efc0af0e0e3ec7e826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59723dac487ea155fa975817f999835d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a59723dac487ea155fa975817f999835d">PWM_FPE2_FPE7_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a59723dac487ea155fa975817f999835d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3661fd6dfb60cac2c4552096a4324ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae3661fd6dfb60cac2c4552096a4324ca">PWM_FPE2_FPE7_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a59723dac487ea155fa975817f999835d">PWM_FPE2_FPE7_Pos</a>)</td></tr>
<tr class="memdesc:ae3661fd6dfb60cac2c4552096a4324ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_FPE2) Fault Protection Enable for channel 7 (fault input bit varies from 0 to 5)  <br /></td></tr>
<tr class="separator:ae3661fd6dfb60cac2c4552096a4324ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d52d3a4c91f5e8b1c3addfcaee85231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5d52d3a4c91f5e8b1c3addfcaee85231">PWM_FPE2_FPE7</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae3661fd6dfb60cac2c4552096a4324ca">PWM_FPE2_FPE7_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a59723dac487ea155fa975817f999835d">PWM_FPE2_FPE7_Pos</a>)))</td></tr>
<tr class="separator:a5d52d3a4c91f5e8b1c3addfcaee85231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469a975b28cf04cd35f871f253b7a3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a469a975b28cf04cd35f871f253b7a3b3">PWM_ELMR_CSEL0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a469a975b28cf04cd35f871f253b7a3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 0 Selection  <br /></td></tr>
<tr class="separator:a469a975b28cf04cd35f871f253b7a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f6b7258c6bc91e429811ccd14a8310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a08f6b7258c6bc91e429811ccd14a8310">PWM_ELMR_CSEL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a08f6b7258c6bc91e429811ccd14a8310"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 1 Selection  <br /></td></tr>
<tr class="separator:a08f6b7258c6bc91e429811ccd14a8310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec0c8acd271024f3e167e644a3d2d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abec0c8acd271024f3e167e644a3d2d27">PWM_ELMR_CSEL2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:abec0c8acd271024f3e167e644a3d2d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 2 Selection  <br /></td></tr>
<tr class="separator:abec0c8acd271024f3e167e644a3d2d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f65ca00c0fbbfe5b44af28f6a73f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a02f65ca00c0fbbfe5b44af28f6a73f63">PWM_ELMR_CSEL3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a02f65ca00c0fbbfe5b44af28f6a73f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 3 Selection  <br /></td></tr>
<tr class="separator:a02f65ca00c0fbbfe5b44af28f6a73f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c0348a9525eb00101b564a982be4c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5c0348a9525eb00101b564a982be4c8d">PWM_ELMR_CSEL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5c0348a9525eb00101b564a982be4c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 4 Selection  <br /></td></tr>
<tr class="separator:a5c0348a9525eb00101b564a982be4c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afa8d31d1dfabab5ddc3c1d025f1e49a1">PWM_ELMR_CSEL5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:afa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 5 Selection  <br /></td></tr>
<tr class="separator:afa8d31d1dfabab5ddc3c1d025f1e49a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f1b104829914629dce9a552a3be037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a88f1b104829914629dce9a552a3be037">PWM_ELMR_CSEL6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a88f1b104829914629dce9a552a3be037"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 6 Selection  <br /></td></tr>
<tr class="separator:a88f1b104829914629dce9a552a3be037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049921051c31567a21f2ca271a7c56c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a049921051c31567a21f2ca271a7c56c9">PWM_ELMR_CSEL7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a049921051c31567a21f2ca271a7c56c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_ELMR[2]) Comparison 7 Selection  <br /></td></tr>
<tr class="separator:a049921051c31567a21f2ca271a7c56c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1518a1da5a4c1b5d32067575f8a739d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af1518a1da5a4c1b5d32067575f8a739d">PWM_SMMR_GCEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:af1518a1da5a4c1b5d32067575f8a739d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <br /></td></tr>
<tr class="separator:af1518a1da5a4c1b5d32067575f8a739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada70734e4809b9886a051c44ae10bdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ada70734e4809b9886a051c44ae10bdea">PWM_SMMR_GCEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ada70734e4809b9886a051c44ae10bdea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <br /></td></tr>
<tr class="separator:ada70734e4809b9886a051c44ae10bdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0261504ac7c82b86a6b96f4e871806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaa0261504ac7c82b86a6b96f4e871806">PWM_SMMR_GCEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aaa0261504ac7c82b86a6b96f4e871806"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <br /></td></tr>
<tr class="separator:aaa0261504ac7c82b86a6b96f4e871806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90752ee8dc020b74e6413f78daea536d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a90752ee8dc020b74e6413f78daea536d">PWM_SMMR_GCEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a90752ee8dc020b74e6413f78daea536d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable  <br /></td></tr>
<tr class="separator:a90752ee8dc020b74e6413f78daea536d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761056425aa02bd82bc39edfd3c0be2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a761056425aa02bd82bc39edfd3c0be2a">PWM_SMMR_DOWN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a761056425aa02bd82bc39edfd3c0be2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <br /></td></tr>
<tr class="separator:a761056425aa02bd82bc39edfd3c0be2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fac8e2f4988eb9487755679b524baea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9fac8e2f4988eb9487755679b524baea">PWM_SMMR_DOWN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a9fac8e2f4988eb9487755679b524baea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <br /></td></tr>
<tr class="separator:a9fac8e2f4988eb9487755679b524baea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa322fea9ecaf5546b67cf9d9789f45e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa322fea9ecaf5546b67cf9d9789f45e5">PWM_SMMR_DOWN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aa322fea9ecaf5546b67cf9d9789f45e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <br /></td></tr>
<tr class="separator:aa322fea9ecaf5546b67cf9d9789f45e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a71644058552a6fab433121ed7cbb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5a71644058552a6fab433121ed7cbb81">PWM_SMMR_DOWN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a5a71644058552a6fab433121ed7cbb81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_SMMR) DOWN Count  <br /></td></tr>
<tr class="separator:a5a71644058552a6fab433121ed7cbb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c519a2fcf5e2c16257d782d075ab6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0c519a2fcf5e2c16257d782d075ab6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5808d6cf04c4e5212002b099d4005be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)</td></tr>
<tr class="memdesc:a5808d6cf04c4e5212002b099d4005be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Command  <br /></td></tr>
<tr class="separator:a5808d6cf04c4e5212002b099d4005be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d93360b848ae878f968ec1de4f78a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a56d93360b848ae878f968ec1de4f78a5">PWM_WPCR_WPCMD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)))</td></tr>
<tr class="separator:a56d93360b848ae878f968ec1de4f78a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa18dd34b9952720314eaac4d894f935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afa18dd34b9952720314eaac4d894f935">PWM_WPCR_WPRG0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:afa18dd34b9952720314eaac4d894f935"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 0  <br /></td></tr>
<tr class="separator:afa18dd34b9952720314eaac4d894f935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bbd2f5f339ce837464c918b42947e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a22bbd2f5f339ce837464c918b42947e4">PWM_WPCR_WPRG1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a22bbd2f5f339ce837464c918b42947e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 1  <br /></td></tr>
<tr class="separator:a22bbd2f5f339ce837464c918b42947e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac162ea420e73732f2377033303f5513e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac162ea420e73732f2377033303f5513e">PWM_WPCR_WPRG2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ac162ea420e73732f2377033303f5513e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 2  <br /></td></tr>
<tr class="separator:ac162ea420e73732f2377033303f5513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2459c32b0e27b05eacfdd943c706fad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2459c32b0e27b05eacfdd943c706fad5">PWM_WPCR_WPRG3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a2459c32b0e27b05eacfdd943c706fad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 3  <br /></td></tr>
<tr class="separator:a2459c32b0e27b05eacfdd943c706fad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c582a235a049238238cde31dffd8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a76c582a235a049238238cde31dffd8ed">PWM_WPCR_WPRG4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a76c582a235a049238238cde31dffd8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 4  <br /></td></tr>
<tr class="separator:a76c582a235a049238238cde31dffd8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d7f99067043f6c0384045de15cefe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa3d7f99067043f6c0384045de15cefe2">PWM_WPCR_WPRG5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:aa3d7f99067043f6c0384045de15cefe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 5  <br /></td></tr>
<tr class="separator:aa3d7f99067043f6c0384045de15cefe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ecb09b0534c3d7d743fd515061015a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a75ecb09b0534c3d7d743fd515061015a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53d9a5deef4b7978ed39cb2195ceb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)</td></tr>
<tr class="memdesc:ac53d9a5deef4b7978ed39cb2195ceb91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPCR) Write Protect Key  <br /></td></tr>
<tr class="separator:ac53d9a5deef4b7978ed39cb2195ceb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37888e300dec55b413e04072f650e229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a37888e300dec55b413e04072f650e229">PWM_WPCR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:a37888e300dec55b413e04072f650e229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559d91595e9dc987ce9b85428625ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a559d91595e9dc987ce9b85428625ec37">PWM_WPSR_WPSWS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a559d91595e9dc987ce9b85428625ec37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a559d91595e9dc987ce9b85428625ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c2d89aefda18e6d8a2fbf9233c8002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a46c2d89aefda18e6d8a2fbf9233c8002">PWM_WPSR_WPSWS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a46c2d89aefda18e6d8a2fbf9233c8002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a46c2d89aefda18e6d8a2fbf9233c8002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232173f80b5d95a0dc3f3e3ed98973de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a232173f80b5d95a0dc3f3e3ed98973de">PWM_WPSR_WPSWS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a232173f80b5d95a0dc3f3e3ed98973de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a232173f80b5d95a0dc3f3e3ed98973de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c27c13adebee1cdd31dfe24d11d747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab2c27c13adebee1cdd31dfe24d11d747">PWM_WPSR_WPSWS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ab2c27c13adebee1cdd31dfe24d11d747"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:ab2c27c13adebee1cdd31dfe24d11d747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1554655175492c6bf1cc86448650ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5d1554655175492c6bf1cc86448650ef">PWM_WPSR_WPSWS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5d1554655175492c6bf1cc86448650ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a5d1554655175492c6bf1cc86448650ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0768cfcf47672715e0123a7fb345e3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0768cfcf47672715e0123a7fb345e3c8">PWM_WPSR_WPSWS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a0768cfcf47672715e0123a7fb345e3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status  <br /></td></tr>
<tr class="separator:a0768cfcf47672715e0123a7fb345e3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d57bf1b1bfac2bf2e2e752c5175df37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8d57bf1b1bfac2bf2e2e752c5175df37">PWM_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a8d57bf1b1bfac2bf2e2e752c5175df37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Status  <br /></td></tr>
<tr class="separator:a8d57bf1b1bfac2bf2e2e752c5175df37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92af4f31403a7b45edfd344b249ff40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a92af4f31403a7b45edfd344b249ff40e">PWM_WPSR_WPHWS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a92af4f31403a7b45edfd344b249ff40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a92af4f31403a7b45edfd344b249ff40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0356fdd944bdf6354e5bd9ae32517b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0356fdd944bdf6354e5bd9ae32517b67">PWM_WPSR_WPHWS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a0356fdd944bdf6354e5bd9ae32517b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a0356fdd944bdf6354e5bd9ae32517b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a12e5a417e07a06c23cba3e64b3ab6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7a12e5a417e07a06c23cba3e64b3ab6e">PWM_WPSR_WPHWS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a7a12e5a417e07a06c23cba3e64b3ab6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a7a12e5a417e07a06c23cba3e64b3ab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30c95e1f9f0698094737ff0d0148ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae30c95e1f9f0698094737ff0d0148ae0">PWM_WPSR_WPHWS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ae30c95e1f9f0698094737ff0d0148ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:ae30c95e1f9f0698094737ff0d0148ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f5378f620fbaebd02aedb7ef54c5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a70f5378f620fbaebd02aedb7ef54c5fb">PWM_WPSR_WPHWS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a70f5378f620fbaebd02aedb7ef54c5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a70f5378f620fbaebd02aedb7ef54c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b73f74236c8fefeb78205a385c9a895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3b73f74236c8fefeb78205a385c9a895">PWM_WPSR_WPHWS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a3b73f74236c8fefeb78205a385c9a895"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status  <br /></td></tr>
<tr class="separator:a3b73f74236c8fefeb78205a385c9a895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0094684a5f44b6b03640baa9fdc6135f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0094684a5f44b6b03640baa9fdc6135f">PWM_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0094684a5f44b6b03640baa9fdc6135f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac48a1ab59a4e311dbdd1abba533a1ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac48a1ab59a4e311dbdd1abba533a1ef2">PWM_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a0094684a5f44b6b03640baa9fdc6135f">PWM_WPSR_WPVSRC_Pos</a>)</td></tr>
<tr class="memdesc:ac48a1ab59a4e311dbdd1abba533a1ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Source  <br /></td></tr>
<tr class="separator:ac48a1ab59a4e311dbdd1abba533a1ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade65a19bebe6ecad423d218df6aeac83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ade65a19bebe6ecad423d218df6aeac83">PWM_TPR_TXPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ade65a19bebe6ecad423d218df6aeac83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a5a6e4249705ac950ffd63cb133bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a84a5a6e4249705ac950ffd63cb133bec">PWM_TPR_TXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ade65a19bebe6ecad423d218df6aeac83">PWM_TPR_TXPTR_Pos</a>)</td></tr>
<tr class="memdesc:a84a5a6e4249705ac950ffd63cb133bec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_TPR) Transmit Counter Register  <br /></td></tr>
<tr class="separator:a84a5a6e4249705ac950ffd63cb133bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c74dcd694d6cba1155aa99f597a1d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2c74dcd694d6cba1155aa99f597a1d1b">PWM_TPR_TXPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a84a5a6e4249705ac950ffd63cb133bec">PWM_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ade65a19bebe6ecad423d218df6aeac83">PWM_TPR_TXPTR_Pos</a>)))</td></tr>
<tr class="separator:a2c74dcd694d6cba1155aa99f597a1d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7cf1e86a8519b4c8b2b6ecd12bb15c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa7cf1e86a8519b4c8b2b6ecd12bb15c6">PWM_TCR_TXCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa7cf1e86a8519b4c8b2b6ecd12bb15c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc1ad1dbc2a00929ea7f339ad0f2e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afcc1ad1dbc2a00929ea7f339ad0f2e48">PWM_TCR_TXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#aa7cf1e86a8519b4c8b2b6ecd12bb15c6">PWM_TCR_TXCTR_Pos</a>)</td></tr>
<tr class="memdesc:afcc1ad1dbc2a00929ea7f339ad0f2e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_TCR) Transmit Counter Register  <br /></td></tr>
<tr class="separator:afcc1ad1dbc2a00929ea7f339ad0f2e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812fd2d7d77e23ec5cebc383e67a5cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a812fd2d7d77e23ec5cebc383e67a5cb4">PWM_TCR_TXCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#afcc1ad1dbc2a00929ea7f339ad0f2e48">PWM_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aa7cf1e86a8519b4c8b2b6ecd12bb15c6">PWM_TCR_TXCTR_Pos</a>)))</td></tr>
<tr class="separator:a812fd2d7d77e23ec5cebc383e67a5cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5ecf3ad4bc6eed15d7a259b59043db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4c5ecf3ad4bc6eed15d7a259b59043db">PWM_TNPR_TXNPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4c5ecf3ad4bc6eed15d7a259b59043db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc6f5712ef4476f930551d388988326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#adbc6f5712ef4476f930551d388988326">PWM_TNPR_TXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4c5ecf3ad4bc6eed15d7a259b59043db">PWM_TNPR_TXNPTR_Pos</a>)</td></tr>
<tr class="memdesc:adbc6f5712ef4476f930551d388988326"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_TNPR) Transmit Next Pointer  <br /></td></tr>
<tr class="separator:adbc6f5712ef4476f930551d388988326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe8420f5ef4d8360e5025c3b25b4dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#affe8420f5ef4d8360e5025c3b25b4dd9">PWM_TNPR_TXNPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#adbc6f5712ef4476f930551d388988326">PWM_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4c5ecf3ad4bc6eed15d7a259b59043db">PWM_TNPR_TXNPTR_Pos</a>)))</td></tr>
<tr class="separator:affe8420f5ef4d8360e5025c3b25b4dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b774054fcc0f9717d33fdd666c7337b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6b774054fcc0f9717d33fdd666c7337b">PWM_TNCR_TXNCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6b774054fcc0f9717d33fdd666c7337b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396cdf840911f597fb39a4709a82e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af396cdf840911f597fb39a4709a82e91">PWM_TNCR_TXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a6b774054fcc0f9717d33fdd666c7337b">PWM_TNCR_TXNCTR_Pos</a>)</td></tr>
<tr class="memdesc:af396cdf840911f597fb39a4709a82e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_TNCR) Transmit Counter Next  <br /></td></tr>
<tr class="separator:af396cdf840911f597fb39a4709a82e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b49c022f1e5d7cfbc67cffbcfd9d84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5b49c022f1e5d7cfbc67cffbcfd9d84c">PWM_TNCR_TXNCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#af396cdf840911f597fb39a4709a82e91">PWM_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a6b774054fcc0f9717d33fdd666c7337b">PWM_TNCR_TXNCTR_Pos</a>)))</td></tr>
<tr class="separator:a5b49c022f1e5d7cfbc67cffbcfd9d84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445115e0d397edff33d41e2510b450fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a445115e0d397edff33d41e2510b450fb">PWM_PTCR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a445115e0d397edff33d41e2510b450fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTCR) Receiver Transfer Enable  <br /></td></tr>
<tr class="separator:a445115e0d397edff33d41e2510b450fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf79353ee0db9ae2664265b679af8d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf79353ee0db9ae2664265b679af8d3b">PWM_PTCR_RXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aaf79353ee0db9ae2664265b679af8d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTCR) Receiver Transfer Disable  <br /></td></tr>
<tr class="separator:aaf79353ee0db9ae2664265b679af8d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69977ee8611b0dd1307082c40e0b3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad69977ee8611b0dd1307082c40e0b3bc">PWM_PTCR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ad69977ee8611b0dd1307082c40e0b3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTCR) Transmitter Transfer Enable  <br /></td></tr>
<tr class="separator:ad69977ee8611b0dd1307082c40e0b3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70554b6ded2744f8d32269e698bb53d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a70554b6ded2744f8d32269e698bb53d9">PWM_PTCR_TXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a70554b6ded2744f8d32269e698bb53d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTCR) Transmitter Transfer Disable  <br /></td></tr>
<tr class="separator:a70554b6ded2744f8d32269e698bb53d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ddcd24c37d2d6239c3c7c2a06833c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7ddcd24c37d2d6239c3c7c2a06833c89">PWM_PTSR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a7ddcd24c37d2d6239c3c7c2a06833c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTSR) Receiver Transfer Enable  <br /></td></tr>
<tr class="separator:a7ddcd24c37d2d6239c3c7c2a06833c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb10fb15a8e51b25b72e730b4ccf4613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abb10fb15a8e51b25b72e730b4ccf4613">PWM_PTSR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:abb10fb15a8e51b25b72e730b4ccf4613"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_PTSR) Transmitter Transfer Enable  <br /></td></tr>
<tr class="separator:abb10fb15a8e51b25b72e730b4ccf4613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4299c4528ffdef7d23c13e1e9a975bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4299c4528ffdef7d23c13e1e9a975bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f836e7af802c562b6c84db59f333e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)</td></tr>
<tr class="memdesc:a6f836e7af802c562b6c84db59f333e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPV) Comparison x Value  <br /></td></tr>
<tr class="separator:a6f836e7af802c562b6c84db59f333e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c785b8594eae01c0c8b1c52b823f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a91c785b8594eae01c0c8b1c52b823f36">PWM_CMPV_CV</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)))</td></tr>
<tr class="separator:a91c785b8594eae01c0c8b1c52b823f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24cfa2d6b73b73550360250af30a5224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a24cfa2d6b73b73550360250af30a5224">PWM_CMPV_CVM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a24cfa2d6b73b73550360250af30a5224"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPV) Comparison x Value Mode  <br /></td></tr>
<tr class="separator:a24cfa2d6b73b73550360250af30a5224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d9ce6aa5ce448194cfda50721bd5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a00d9ce6aa5ce448194cfda50721bd5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814522233f8137b734c794b115c82d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)</td></tr>
<tr class="memdesc:a814522233f8137b734c794b115c82d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPVUPD) Comparison x Value Update  <br /></td></tr>
<tr class="separator:a814522233f8137b734c794b115c82d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289a10af1c9e1d2817c5394ca5ab052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a289a10af1c9e1d2817c5394ca5ab052f">PWM_CMPVUPD_CVUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)))</td></tr>
<tr class="separator:a289a10af1c9e1d2817c5394ca5ab052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588c81afa5376f6abb27ce1dbe05578f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a588c81afa5376f6abb27ce1dbe05578f">PWM_CMPVUPD_CVMUPD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a588c81afa5376f6abb27ce1dbe05578f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPVUPD) Comparison x Value Mode Update  <br /></td></tr>
<tr class="separator:a588c81afa5376f6abb27ce1dbe05578f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f9538f09a306acf682d98930f2a954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad3f9538f09a306acf682d98930f2a954">PWM_CMPM_CEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ad3f9538f09a306acf682d98930f2a954"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Enable  <br /></td></tr>
<tr class="separator:ad3f9538f09a306acf682d98930f2a954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57626ea1939e8f352300ecf93be1439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:af57626ea1939e8f352300ecf93be1439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b8e7533c5db154116c6f8797e18bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)</td></tr>
<tr class="memdesc:a32b8e7533c5db154116c6f8797e18bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Trigger  <br /></td></tr>
<tr class="separator:a32b8e7533c5db154116c6f8797e18bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20d4465cd3dc1f875cfe5060df67630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac20d4465cd3dc1f875cfe5060df67630">PWM_CMPM_CTR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)))</td></tr>
<tr class="separator:ac20d4465cd3dc1f875cfe5060df67630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a29a209b1ea5b419265afa240cdaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a081a29a209b1ea5b419265afa240cdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7951fd10abe22d74f4c2c6e9802a3f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)</td></tr>
<tr class="memdesc:a7951fd10abe22d74f4c2c6e9802a3f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Period  <br /></td></tr>
<tr class="separator:a7951fd10abe22d74f4c2c6e9802a3f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d54748d1536414c80dac1643bebbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a42d54748d1536414c80dac1643bebbf1">PWM_CMPM_CPR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)))</td></tr>
<tr class="separator:a42d54748d1536414c80dac1643bebbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836c4e58d85e35a123223da621292f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a836c4e58d85e35a123223da621292f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2945c884ad4aab06150ae99c19542202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)</td></tr>
<tr class="memdesc:a2945c884ad4aab06150ae99c19542202"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Period Counter  <br /></td></tr>
<tr class="separator:a2945c884ad4aab06150ae99c19542202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3be5e55b87abd7e1687d9be77595a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac3be5e55b87abd7e1687d9be77595a26">PWM_CMPM_CPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)))</td></tr>
<tr class="separator:ac3be5e55b87abd7e1687d9be77595a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487940e89e6d4b4a554a13b88e876c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a487940e89e6d4b4a554a13b88e876c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd54a225ed379648b3693dfbcc56a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)</td></tr>
<tr class="memdesc:aadd54a225ed379648b3693dfbcc56a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Update Period  <br /></td></tr>
<tr class="separator:aadd54a225ed379648b3693dfbcc56a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133c06bab5d24a9d97b1c7f44c698ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a133c06bab5d24a9d97b1c7f44c698ae4">PWM_CMPM_CUPR</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)))</td></tr>
<tr class="separator:a133c06bab5d24a9d97b1c7f44c698ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046611de8ee0cc576937fed666f286ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a046611de8ee0cc576937fed666f286ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbf78eae63da097297b020afcf6febe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)</td></tr>
<tr class="memdesc:a2fbf78eae63da097297b020afcf6febe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPM) Comparison x Update Period Counter  <br /></td></tr>
<tr class="separator:a2fbf78eae63da097297b020afcf6febe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1103977edb4f7f53e3050ded3900262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae1103977edb4f7f53e3050ded3900262">PWM_CMPM_CUPRCNT</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)))</td></tr>
<tr class="separator:ae1103977edb4f7f53e3050ded3900262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63120711aff24e164abacbf8283ad2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a63120711aff24e164abacbf8283ad2f0">PWM_CMPMUPD_CENUPD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a63120711aff24e164abacbf8283ad2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Enable Update  <br /></td></tr>
<tr class="separator:a63120711aff24e164abacbf8283ad2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51d75e45c3eb87cf7a0c94d36919e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aa51d75e45c3eb87cf7a0c94d36919e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4963293459d57314102b2a14c2d9c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)</td></tr>
<tr class="memdesc:ae4963293459d57314102b2a14c2d9c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Trigger Update  <br /></td></tr>
<tr class="separator:ae4963293459d57314102b2a14c2d9c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fb8523c1acf3002ed4e7e9097af440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa7fb8523c1acf3002ed4e7e9097af440">PWM_CMPMUPD_CTRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)))</td></tr>
<tr class="separator:aa7fb8523c1acf3002ed4e7e9097af440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172bcf93f25ed51f493dff85c9ab569a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a172bcf93f25ed51f493dff85c9ab569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a42f6b4ac753fe27df637c3cfba9ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)</td></tr>
<tr class="memdesc:a9a42f6b4ac753fe27df637c3cfba9ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Period Update  <br /></td></tr>
<tr class="separator:a9a42f6b4ac753fe27df637c3cfba9ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55aea1151db2640b6a1fafb9a7cc023e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a55aea1151db2640b6a1fafb9a7cc023e">PWM_CMPMUPD_CPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)))</td></tr>
<tr class="separator:a55aea1151db2640b6a1fafb9a7cc023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215cfa6f967c8c69cb03500156c783e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a215cfa6f967c8c69cb03500156c783e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54677fe388d0a3e54a38a078f36137bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)</td></tr>
<tr class="memdesc:a54677fe388d0a3e54a38a078f36137bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMPMUPD) Comparison x Update Period Update  <br /></td></tr>
<tr class="separator:a54677fe388d0a3e54a38a078f36137bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62488dad3ad02edd4b9f10186f329f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a62488dad3ad02edd4b9f10186f329f91">PWM_CMPMUPD_CUPRUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)))</td></tr>
<tr class="separator:a62488dad3ad02edd4b9f10186f329f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5badf58a9dad60e51cc93b3bd3b50857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5badf58a9dad60e51cc93b3bd3b50857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7cd448e4b8d4338768b6d3c01087a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>)</td></tr>
<tr class="memdesc:aa7cd448e4b8d4338768b6d3c01087a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Pre-scaler  <br /></td></tr>
<tr class="separator:aa7cd448e4b8d4338768b6d3c01087a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06e7defd2dba13c0fff86d6496e86bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae06e7defd2dba13c0fff86d6496e86bd">PWM_CMR_CPRE</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>)))</td></tr>
<tr class="separator:ae06e7defd2dba13c0fff86d6496e86bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3f3920d928ba2aa52de186a445d0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a5d3f3920d928ba2aa52de186a445d0f4">PWM_CMR_CPRE_MCK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a5d3f3920d928ba2aa52de186a445d0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock  <br /></td></tr>
<tr class="separator:a5d3f3920d928ba2aa52de186a445d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ce0b9a18a244345e0bfa53ca090dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a37ce0b9a18a244345e0bfa53ca090dae">PWM_CMR_CPRE_MCK_DIV_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a37ce0b9a18a244345e0bfa53ca090dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/2  <br /></td></tr>
<tr class="separator:a37ce0b9a18a244345e0bfa53ca090dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa64626b14684edb5448046b2ba3ddcdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa64626b14684edb5448046b2ba3ddcdf">PWM_CMR_CPRE_MCK_DIV_4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa64626b14684edb5448046b2ba3ddcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/4  <br /></td></tr>
<tr class="separator:aa64626b14684edb5448046b2ba3ddcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7938e69e6d1c6f171c8f0cc14c18f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae7938e69e6d1c6f171c8f0cc14c18f61">PWM_CMR_CPRE_MCK_DIV_8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ae7938e69e6d1c6f171c8f0cc14c18f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/8  <br /></td></tr>
<tr class="separator:ae7938e69e6d1c6f171c8f0cc14c18f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891db67f708bac4e03b331dbe2b9b736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a891db67f708bac4e03b331dbe2b9b736">PWM_CMR_CPRE_MCK_DIV_16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a891db67f708bac4e03b331dbe2b9b736"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/16  <br /></td></tr>
<tr class="separator:a891db67f708bac4e03b331dbe2b9b736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46686466d77516d464299debf2704d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab46686466d77516d464299debf2704d1">PWM_CMR_CPRE_MCK_DIV_32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab46686466d77516d464299debf2704d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/32  <br /></td></tr>
<tr class="separator:ab46686466d77516d464299debf2704d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf069ffac1c8b10527ca0aa9172007f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#abf069ffac1c8b10527ca0aa9172007f7">PWM_CMR_CPRE_MCK_DIV_64</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:abf069ffac1c8b10527ca0aa9172007f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/64  <br /></td></tr>
<tr class="separator:abf069ffac1c8b10527ca0aa9172007f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a10a7bb26e066c5898b0e543488c024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a6a10a7bb26e066c5898b0e543488c024">PWM_CMR_CPRE_MCK_DIV_128</a>&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6a10a7bb26e066c5898b0e543488c024"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/128  <br /></td></tr>
<tr class="separator:a6a10a7bb26e066c5898b0e543488c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9225f1847a5fd90ee574dcb2621d1837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9225f1847a5fd90ee574dcb2621d1837">PWM_CMR_CPRE_MCK_DIV_256</a>&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9225f1847a5fd90ee574dcb2621d1837"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/256  <br /></td></tr>
<tr class="separator:a9225f1847a5fd90ee574dcb2621d1837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f378d7d346306ac6c6db37fcbf3a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab1f378d7d346306ac6c6db37fcbf3a4e">PWM_CMR_CPRE_MCK_DIV_512</a>&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab1f378d7d346306ac6c6db37fcbf3a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/512  <br /></td></tr>
<tr class="separator:ab1f378d7d346306ac6c6db37fcbf3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaead3bc15fbccd0c23d23c9f357c33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#afaead3bc15fbccd0c23d23c9f357c33e">PWM_CMR_CPRE_MCK_DIV_1024</a>&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td></tr>
<tr class="memdesc:afaead3bc15fbccd0c23d23c9f357c33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Master clock/1024  <br /></td></tr>
<tr class="separator:afaead3bc15fbccd0c23d23c9f357c33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc71e46b25f8e3523370fac72f5d033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8bc71e46b25f8e3523370fac72f5d033">PWM_CMR_CPRE_CLKA</a>&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td></tr>
<tr class="memdesc:a8bc71e46b25f8e3523370fac72f5d033"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Clock A  <br /></td></tr>
<tr class="separator:a8bc71e46b25f8e3523370fac72f5d033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f75d57082c66e697b6e9a0d1c7a871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a61f75d57082c66e697b6e9a0d1c7a871">PWM_CMR_CPRE_CLKB</a>&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td></tr>
<tr class="memdesc:a61f75d57082c66e697b6e9a0d1c7a871"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Clock B  <br /></td></tr>
<tr class="separator:a61f75d57082c66e697b6e9a0d1c7a871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389acb2fd3cb962a815dc9bebf0d8c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a389acb2fd3cb962a815dc9bebf0d8c3b">PWM_CMR_CALG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a389acb2fd3cb962a815dc9bebf0d8c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Alignment  <br /></td></tr>
<tr class="separator:a389acb2fd3cb962a815dc9bebf0d8c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf63b55ca5a5fca06ef63e14542b6d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aaf63b55ca5a5fca06ef63e14542b6d80">PWM_CMR_CPOL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aaf63b55ca5a5fca06ef63e14542b6d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Channel Polarity  <br /></td></tr>
<tr class="separator:aaf63b55ca5a5fca06ef63e14542b6d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb07f5754d14efb326e0a4a6d0d275c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a0bb07f5754d14efb326e0a4a6d0d275c">PWM_CMR_CES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a0bb07f5754d14efb326e0a4a6d0d275c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Counter Event Selection  <br /></td></tr>
<tr class="separator:a0bb07f5754d14efb326e0a4a6d0d275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a10f3a5ee3f69d0a8a1c74b8d439b0383">PWM_CMR_DTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time Generator Enable  <br /></td></tr>
<tr class="separator:a10f3a5ee3f69d0a8a1c74b8d439b0383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab717ec6a8d10c26426079bd5f86e9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aab717ec6a8d10c26426079bd5f86e9b2">PWM_CMR_DTHI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:aab717ec6a8d10c26426079bd5f86e9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMHx Output Inverted  <br /></td></tr>
<tr class="separator:aab717ec6a8d10c26426079bd5f86e9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa403af8b6427a80c569435793bc32a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa403af8b6427a80c569435793bc32a30">PWM_CMR_DTLI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aa403af8b6427a80c569435793bc32a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMLx Output Inverted  <br /></td></tr>
<tr class="separator:aa403af8b6427a80c569435793bc32a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c53da07d308aaa980f5d3e997be72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad9c53da07d308aaa980f5d3e997be72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15d16af3f59ccddcf4f629ea3c5852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)</td></tr>
<tr class="memdesc:aed15d16af3f59ccddcf4f629ea3c5852"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CDTY) Channel Duty-Cycle  <br /></td></tr>
<tr class="separator:aed15d16af3f59ccddcf4f629ea3c5852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41fa252ae7e9c1afb1ed033146edabff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a41fa252ae7e9c1afb1ed033146edabff">PWM_CDTY_CDTY</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)))</td></tr>
<tr class="separator:a41fa252ae7e9c1afb1ed033146edabff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ebfb063219cd157b8360721811c4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac8ebfb063219cd157b8360721811c4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4744918a2d9e85d39bfc066b0d9a6e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)</td></tr>
<tr class="memdesc:a4744918a2d9e85d39bfc066b0d9a6e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CDTYUPD) Channel Duty-Cycle Update  <br /></td></tr>
<tr class="separator:a4744918a2d9e85d39bfc066b0d9a6e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69460f40bbe07d9e2d8112525c0f6eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a69460f40bbe07d9e2d8112525c0f6eb5">PWM_CDTYUPD_CDTYUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)))</td></tr>
<tr class="separator:a69460f40bbe07d9e2d8112525c0f6eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e63c47355a0e697cf879301bdcfe97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a15e63c47355a0e697cf879301bdcfe97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5af6b617a5d5e4da51ade21024e340d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)</td></tr>
<tr class="memdesc:ae5af6b617a5d5e4da51ade21024e340d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CPRD) Channel Period  <br /></td></tr>
<tr class="separator:ae5af6b617a5d5e4da51ade21024e340d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436c7760905f428657aa5b449947a798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a436c7760905f428657aa5b449947a798">PWM_CPRD_CPRD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)))</td></tr>
<tr class="separator:a436c7760905f428657aa5b449947a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e884e8c0a0aafbd3a6af1ceea985d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a87e884e8c0a0aafbd3a6af1ceea985d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fdc0c18ef2194e73b094365eb792fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)</td></tr>
<tr class="memdesc:a1fdc0c18ef2194e73b094365eb792fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CPRDUPD) Channel Period Update  <br /></td></tr>
<tr class="separator:a1fdc0c18ef2194e73b094365eb792fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3793ebbd314a96f51223948b4e525a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3793ebbd314a96f51223948b4e525a12">PWM_CPRDUPD_CPRDUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)))</td></tr>
<tr class="separator:a3793ebbd314a96f51223948b4e525a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf83288cd3d60a64c5f5ca649d90787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aacf83288cd3d60a64c5f5ca649d90787">PWM_CCNT_CNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aacf83288cd3d60a64c5f5ca649d90787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ad77e55d2813cbaa887a2c3c3dac77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a50ad77e55d2813cbaa887a2c3c3dac77">PWM_CCNT_CNT_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#aacf83288cd3d60a64c5f5ca649d90787">PWM_CCNT_CNT_Pos</a>)</td></tr>
<tr class="memdesc:a50ad77e55d2813cbaa887a2c3c3dac77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_CCNT) Channel Counter Register  <br /></td></tr>
<tr class="separator:a50ad77e55d2813cbaa887a2c3c3dac77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6342d6ab56ac200cdc15b607e006f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acd6342d6ab56ac200cdc15b607e006f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d5f3ed5aa973fb64575d526a76d299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#aa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)</td></tr>
<tr class="memdesc:aa2d5f3ed5aa973fb64575d526a76d299"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMHx Output  <br /></td></tr>
<tr class="separator:aa2d5f3ed5aa973fb64575d526a76d299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4541374ddf744a071541a6e30503c469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4541374ddf744a071541a6e30503c469">PWM_DT_DTH</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)))</td></tr>
<tr class="separator:a4541374ddf744a071541a6e30503c469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023ec46a8230cb758371e0f3e0358a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a023ec46a8230cb758371e0f3e0358a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a24dbb50ac3be38a85033a53f91b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)</td></tr>
<tr class="memdesc:a94a24dbb50ac3be38a85033a53f91b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMLx Output  <br /></td></tr>
<tr class="separator:a94a24dbb50ac3be38a85033a53f91b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235770b0d3489660b457979691bc4ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a235770b0d3489660b457979691bc4ffc">PWM_DT_DTL</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)))</td></tr>
<tr class="separator:a235770b0d3489660b457979691bc4ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d565acd6fcde451487298836d3cd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a57d565acd6fcde451487298836d3cd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ae02641d423c938151d286815103df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)</td></tr>
<tr class="memdesc:a57ae02641d423c938151d286815103df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMHx Output  <br /></td></tr>
<tr class="separator:a57ae02641d423c938151d286815103df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe8d0acfd4ae28378e6a670c7da8609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a3fe8d0acfd4ae28378e6a670c7da8609">PWM_DTUPD_DTHUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)))</td></tr>
<tr class="separator:a3fe8d0acfd4ae28378e6a670c7da8609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e46448671db77abc6a8c3b5e9fc07c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4e46448671db77abc6a8c3b5e9fc07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745c5dc8738555fd8ccbdf9340af5af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)</td></tr>
<tr class="memdesc:a745c5dc8738555fd8ccbdf9340af5af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMLx Output  <br /></td></tr>
<tr class="separator:a745c5dc8738555fd8ccbdf9340af5af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca97073704403153057db53eb67395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1ca97073704403153057db53eb67395d">PWM_DTUPD_DTLUPD</a>(value)&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)))</td></tr>
<tr class="separator:a1ca97073704403153057db53eb67395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a50ad77e55d2813cbaa887a2c3c3dac77" name="a50ad77e55d2813cbaa887a2c3c3dac77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ad77e55d2813cbaa887a2c3c3dac77">&#9670;&#160;</a></span>PWM_CCNT_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CCNT_CNT_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#aacf83288cd3d60a64c5f5ca649d90787">PWM_CCNT_CNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CCNT) Channel Counter Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00650">650</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aacf83288cd3d60a64c5f5ca649d90787" name="aacf83288cd3d60a64c5f5ca649d90787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf83288cd3d60a64c5f5ca649d90787">&#9670;&#160;</a></span>PWM_CCNT_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CCNT_CNT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00649">649</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a41fa252ae7e9c1afb1ed033146edabff" name="a41fa252ae7e9c1afb1ed033146edabff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41fa252ae7e9c1afb1ed033146edabff">&#9670;&#160;</a></span>PWM_CDTY_CDTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTY_CDTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00635">635</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aed15d16af3f59ccddcf4f629ea3c5852" name="aed15d16af3f59ccddcf4f629ea3c5852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed15d16af3f59ccddcf4f629ea3c5852">&#9670;&#160;</a></span>PWM_CDTY_CDTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTY_CDTY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ad9c53da07d308aaa980f5d3e997be72c">PWM_CDTY_CDTY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CDTY) Channel Duty-Cycle </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00634">634</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad9c53da07d308aaa980f5d3e997be72c" name="ad9c53da07d308aaa980f5d3e997be72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c53da07d308aaa980f5d3e997be72c">&#9670;&#160;</a></span>PWM_CDTY_CDTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTY_CDTY_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00633">633</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a69460f40bbe07d9e2d8112525c0f6eb5" name="a69460f40bbe07d9e2d8112525c0f6eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69460f40bbe07d9e2d8112525c0f6eb5">&#9670;&#160;</a></span>PWM_CDTYUPD_CDTYUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTYUPD_CDTYUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00639">639</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4744918a2d9e85d39bfc066b0d9a6e3c" name="a4744918a2d9e85d39bfc066b0d9a6e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4744918a2d9e85d39bfc066b0d9a6e3c">&#9670;&#160;</a></span>PWM_CDTYUPD_CDTYUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTYUPD_CDTYUPD_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ac8ebfb063219cd157b8360721811c4b2">PWM_CDTYUPD_CDTYUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CDTYUPD) Channel Duty-Cycle Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00638">638</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac8ebfb063219cd157b8360721811c4b2" name="ac8ebfb063219cd157b8360721811c4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ebfb063219cd157b8360721811c4b2">&#9670;&#160;</a></span>PWM_CDTYUPD_CDTYUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTYUPD_CDTYUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00637">637</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a16461ed8470a94e042b6b0c7b1eac316" name="a16461ed8470a94e042b6b0c7b1eac316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16461ed8470a94e042b6b0c7b1eac316">&#9670;&#160;</a></span>PWM_CLK_DIVA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00115">115</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a89c8665c750fe9e496bb150cfac30cd6" name="a89c8665c750fe9e496bb150cfac30cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c8665c750fe9e496bb150cfac30cd6">&#9670;&#160;</a></span>PWM_CLK_DIVA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVA_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#afd838365b1e8ff1cd90d647ab9f91bc8">PWM_CLK_DIVA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKA, CLKB Divide Factor </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00114">114</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afd838365b1e8ff1cd90d647ab9f91bc8" name="afd838365b1e8ff1cd90d647ab9f91bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd838365b1e8ff1cd90d647ab9f91bc8">&#9670;&#160;</a></span>PWM_CLK_DIVA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVA_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00113">113</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a78313c3c81971a4d15098efafe65705d" name="a78313c3c81971a4d15098efafe65705d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78313c3c81971a4d15098efafe65705d">&#9670;&#160;</a></span>PWM_CLK_DIVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00121">121</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0f10b800816f89c333627527117fdf61" name="a0f10b800816f89c333627527117fdf61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f10b800816f89c333627527117fdf61">&#9670;&#160;</a></span>PWM_CLK_DIVB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVB_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a4ad68719957eb425c8c4dc8c35a891b1">PWM_CLK_DIVB_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKA, CLKB Divide Factor </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00120">120</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4ad68719957eb425c8c4dc8c35a891b1" name="a4ad68719957eb425c8c4dc8c35a891b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad68719957eb425c8c4dc8c35a891b1">&#9670;&#160;</a></span>PWM_CLK_DIVB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_DIVB_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00119">119</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad3ac408ebfd0225cef38195e24868d97" name="ad3ac408ebfd0225cef38195e24868d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ac408ebfd0225cef38195e24868d97">&#9670;&#160;</a></span>PWM_CLK_PREA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#adbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00118">118</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adbb35b3639a0d9d55ca300d6d3bca442" name="adbb35b3639a0d9d55ca300d6d3bca442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb35b3639a0d9d55ca300d6d3bca442">&#9670;&#160;</a></span>PWM_CLK_PREA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a1c7994ea88a42a5f7e712d13777a421c">PWM_CLK_PREA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKA, CLKB Source Clock Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00117">117</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1c7994ea88a42a5f7e712d13777a421c" name="a1c7994ea88a42a5f7e712d13777a421c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7994ea88a42a5f7e712d13777a421c">&#9670;&#160;</a></span>PWM_CLK_PREA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREA_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00116">116</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9e8fe1e42e8c243737138f76d097056b" name="a9e8fe1e42e8c243737138f76d097056b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8fe1e42e8c243737138f76d097056b">&#9670;&#160;</a></span>PWM_CLK_PREB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00124">124</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a018cb44fee3f5be1802a35baf46b8a25" name="a018cb44fee3f5be1802a35baf46b8a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018cb44fee3f5be1802a35baf46b8a25">&#9670;&#160;</a></span>PWM_CLK_PREB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#ad7eafce0edf069cbeca5d806e5b8ae8d">PWM_CLK_PREB_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CLK) CLKA, CLKB Source Clock Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00123">123</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad7eafce0edf069cbeca5d806e5b8ae8d" name="ad7eafce0edf069cbeca5d806e5b8ae8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7eafce0edf069cbeca5d806e5b8ae8d">&#9670;&#160;</a></span>PWM_CLK_PREB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CLK_PREB_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00122">122</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad3f9538f09a306acf682d98930f2a954" name="ad3f9538f09a306acf682d98930f2a954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f9538f09a306acf682d98930f2a954">&#9670;&#160;</a></span>PWM_CMPM_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00582">582</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a42d54748d1536414c80dac1643bebbf1" name="a42d54748d1536414c80dac1643bebbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d54748d1536414c80dac1643bebbf1">&#9670;&#160;</a></span>PWM_CMPM_CPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a7951fd10abe22d74f4c2c6e9802a3f2d">PWM_CMPM_CPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00588">588</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7951fd10abe22d74f4c2c6e9802a3f2d" name="a7951fd10abe22d74f4c2c6e9802a3f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7951fd10abe22d74f4c2c6e9802a3f2d">&#9670;&#160;</a></span>PWM_CMPM_CPR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a081a29a209b1ea5b419265afa240cdaa">PWM_CMPM_CPR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Period </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00587">587</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a081a29a209b1ea5b419265afa240cdaa" name="a081a29a209b1ea5b419265afa240cdaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081a29a209b1ea5b419265afa240cdaa">&#9670;&#160;</a></span>PWM_CMPM_CPR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00586">586</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac3be5e55b87abd7e1687d9be77595a26" name="ac3be5e55b87abd7e1687d9be77595a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3be5e55b87abd7e1687d9be77595a26">&#9670;&#160;</a></span>PWM_CMPM_CPRCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPRCNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a2945c884ad4aab06150ae99c19542202">PWM_CMPM_CPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00591">591</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2945c884ad4aab06150ae99c19542202" name="a2945c884ad4aab06150ae99c19542202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2945c884ad4aab06150ae99c19542202">&#9670;&#160;</a></span>PWM_CMPM_CPRCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPRCNT_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a836c4e58d85e35a123223da621292f63">PWM_CMPM_CPRCNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Period Counter </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00590">590</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a836c4e58d85e35a123223da621292f63" name="a836c4e58d85e35a123223da621292f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836c4e58d85e35a123223da621292f63">&#9670;&#160;</a></span>PWM_CMPM_CPRCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CPRCNT_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00589">589</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac20d4465cd3dc1f875cfe5060df67630" name="ac20d4465cd3dc1f875cfe5060df67630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20d4465cd3dc1f875cfe5060df67630">&#9670;&#160;</a></span>PWM_CMPM_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a32b8e7533c5db154116c6f8797e18bdc">PWM_CMPM_CTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00585">585</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a32b8e7533c5db154116c6f8797e18bdc" name="a32b8e7533c5db154116c6f8797e18bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b8e7533c5db154116c6f8797e18bdc">&#9670;&#160;</a></span>PWM_CMPM_CTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CTR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#af57626ea1939e8f352300ecf93be1439">PWM_CMPM_CTR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Trigger </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00584">584</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af57626ea1939e8f352300ecf93be1439" name="af57626ea1939e8f352300ecf93be1439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57626ea1939e8f352300ecf93be1439">&#9670;&#160;</a></span>PWM_CMPM_CTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CTR_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00583">583</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a133c06bab5d24a9d97b1c7f44c698ae4" name="a133c06bab5d24a9d97b1c7f44c698ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133c06bab5d24a9d97b1c7f44c698ae4">&#9670;&#160;</a></span>PWM_CMPM_CUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aadd54a225ed379648b3693dfbcc56a15">PWM_CMPM_CUPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00594">594</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aadd54a225ed379648b3693dfbcc56a15" name="aadd54a225ed379648b3693dfbcc56a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd54a225ed379648b3693dfbcc56a15">&#9670;&#160;</a></span>PWM_CMPM_CUPR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a487940e89e6d4b4a554a13b88e876c83">PWM_CMPM_CUPR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Update Period </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00593">593</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a487940e89e6d4b4a554a13b88e876c83" name="a487940e89e6d4b4a554a13b88e876c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487940e89e6d4b4a554a13b88e876c83">&#9670;&#160;</a></span>PWM_CMPM_CUPR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPR_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00592">592</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae1103977edb4f7f53e3050ded3900262" name="ae1103977edb4f7f53e3050ded3900262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1103977edb4f7f53e3050ded3900262">&#9670;&#160;</a></span>PWM_CMPM_CUPRCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPRCNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a2fbf78eae63da097297b020afcf6febe">PWM_CMPM_CUPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00597">597</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2fbf78eae63da097297b020afcf6febe" name="a2fbf78eae63da097297b020afcf6febe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbf78eae63da097297b020afcf6febe">&#9670;&#160;</a></span>PWM_CMPM_CUPRCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPRCNT_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a046611de8ee0cc576937fed666f286ea">PWM_CMPM_CUPRCNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPM) Comparison x Update Period Counter </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00596">596</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a046611de8ee0cc576937fed666f286ea" name="a046611de8ee0cc576937fed666f286ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a046611de8ee0cc576937fed666f286ea">&#9670;&#160;</a></span>PWM_CMPM_CUPRCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPM_CUPRCNT_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00595">595</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a63120711aff24e164abacbf8283ad2f0" name="a63120711aff24e164abacbf8283ad2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63120711aff24e164abacbf8283ad2f0">&#9670;&#160;</a></span>PWM_CMPMUPD_CENUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CENUPD&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPMUPD) Comparison x Enable Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00599">599</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a55aea1151db2640b6a1fafb9a7cc023e" name="a55aea1151db2640b6a1fafb9a7cc023e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55aea1151db2640b6a1fafb9a7cc023e">&#9670;&#160;</a></span>PWM_CMPMUPD_CPRUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CPRUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a9a42f6b4ac753fe27df637c3cfba9ec7">PWM_CMPMUPD_CPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00605">605</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9a42f6b4ac753fe27df637c3cfba9ec7" name="a9a42f6b4ac753fe27df637c3cfba9ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a42f6b4ac753fe27df637c3cfba9ec7">&#9670;&#160;</a></span>PWM_CMPMUPD_CPRUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CPRUPD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a172bcf93f25ed51f493dff85c9ab569a">PWM_CMPMUPD_CPRUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPMUPD) Comparison x Period Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00604">604</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a172bcf93f25ed51f493dff85c9ab569a" name="a172bcf93f25ed51f493dff85c9ab569a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172bcf93f25ed51f493dff85c9ab569a">&#9670;&#160;</a></span>PWM_CMPMUPD_CPRUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CPRUPD_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00603">603</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa7fb8523c1acf3002ed4e7e9097af440" name="aa7fb8523c1acf3002ed4e7e9097af440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7fb8523c1acf3002ed4e7e9097af440">&#9670;&#160;</a></span>PWM_CMPMUPD_CTRUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CTRUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae4963293459d57314102b2a14c2d9c89">PWM_CMPMUPD_CTRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00602">602</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae4963293459d57314102b2a14c2d9c89" name="ae4963293459d57314102b2a14c2d9c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4963293459d57314102b2a14c2d9c89">&#9670;&#160;</a></span>PWM_CMPMUPD_CTRUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CTRUPD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#aa51d75e45c3eb87cf7a0c94d36919e29">PWM_CMPMUPD_CTRUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPMUPD) Comparison x Trigger Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00601">601</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa51d75e45c3eb87cf7a0c94d36919e29" name="aa51d75e45c3eb87cf7a0c94d36919e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51d75e45c3eb87cf7a0c94d36919e29">&#9670;&#160;</a></span>PWM_CMPMUPD_CTRUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CTRUPD_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00600">600</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a62488dad3ad02edd4b9f10186f329f91" name="a62488dad3ad02edd4b9f10186f329f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62488dad3ad02edd4b9f10186f329f91">&#9670;&#160;</a></span>PWM_CMPMUPD_CUPRUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CUPRUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a54677fe388d0a3e54a38a078f36137bf">PWM_CMPMUPD_CUPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00608">608</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a54677fe388d0a3e54a38a078f36137bf" name="a54677fe388d0a3e54a38a078f36137bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54677fe388d0a3e54a38a078f36137bf">&#9670;&#160;</a></span>PWM_CMPMUPD_CUPRUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CUPRUPD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a215cfa6f967c8c69cb03500156c783e3">PWM_CMPMUPD_CUPRUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPMUPD) Comparison x Update Period Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00607">607</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a215cfa6f967c8c69cb03500156c783e3" name="a215cfa6f967c8c69cb03500156c783e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a215cfa6f967c8c69cb03500156c783e3">&#9670;&#160;</a></span>PWM_CMPMUPD_CUPRUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPMUPD_CUPRUPD_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00606">606</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a91c785b8594eae01c0c8b1c52b823f36" name="a91c785b8594eae01c0c8b1c52b823f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c785b8594eae01c0c8b1c52b823f36">&#9670;&#160;</a></span>PWM_CMPV_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPV_CV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a6f836e7af802c562b6c84db59f333e93">PWM_CMPV_CV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00574">574</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6f836e7af802c562b6c84db59f333e93" name="a6f836e7af802c562b6c84db59f333e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f836e7af802c562b6c84db59f333e93">&#9670;&#160;</a></span>PWM_CMPV_CV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPV_CV_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4299c4528ffdef7d23c13e1e9a975bee">PWM_CMPV_CV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPV) Comparison x Value </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00573">573</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4299c4528ffdef7d23c13e1e9a975bee" name="a4299c4528ffdef7d23c13e1e9a975bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4299c4528ffdef7d23c13e1e9a975bee">&#9670;&#160;</a></span>PWM_CMPV_CV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPV_CV_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00572">572</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a24cfa2d6b73b73550360250af30a5224" name="a24cfa2d6b73b73550360250af30a5224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24cfa2d6b73b73550360250af30a5224">&#9670;&#160;</a></span>PWM_CMPV_CVM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPV_CVM&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPV) Comparison x Value Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00575">575</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a588c81afa5376f6abb27ce1dbe05578f" name="a588c81afa5376f6abb27ce1dbe05578f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588c81afa5376f6abb27ce1dbe05578f">&#9670;&#160;</a></span>PWM_CMPVUPD_CVMUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPVUPD_CVMUPD&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPVUPD) Comparison x Value Mode Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00580">580</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a289a10af1c9e1d2817c5394ca5ab052f" name="a289a10af1c9e1d2817c5394ca5ab052f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289a10af1c9e1d2817c5394ca5ab052f">&#9670;&#160;</a></span>PWM_CMPVUPD_CVUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPVUPD_CVUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a814522233f8137b734c794b115c82d08">PWM_CMPVUPD_CVUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00579">579</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a814522233f8137b734c794b115c82d08" name="a814522233f8137b734c794b115c82d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a814522233f8137b734c794b115c82d08">&#9670;&#160;</a></span>PWM_CMPVUPD_CVUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPVUPD_CVUPD_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a00d9ce6aa5ce448194cfda50721bd5b0">PWM_CMPVUPD_CVUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMPVUPD) Comparison x Value Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00578">578</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a00d9ce6aa5ce448194cfda50721bd5b0" name="a00d9ce6aa5ce448194cfda50721bd5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d9ce6aa5ce448194cfda50721bd5b0">&#9670;&#160;</a></span>PWM_CMPVUPD_CVUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMPVUPD_CVUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00577">577</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a389acb2fd3cb962a815dc9bebf0d8c3b" name="a389acb2fd3cb962a815dc9bebf0d8c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389acb2fd3cb962a815dc9bebf0d8c3b">&#9670;&#160;</a></span>PWM_CMR_CALG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CALG&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Channel Alignment </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00626">626</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0bb07f5754d14efb326e0a4a6d0d275c" name="a0bb07f5754d14efb326e0a4a6d0d275c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb07f5754d14efb326e0a4a6d0d275c">&#9670;&#160;</a></span>PWM_CMR_CES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Counter Event Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00628">628</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf63b55ca5a5fca06ef63e14542b6d80" name="aaf63b55ca5a5fca06ef63e14542b6d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf63b55ca5a5fca06ef63e14542b6d80">&#9670;&#160;</a></span>PWM_CMR_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPOL&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Channel Polarity </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00627">627</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae06e7defd2dba13c0fff86d6496e86bd" name="ae06e7defd2dba13c0fff86d6496e86bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06e7defd2dba13c0fff86d6496e86bd">&#9670;&#160;</a></span>PWM_CMR_CPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00612">612</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8bc71e46b25f8e3523370fac72f5d033" name="a8bc71e46b25f8e3523370fac72f5d033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc71e46b25f8e3523370fac72f5d033">&#9670;&#160;</a></span>PWM_CMR_CPRE_CLKA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_CLKA&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Clock A </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00624">624</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a61f75d57082c66e697b6e9a0d1c7a871" name="a61f75d57082c66e697b6e9a0d1c7a871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f75d57082c66e697b6e9a0d1c7a871">&#9670;&#160;</a></span>PWM_CMR_CPRE_CLKB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_CLKB&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Clock B </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00625">625</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5d3f3920d928ba2aa52de186a445d0f4" name="a5d3f3920d928ba2aa52de186a445d0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3f3920d928ba2aa52de186a445d0f4">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00613">613</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afaead3bc15fbccd0c23d23c9f357c33e" name="afaead3bc15fbccd0c23d23c9f357c33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaead3bc15fbccd0c23d23c9f357c33e">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_1024</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_1024&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/1024 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00623">623</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6a10a7bb26e066c5898b0e543488c024" name="a6a10a7bb26e066c5898b0e543488c024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a10a7bb26e066c5898b0e543488c024">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_128&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/128 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00620">620</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a891db67f708bac4e03b331dbe2b9b736" name="a891db67f708bac4e03b331dbe2b9b736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891db67f708bac4e03b331dbe2b9b736">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_16&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/16 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00617">617</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a37ce0b9a18a244345e0bfa53ca090dae" name="a37ce0b9a18a244345e0bfa53ca090dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ce0b9a18a244345e0bfa53ca090dae">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_2&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00614">614</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9225f1847a5fd90ee574dcb2621d1837" name="a9225f1847a5fd90ee574dcb2621d1837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9225f1847a5fd90ee574dcb2621d1837">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_256&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/256 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00621">621</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab46686466d77516d464299debf2704d1" name="ab46686466d77516d464299debf2704d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46686466d77516d464299debf2704d1">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_32&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/32 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00618">618</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa64626b14684edb5448046b2ba3ddcdf" name="aa64626b14684edb5448046b2ba3ddcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa64626b14684edb5448046b2ba3ddcdf">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_4&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00615">615</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab1f378d7d346306ac6c6db37fcbf3a4e" name="ab1f378d7d346306ac6c6db37fcbf3a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f378d7d346306ac6c6db37fcbf3a4e">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_512&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/512 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00622">622</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abf069ffac1c8b10527ca0aa9172007f7" name="abf069ffac1c8b10527ca0aa9172007f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf069ffac1c8b10527ca0aa9172007f7">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_64&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/64 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00619">619</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae7938e69e6d1c6f171c8f0cc14c18f61" name="ae7938e69e6d1c6f171c8f0cc14c18f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7938e69e6d1c6f171c8f0cc14c18f61">&#9670;&#160;</a></span>PWM_CMR_CPRE_MCK_DIV_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_MCK_DIV_8&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Master clock/8 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00616">616</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa7cd448e4b8d4338768b6d3c01087a35" name="aa7cd448e4b8d4338768b6d3c01087a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7cd448e4b8d4338768b6d3c01087a35">&#9670;&#160;</a></span>PWM_CMR_CPRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a5badf58a9dad60e51cc93b3bd3b50857">PWM_CMR_CPRE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Channel Pre-scaler </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00611">611</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5badf58a9dad60e51cc93b3bd3b50857" name="a5badf58a9dad60e51cc93b3bd3b50857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5badf58a9dad60e51cc93b3bd3b50857">&#9670;&#160;</a></span>PWM_CMR_CPRE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_CPRE_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00610">610</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a10f3a5ee3f69d0a8a1c74b8d439b0383" name="a10f3a5ee3f69d0a8a1c74b8d439b0383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f3a5ee3f69d0a8a1c74b8d439b0383">&#9670;&#160;</a></span>PWM_CMR_DTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_DTE&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Dead-Time Generator Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00629">629</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aab717ec6a8d10c26426079bd5f86e9b2" name="aab717ec6a8d10c26426079bd5f86e9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab717ec6a8d10c26426079bd5f86e9b2">&#9670;&#160;</a></span>PWM_CMR_DTHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_DTHI&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Dead-Time PWMHx Output Inverted </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00630">630</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa403af8b6427a80c569435793bc32a30" name="aa403af8b6427a80c569435793bc32a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa403af8b6427a80c569435793bc32a30">&#9670;&#160;</a></span>PWM_CMR_DTLI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_DTLI&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CMR) Dead-Time PWMLx Output Inverted </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00631">631</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a436c7760905f428657aa5b449947a798" name="a436c7760905f428657aa5b449947a798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436c7760905f428657aa5b449947a798">&#9670;&#160;</a></span>PWM_CPRD_CPRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRD_CPRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00643">643</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae5af6b617a5d5e4da51ade21024e340d" name="ae5af6b617a5d5e4da51ade21024e340d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5af6b617a5d5e4da51ade21024e340d">&#9670;&#160;</a></span>PWM_CPRD_CPRD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRD_CPRD_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a15e63c47355a0e697cf879301bdcfe97">PWM_CPRD_CPRD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CPRD) Channel Period </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00642">642</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a15e63c47355a0e697cf879301bdcfe97" name="a15e63c47355a0e697cf879301bdcfe97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15e63c47355a0e697cf879301bdcfe97">&#9670;&#160;</a></span>PWM_CPRD_CPRD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRD_CPRD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00641">641</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3793ebbd314a96f51223948b4e525a12" name="a3793ebbd314a96f51223948b4e525a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3793ebbd314a96f51223948b4e525a12">&#9670;&#160;</a></span>PWM_CPRDUPD_CPRDUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRDUPD_CPRDUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00647">647</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1fdc0c18ef2194e73b094365eb792fd2" name="a1fdc0c18ef2194e73b094365eb792fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fdc0c18ef2194e73b094365eb792fd2">&#9670;&#160;</a></span>PWM_CPRDUPD_CPRDUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRDUPD_CPRDUPD_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a87e884e8c0a0aafbd3a6af1ceea985d7">PWM_CPRDUPD_CPRDUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_CPRDUPD) Channel Period Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00646">646</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a87e884e8c0a0aafbd3a6af1ceea985d7" name="a87e884e8c0a0aafbd3a6af1ceea985d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e884e8c0a0aafbd3a6af1ceea985d7">&#9670;&#160;</a></span>PWM_CPRDUPD_CPRDUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRDUPD_CPRDUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00645">645</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4091417cf1ab606fbb4763bb93ba4740" name="a4091417cf1ab606fbb4763bb93ba4740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4091417cf1ab606fbb4763bb93ba4740">&#9670;&#160;</a></span>PWM_DIS_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00135">135</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a018c7471f812f9bbbfb758e7d1d95a35" name="a018c7471f812f9bbbfb758e7d1d95a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018c7471f812f9bbbfb758e7d1d95a35">&#9670;&#160;</a></span>PWM_DIS_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00136">136</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a74c86b68ac70aee9bb151eae80a19190" name="a74c86b68ac70aee9bb151eae80a19190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c86b68ac70aee9bb151eae80a19190">&#9670;&#160;</a></span>PWM_DIS_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00137">137</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a036f740d5b634027628c0f87918132d1" name="a036f740d5b634027628c0f87918132d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a036f740d5b634027628c0f87918132d1">&#9670;&#160;</a></span>PWM_DIS_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00138">138</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7b012801174274ed18278cdb4b2e194c" name="a7b012801174274ed18278cdb4b2e194c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b012801174274ed18278cdb4b2e194c">&#9670;&#160;</a></span>PWM_DIS_CHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00139">139</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac29f5c126e69dae831235a8eb7283e58" name="ac29f5c126e69dae831235a8eb7283e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29f5c126e69dae831235a8eb7283e58">&#9670;&#160;</a></span>PWM_DIS_CHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00140">140</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a20a1c14e75e48ccc005661937d3340d2" name="a20a1c14e75e48ccc005661937d3340d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a1c14e75e48ccc005661937d3340d2">&#9670;&#160;</a></span>PWM_DIS_CHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00141">141</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acaf6c14e27e2f2046fd63f68d0f53de9" name="acaf6c14e27e2f2046fd63f68d0f53de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf6c14e27e2f2046fd63f68d0f53de9">&#9670;&#160;</a></span>PWM_DIS_CHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_CHID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DIS) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00142">142</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4541374ddf744a071541a6e30503c469" name="a4541374ddf744a071541a6e30503c469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4541374ddf744a071541a6e30503c469">&#9670;&#160;</a></span>PWM_DT_DTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00654">654</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa2d5f3ed5aa973fb64575d526a76d299" name="aa2d5f3ed5aa973fb64575d526a76d299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d5f3ed5aa973fb64575d526a76d299">&#9670;&#160;</a></span>PWM_DT_DTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTH_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#acd6342d6ab56ac200cdc15b607e006f5">PWM_DT_DTH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DT) Dead-Time Value for PWMHx Output </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00653">653</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acd6342d6ab56ac200cdc15b607e006f5" name="acd6342d6ab56ac200cdc15b607e006f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6342d6ab56ac200cdc15b607e006f5">&#9670;&#160;</a></span>PWM_DT_DTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTH_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00652">652</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a235770b0d3489660b457979691bc4ffc" name="a235770b0d3489660b457979691bc4ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235770b0d3489660b457979691bc4ffc">&#9670;&#160;</a></span>PWM_DT_DTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00657">657</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a94a24dbb50ac3be38a85033a53f91b65" name="a94a24dbb50ac3be38a85033a53f91b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a24dbb50ac3be38a85033a53f91b65">&#9670;&#160;</a></span>PWM_DT_DTL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTL_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a023ec46a8230cb758371e0f3e0358a30">PWM_DT_DTL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DT) Dead-Time Value for PWMLx Output </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00656">656</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a023ec46a8230cb758371e0f3e0358a30" name="a023ec46a8230cb758371e0f3e0358a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a023ec46a8230cb758371e0f3e0358a30">&#9670;&#160;</a></span>PWM_DT_DTL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DT_DTL_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00655">655</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3fe8d0acfd4ae28378e6a670c7da8609" name="a3fe8d0acfd4ae28378e6a670c7da8609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe8d0acfd4ae28378e6a670c7da8609">&#9670;&#160;</a></span>PWM_DTUPD_DTHUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTHUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00661">661</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a57ae02641d423c938151d286815103df" name="a57ae02641d423c938151d286815103df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ae02641d423c938151d286815103df">&#9670;&#160;</a></span>PWM_DTUPD_DTHUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTHUPD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a57d565acd6fcde451487298836d3cd63">PWM_DTUPD_DTHUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DTUPD) Dead-Time Value Update for PWMHx Output </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00660">660</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a57d565acd6fcde451487298836d3cd63" name="a57d565acd6fcde451487298836d3cd63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d565acd6fcde451487298836d3cd63">&#9670;&#160;</a></span>PWM_DTUPD_DTHUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTHUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00659">659</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1ca97073704403153057db53eb67395d" name="a1ca97073704403153057db53eb67395d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca97073704403153057db53eb67395d">&#9670;&#160;</a></span>PWM_DTUPD_DTLUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTLUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00664">664</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a745c5dc8738555fd8ccbdf9340af5af9" name="a745c5dc8738555fd8ccbdf9340af5af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a745c5dc8738555fd8ccbdf9340af5af9">&#9670;&#160;</a></span>PWM_DTUPD_DTLUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTLUPD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4e46448671db77abc6a8c3b5e9fc07c5">PWM_DTUPD_DTLUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_DTUPD) Dead-Time Value Update for PWMLx Output </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00663">663</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4e46448671db77abc6a8c3b5e9fc07c5" name="a4e46448671db77abc6a8c3b5e9fc07c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e46448671db77abc6a8c3b5e9fc07c5">&#9670;&#160;</a></span>PWM_DTUPD_DTLUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DTUPD_DTLUPD_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00662">662</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a469a975b28cf04cd35f871f253b7a3b3" name="a469a975b28cf04cd35f871f253b7a3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469a975b28cf04cd35f871f253b7a3b3">&#9670;&#160;</a></span>PWM_ELMR_CSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[2]) Comparison 0 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00501">501</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a08f6b7258c6bc91e429811ccd14a8310" name="a08f6b7258c6bc91e429811ccd14a8310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f6b7258c6bc91e429811ccd14a8310">&#9670;&#160;</a></span>PWM_ELMR_CSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[2]) Comparison 1 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00502">502</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abec0c8acd271024f3e167e644a3d2d27" name="abec0c8acd271024f3e167e644a3d2d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec0c8acd271024f3e167e644a3d2d27">&#9670;&#160;</a></span>PWM_ELMR_CSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[2]) Comparison 2 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00503">503</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a02f65ca00c0fbbfe5b44af28f6a73f63" name="a02f65ca00c0fbbfe5b44af28f6a73f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f65ca00c0fbbfe5b44af28f6a73f63">&#9670;&#160;</a></span>PWM_ELMR_CSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[2]) Comparison 3 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00504">504</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5c0348a9525eb00101b564a982be4c8d" name="a5c0348a9525eb00101b564a982be4c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c0348a9525eb00101b564a982be4c8d">&#9670;&#160;</a></span>PWM_ELMR_CSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[2]) Comparison 4 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00505">505</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afa8d31d1dfabab5ddc3c1d025f1e49a1" name="afa8d31d1dfabab5ddc3c1d025f1e49a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8d31d1dfabab5ddc3c1d025f1e49a1">&#9670;&#160;</a></span>PWM_ELMR_CSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[2]) Comparison 5 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00506">506</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a88f1b104829914629dce9a552a3be037" name="a88f1b104829914629dce9a552a3be037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f1b104829914629dce9a552a3be037">&#9670;&#160;</a></span>PWM_ELMR_CSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[2]) Comparison 6 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00507">507</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a049921051c31567a21f2ca271a7c56c9" name="a049921051c31567a21f2ca271a7c56c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a049921051c31567a21f2ca271a7c56c9">&#9670;&#160;</a></span>PWM_ELMR_CSEL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ELMR_CSEL7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ELMR[2]) Comparison 7 Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00508">508</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a77c0afa3572c801d2b6cd0290b28aa4b" name="a77c0afa3572c801d2b6cd0290b28aa4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c0afa3572c801d2b6cd0290b28aa4b">&#9670;&#160;</a></span>PWM_ENA_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00126">126</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0a4948f507b7d676ab5b011710d94d5a" name="a0a4948f507b7d676ab5b011710d94d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4948f507b7d676ab5b011710d94d5a">&#9670;&#160;</a></span>PWM_ENA_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00127">127</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8de33fe21d0568c5af66072ea224b374" name="a8de33fe21d0568c5af66072ea224b374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de33fe21d0568c5af66072ea224b374">&#9670;&#160;</a></span>PWM_ENA_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00128">128</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa51ecf03f17443c907a60d29f7e63ffb" name="aa51ecf03f17443c907a60d29f7e63ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51ecf03f17443c907a60d29f7e63ffb">&#9670;&#160;</a></span>PWM_ENA_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00129">129</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae24ecea00b01cf7a83cca9dcfa108ab5" name="ae24ecea00b01cf7a83cca9dcfa108ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24ecea00b01cf7a83cca9dcfa108ab5">&#9670;&#160;</a></span>PWM_ENA_CHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00130">130</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a27a9f9bbbdbd68785f3a75bb698201c2" name="a27a9f9bbbdbd68785f3a75bb698201c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a9f9bbbdbd68785f3a75bb698201c2">&#9670;&#160;</a></span>PWM_ENA_CHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00131">131</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab9c7284ca22be7613042dae5eef7fbda" name="ab9c7284ca22be7613042dae5eef7fbda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c7284ca22be7613042dae5eef7fbda">&#9670;&#160;</a></span>PWM_ENA_CHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00132">132</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0e33e16f05bc276a3883236214a6f580" name="a0e33e16f05bc276a3883236214a6f580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e33e16f05bc276a3883236214a6f580">&#9670;&#160;</a></span>PWM_ENA_CHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_CHID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ENA) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00133">133</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afd1a37797e7e5cc1256b587608743d13" name="afd1a37797e7e5cc1256b587608743d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd1a37797e7e5cc1256b587608743d13">&#9670;&#160;</a></span>PWM_FCR_FCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FCR_FCLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00456">456</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a18b106c3333dda59d174be43cfa1f1cb" name="a18b106c3333dda59d174be43cfa1f1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b106c3333dda59d174be43cfa1f1cb">&#9670;&#160;</a></span>PWM_FCR_FCLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FCR_FCLR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#ac9db555297dfc8e34241e67be8e91a6e">PWM_FCR_FCLR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FCR) Fault Clear (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00455">455</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac9db555297dfc8e34241e67be8e91a6e" name="ac9db555297dfc8e34241e67be8e91a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9db555297dfc8e34241e67be8e91a6e">&#9670;&#160;</a></span>PWM_FCR_FCLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FCR_FCLR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00454">454</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad18673d610bbe3705b20be59eaebe74b" name="ad18673d610bbe3705b20be59eaebe74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18673d610bbe3705b20be59eaebe74b">&#9670;&#160;</a></span>PWM_FMR_FFIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FFIL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00447">447</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3eb9a9873718d4de4ab8016c38a4fd30" name="a3eb9a9873718d4de4ab8016c38a4fd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb9a9873718d4de4ab8016c38a4fd30">&#9670;&#160;</a></span>PWM_FMR_FFIL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FFIL_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a22a6c9843313f55b7aac95c522a55f83">PWM_FMR_FFIL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FMR) Fault Filtering (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00446">446</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a22a6c9843313f55b7aac95c522a55f83" name="a22a6c9843313f55b7aac95c522a55f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a6c9843313f55b7aac95c522a55f83">&#9670;&#160;</a></span>PWM_FMR_FFIL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FFIL_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00445">445</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa4e5770a33ef31d1f805ccb5c914d98c" name="aa4e5770a33ef31d1f805ccb5c914d98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e5770a33ef31d1f805ccb5c914d98c">&#9670;&#160;</a></span>PWM_FMR_FMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FMOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00444">444</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8e8048bcc1d303fea3232cebe782730f" name="a8e8048bcc1d303fea3232cebe782730f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8048bcc1d303fea3232cebe782730f">&#9670;&#160;</a></span>PWM_FMR_FMOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FMOD_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#acb6ec8c475004c1c6e08d7e5577789a2">PWM_FMR_FMOD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FMR) Fault Activation Mode (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00443">443</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acb6ec8c475004c1c6e08d7e5577789a2" name="acb6ec8c475004c1c6e08d7e5577789a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6ec8c475004c1c6e08d7e5577789a2">&#9670;&#160;</a></span>PWM_FMR_FMOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FMOD_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00442">442</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acddaf8401cea31513467570b92aef719" name="acddaf8401cea31513467570b92aef719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acddaf8401cea31513467570b92aef719">&#9670;&#160;</a></span>PWM_FMR_FPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FPOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00441">441</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a68e0dfb24ebce067ba3f136672da8cbb" name="a68e0dfb24ebce067ba3f136672da8cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e0dfb24ebce067ba3f136672da8cbb">&#9670;&#160;</a></span>PWM_FMR_FPOL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FPOL_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#aafda9a8aefe508ed618db6b0d7f221fd">PWM_FMR_FPOL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FMR) Fault Polarity (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00440">440</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aafda9a8aefe508ed618db6b0d7f221fd" name="aafda9a8aefe508ed618db6b0d7f221fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafda9a8aefe508ed618db6b0d7f221fd">&#9670;&#160;</a></span>PWM_FMR_FPOL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FMR_FPOL_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00439">439</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab4bae1f67788ab04757cd0bc9e3f634c" name="ab4bae1f67788ab04757cd0bc9e3f634c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bae1f67788ab04757cd0bc9e3f634c">&#9670;&#160;</a></span>PWM_FPE1_FPE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a3d8a8df582de7b620d44d917bd84aff4">PWM_FPE1_FPE0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a57c9b3a49603a364f8b11c251a6b5251">PWM_FPE1_FPE0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00477">477</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3d8a8df582de7b620d44d917bd84aff4" name="a3d8a8df582de7b620d44d917bd84aff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8a8df582de7b620d44d917bd84aff4">&#9670;&#160;</a></span>PWM_FPE1_FPE0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE0_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a57c9b3a49603a364f8b11c251a6b5251">PWM_FPE1_FPE0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE1) Fault Protection Enable for channel 0 (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00476">476</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a57c9b3a49603a364f8b11c251a6b5251" name="a57c9b3a49603a364f8b11c251a6b5251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c9b3a49603a364f8b11c251a6b5251">&#9670;&#160;</a></span>PWM_FPE1_FPE0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE0_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00475">475</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1f31b55c4c4e89006c235f2d9d70a0c8" name="a1f31b55c4c4e89006c235f2d9d70a0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f31b55c4c4e89006c235f2d9d70a0c8">&#9670;&#160;</a></span>PWM_FPE1_FPE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a6540f51dfbb2d11e79574c92a49d2f81">PWM_FPE1_FPE1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ac416f96e75e505972f0d6331af170547">PWM_FPE1_FPE1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00480">480</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6540f51dfbb2d11e79574c92a49d2f81" name="a6540f51dfbb2d11e79574c92a49d2f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6540f51dfbb2d11e79574c92a49d2f81">&#9670;&#160;</a></span>PWM_FPE1_FPE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE1_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#ac416f96e75e505972f0d6331af170547">PWM_FPE1_FPE1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE1) Fault Protection Enable for channel 1 (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00479">479</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac416f96e75e505972f0d6331af170547" name="ac416f96e75e505972f0d6331af170547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac416f96e75e505972f0d6331af170547">&#9670;&#160;</a></span>PWM_FPE1_FPE1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE1_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00478">478</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aef8ec84da9e52037b92300f944dfbdca" name="aef8ec84da9e52037b92300f944dfbdca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8ec84da9e52037b92300f944dfbdca">&#9670;&#160;</a></span>PWM_FPE1_FPE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a436c65e2bec3bde52fcc695d3a80d806">PWM_FPE1_FPE2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a59fa78a0c40fd4fea01df4facbc96ca1">PWM_FPE1_FPE2_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00483">483</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a436c65e2bec3bde52fcc695d3a80d806" name="a436c65e2bec3bde52fcc695d3a80d806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436c65e2bec3bde52fcc695d3a80d806">&#9670;&#160;</a></span>PWM_FPE1_FPE2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE2_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a59fa78a0c40fd4fea01df4facbc96ca1">PWM_FPE1_FPE2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE1) Fault Protection Enable for channel 2 (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00482">482</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a59fa78a0c40fd4fea01df4facbc96ca1" name="a59fa78a0c40fd4fea01df4facbc96ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fa78a0c40fd4fea01df4facbc96ca1">&#9670;&#160;</a></span>PWM_FPE1_FPE2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE2_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00481">481</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8e8e3239a5f88db0b563fe34a5f53eaf" name="a8e8e3239a5f88db0b563fe34a5f53eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8e3239a5f88db0b563fe34a5f53eaf">&#9670;&#160;</a></span>PWM_FPE1_FPE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a4cba7997995cb4786f4e0631989446ad">PWM_FPE1_FPE3_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a3be3ddb66e2495845d1d19a4c370dfda">PWM_FPE1_FPE3_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00486">486</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4cba7997995cb4786f4e0631989446ad" name="a4cba7997995cb4786f4e0631989446ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cba7997995cb4786f4e0631989446ad">&#9670;&#160;</a></span>PWM_FPE1_FPE3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE3_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a3be3ddb66e2495845d1d19a4c370dfda">PWM_FPE1_FPE3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE1) Fault Protection Enable for channel 3 (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00485">485</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3be3ddb66e2495845d1d19a4c370dfda" name="a3be3ddb66e2495845d1d19a4c370dfda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be3ddb66e2495845d1d19a4c370dfda">&#9670;&#160;</a></span>PWM_FPE1_FPE3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE1_FPE3_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00484">484</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aed7fb4de4d45b355283a4f48c1864e26" name="aed7fb4de4d45b355283a4f48c1864e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7fb4de4d45b355283a4f48c1864e26">&#9670;&#160;</a></span>PWM_FPE2_FPE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a8d57dd674e3e29db189e19c49d8e26a7">PWM_FPE2_FPE4_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#af7042f35328ac6991796c80fd7301ac0">PWM_FPE2_FPE4_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00490">490</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8d57dd674e3e29db189e19c49d8e26a7" name="a8d57dd674e3e29db189e19c49d8e26a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d57dd674e3e29db189e19c49d8e26a7">&#9670;&#160;</a></span>PWM_FPE2_FPE4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE4_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#af7042f35328ac6991796c80fd7301ac0">PWM_FPE2_FPE4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE2) Fault Protection Enable for channel 4 (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00489">489</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af7042f35328ac6991796c80fd7301ac0" name="af7042f35328ac6991796c80fd7301ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7042f35328ac6991796c80fd7301ac0">&#9670;&#160;</a></span>PWM_FPE2_FPE4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE4_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00488">488</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaca68a9676f68efa295d13f2e0132ae6" name="aaca68a9676f68efa295d13f2e0132ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca68a9676f68efa295d13f2e0132ae6">&#9670;&#160;</a></span>PWM_FPE2_FPE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#aabf590c43cf197d50739768faffe8816">PWM_FPE2_FPE5_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#abf61ac907759694ec77e54f750f232cd">PWM_FPE2_FPE5_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00493">493</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aabf590c43cf197d50739768faffe8816" name="aabf590c43cf197d50739768faffe8816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf590c43cf197d50739768faffe8816">&#9670;&#160;</a></span>PWM_FPE2_FPE5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE5_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#abf61ac907759694ec77e54f750f232cd">PWM_FPE2_FPE5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE2) Fault Protection Enable for channel 5 (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00492">492</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abf61ac907759694ec77e54f750f232cd" name="abf61ac907759694ec77e54f750f232cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf61ac907759694ec77e54f750f232cd">&#9670;&#160;</a></span>PWM_FPE2_FPE5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE5_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00491">491</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a077e5262817900efc0af0e0e3ec7e826" name="a077e5262817900efc0af0e0e3ec7e826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077e5262817900efc0af0e0e3ec7e826">&#9670;&#160;</a></span>PWM_FPE2_FPE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a7a25af6337b3ca438e345b44c99207a1">PWM_FPE2_FPE6_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a449171f2422e1e54b1aa37731cd2f610">PWM_FPE2_FPE6_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00496">496</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7a25af6337b3ca438e345b44c99207a1" name="a7a25af6337b3ca438e345b44c99207a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a25af6337b3ca438e345b44c99207a1">&#9670;&#160;</a></span>PWM_FPE2_FPE6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE6_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a449171f2422e1e54b1aa37731cd2f610">PWM_FPE2_FPE6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE2) Fault Protection Enable for channel 6 (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00495">495</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a449171f2422e1e54b1aa37731cd2f610" name="a449171f2422e1e54b1aa37731cd2f610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449171f2422e1e54b1aa37731cd2f610">&#9670;&#160;</a></span>PWM_FPE2_FPE6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE6_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00494">494</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5d52d3a4c91f5e8b1c3addfcaee85231" name="a5d52d3a4c91f5e8b1c3addfcaee85231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d52d3a4c91f5e8b1c3addfcaee85231">&#9670;&#160;</a></span>PWM_FPE2_FPE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae3661fd6dfb60cac2c4552096a4324ca">PWM_FPE2_FPE7_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a59723dac487ea155fa975817f999835d">PWM_FPE2_FPE7_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00499">499</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae3661fd6dfb60cac2c4552096a4324ca" name="ae3661fd6dfb60cac2c4552096a4324ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3661fd6dfb60cac2c4552096a4324ca">&#9670;&#160;</a></span>PWM_FPE2_FPE7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE7_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a59723dac487ea155fa975817f999835d">PWM_FPE2_FPE7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPE2) Fault Protection Enable for channel 7 (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00498">498</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a59723dac487ea155fa975817f999835d" name="a59723dac487ea155fa975817f999835d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59723dac487ea155fa975817f999835d">&#9670;&#160;</a></span>PWM_FPE2_FPE7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPE2_FPE7_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00497">497</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a52ac452ce064dca4d269fef9e5c7e4e6" name="a52ac452ce064dca4d269fef9e5c7e4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ac452ce064dca4d269fef9e5c7e4e6">&#9670;&#160;</a></span>PWM_FPV_FPVH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWMH output on channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00458">458</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa406ca24fe7babfdb55af840881fcc1f" name="aa406ca24fe7babfdb55af840881fcc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa406ca24fe7babfdb55af840881fcc1f">&#9670;&#160;</a></span>PWM_FPV_FPVH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWMH output on channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00459">459</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad07f5953cf5b5fafac381f55d3ffb0a9" name="ad07f5953cf5b5fafac381f55d3ffb0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad07f5953cf5b5fafac381f55d3ffb0a9">&#9670;&#160;</a></span>PWM_FPV_FPVH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWMH output on channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00460">460</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa720a27e9550c4c44ed1f6521822dcbe" name="aa720a27e9550c4c44ed1f6521822dcbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa720a27e9550c4c44ed1f6521822dcbe">&#9670;&#160;</a></span>PWM_FPV_FPVH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWMH output on channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00461">461</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aee2cf67d253462e44eca8dd450a2c92f" name="aee2cf67d253462e44eca8dd450a2c92f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2cf67d253462e44eca8dd450a2c92f">&#9670;&#160;</a></span>PWM_FPV_FPVH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVH4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWMH output on channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00462">462</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3793da0c6354215643193ab8992fcd3d" name="a3793da0c6354215643193ab8992fcd3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3793da0c6354215643193ab8992fcd3d">&#9670;&#160;</a></span>PWM_FPV_FPVH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVH5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWMH output on channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00463">463</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a72fd3d23d0844e3505d13a0374ceef9d" name="a72fd3d23d0844e3505d13a0374ceef9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72fd3d23d0844e3505d13a0374ceef9d">&#9670;&#160;</a></span>PWM_FPV_FPVH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVH6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWMH output on channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00464">464</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3eafbe3b06ad6dc135dc5def2abfce59" name="a3eafbe3b06ad6dc135dc5def2abfce59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eafbe3b06ad6dc135dc5def2abfce59">&#9670;&#160;</a></span>PWM_FPV_FPVH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVH7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWMH output on channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00465">465</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1b449e705ccae7bf00053d0354e6fe12" name="a1b449e705ccae7bf00053d0354e6fe12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b449e705ccae7bf00053d0354e6fe12">&#9670;&#160;</a></span>PWM_FPV_FPVL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWML output on channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00466">466</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5f83d9e504c1201f5931e351bf30bc5b" name="a5f83d9e504c1201f5931e351bf30bc5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f83d9e504c1201f5931e351bf30bc5b">&#9670;&#160;</a></span>PWM_FPV_FPVL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWML output on channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00467">467</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a030ea07087e4890e1e41ab6206ed16bf" name="a030ea07087e4890e1e41ab6206ed16bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030ea07087e4890e1e41ab6206ed16bf">&#9670;&#160;</a></span>PWM_FPV_FPVL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWML output on channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00468">468</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a67cd2978c481b43ed8107bfea17c567c" name="a67cd2978c481b43ed8107bfea17c567c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67cd2978c481b43ed8107bfea17c567c">&#9670;&#160;</a></span>PWM_FPV_FPVL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWML output on channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00469">469</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a58e14ec41beb13b7f76beaa50c638cdf" name="a58e14ec41beb13b7f76beaa50c638cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e14ec41beb13b7f76beaa50c638cdf">&#9670;&#160;</a></span>PWM_FPV_FPVL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVL4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWML output on channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00470">470</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a70358c15ad3086ac9a00a497cfadbdea" name="a70358c15ad3086ac9a00a497cfadbdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70358c15ad3086ac9a00a497cfadbdea">&#9670;&#160;</a></span>PWM_FPV_FPVL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVL5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWML output on channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00471">471</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a46f57a009bdfbdbbc24b78a4a2ac5f4b" name="a46f57a009bdfbdbbc24b78a4a2ac5f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f57a009bdfbdbbc24b78a4a2ac5f4b">&#9670;&#160;</a></span>PWM_FPV_FPVL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVL6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWML output on channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00472">472</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a282f7bf024325661130626a11c9b2462" name="a282f7bf024325661130626a11c9b2462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282f7bf024325661130626a11c9b2462">&#9670;&#160;</a></span>PWM_FPV_FPVL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FPV_FPVL7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FPV) Fault Protection Value for PWML output on channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00473">473</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab90ff794843da9f1701ae359a063c0e6" name="ab90ff794843da9f1701ae359a063c0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90ff794843da9f1701ae359a063c0e6">&#9670;&#160;</a></span>PWM_FSR_FIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FSR_FIV_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a8cab7b9a14a97987c4ce2cd79bb71d30">PWM_FSR_FIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FSR) Fault Input Value (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00450">450</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8cab7b9a14a97987c4ce2cd79bb71d30" name="a8cab7b9a14a97987c4ce2cd79bb71d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cab7b9a14a97987c4ce2cd79bb71d30">&#9670;&#160;</a></span>PWM_FSR_FIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FSR_FIV_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00449">449</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abca73a5219e79e2cef1417d2085fc37a" name="abca73a5219e79e2cef1417d2085fc37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca73a5219e79e2cef1417d2085fc37a">&#9670;&#160;</a></span>PWM_FSR_FS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FSR_FS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="pwm_8h.html#a20071978cef798a324e7013e10e855fe">PWM_FSR_FS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_FSR) Fault Status (fault input bit varies from 0 to 5) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00452">452</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a20071978cef798a324e7013e10e855fe" name="a20071978cef798a324e7013e10e855fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20071978cef798a324e7013e10e855fe">&#9670;&#160;</a></span>PWM_FSR_FS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FSR_FS_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00451">451</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aac74a9e06fc4dd8a1c2e30bcaaa6dd17" name="aac74a9e06fc4dd8a1c2e30bcaaa6dd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac74a9e06fc4dd8a1c2e30bcaaa6dd17">&#9670;&#160;</a></span>PWM_IDR1_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 0 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00170">170</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a80cc87b54b89b298d6bf32700df8cb9a" name="a80cc87b54b89b298d6bf32700df8cb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80cc87b54b89b298d6bf32700df8cb9a">&#9670;&#160;</a></span>PWM_IDR1_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00171">171</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a668fe202fa0cdba3d8e740339740a455" name="a668fe202fa0cdba3d8e740339740a455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668fe202fa0cdba3d8e740339740a455">&#9670;&#160;</a></span>PWM_IDR1_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 2 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00172">172</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5436d6d3d46e185a265960da08b61718" name="a5436d6d3d46e185a265960da08b61718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5436d6d3d46e185a265960da08b61718">&#9670;&#160;</a></span>PWM_IDR1_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 3 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00173">173</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adb5b6a4d7119b71f2441f6222e3f5ba9" name="adb5b6a4d7119b71f2441f6222e3f5ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5b6a4d7119b71f2441f6222e3f5ba9">&#9670;&#160;</a></span>PWM_IDR1_CHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 4 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00174">174</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a79e8777d711ccd6767fb26770997b605" name="a79e8777d711ccd6767fb26770997b605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e8777d711ccd6767fb26770997b605">&#9670;&#160;</a></span>PWM_IDR1_CHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 5 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00175">175</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a299051b716fde1ac1eda5a0ffa3a52bc" name="a299051b716fde1ac1eda5a0ffa3a52bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299051b716fde1ac1eda5a0ffa3a52bc">&#9670;&#160;</a></span>PWM_IDR1_CHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 6 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00176">176</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3aac0a740d849a51ca0dd068eb01c41d" name="a3aac0a740d849a51ca0dd068eb01c41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aac0a740d849a51ca0dd068eb01c41d">&#9670;&#160;</a></span>PWM_IDR1_CHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_CHID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Counter Event on Channel 7 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00177">177</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5d0b864d7c46d711e67f258576bdb695" name="a5d0b864d7c46d711e67f258576bdb695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0b864d7c46d711e67f258576bdb695">&#9670;&#160;</a></span>PWM_IDR1_FCHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00178">178</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a976e7c6018476e56eb5499fe014ecd91" name="a976e7c6018476e56eb5499fe014ecd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976e7c6018476e56eb5499fe014ecd91">&#9670;&#160;</a></span>PWM_IDR1_FCHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00179">179</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae1441d80727769a23cf3938e11040fe2" name="ae1441d80727769a23cf3938e11040fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1441d80727769a23cf3938e11040fe2">&#9670;&#160;</a></span>PWM_IDR1_FCHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00180">180</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aba474b42f512547290bc189f1241469a" name="aba474b42f512547290bc189f1241469a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba474b42f512547290bc189f1241469a">&#9670;&#160;</a></span>PWM_IDR1_FCHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00181">181</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9016528218c059d9301f99913de5ed2c" name="a9016528218c059d9301f99913de5ed2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9016528218c059d9301f99913de5ed2c">&#9670;&#160;</a></span>PWM_IDR1_FCHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 4 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00182">182</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5ffecce68aa996254e2ea075786571a4" name="a5ffecce68aa996254e2ea075786571a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ffecce68aa996254e2ea075786571a4">&#9670;&#160;</a></span>PWM_IDR1_FCHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 5 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00183">183</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a75f13e4c8108bbaf039220d58c25658d" name="a75f13e4c8108bbaf039220d58c25658d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f13e4c8108bbaf039220d58c25658d">&#9670;&#160;</a></span>PWM_IDR1_FCHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 6 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00184">184</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae7a212e3958a43bd0900606487d72255" name="ae7a212e3958a43bd0900606487d72255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a212e3958a43bd0900606487d72255">&#9670;&#160;</a></span>PWM_IDR1_FCHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR1_FCHID7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR1) Fault Protection Trigger on Channel 7 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00185">185</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab45de8d48554f6be73fd3e08949cea86" name="ab45de8d48554f6be73fd3e08949cea86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45de8d48554f6be73fd3e08949cea86">&#9670;&#160;</a></span>PWM_IDR2_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 0 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00278">278</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac6f97bd578e09de48d19582ba4d00e96" name="ac6f97bd578e09de48d19582ba4d00e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f97bd578e09de48d19582ba4d00e96">&#9670;&#160;</a></span>PWM_IDR2_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 1 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00279">279</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae7e538a4712ff4289a80c371e32fa69c" name="ae7e538a4712ff4289a80c371e32fa69c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e538a4712ff4289a80c371e32fa69c">&#9670;&#160;</a></span>PWM_IDR2_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 2 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00280">280</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5b6201a3eeb9896bdb992a8fe2abdee3" name="a5b6201a3eeb9896bdb992a8fe2abdee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6201a3eeb9896bdb992a8fe2abdee3">&#9670;&#160;</a></span>PWM_IDR2_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 3 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00281">281</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af26d7d76c444b2109535e143c1e18e77" name="af26d7d76c444b2109535e143c1e18e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26d7d76c444b2109535e143c1e18e77">&#9670;&#160;</a></span>PWM_IDR2_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 4 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00282">282</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaeddaa7bca051fe5112906cd2c9393cd" name="aaeddaa7bca051fe5112906cd2c9393cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeddaa7bca051fe5112906cd2c9393cd">&#9670;&#160;</a></span>PWM_IDR2_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 5 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00283">283</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8cd11a0634a985265b9aade0459a91e6" name="a8cd11a0634a985265b9aade0459a91e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd11a0634a985265b9aade0459a91e6">&#9670;&#160;</a></span>PWM_IDR2_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 6 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00284">284</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abc7b93057992ff6fc2052969a73a7654" name="abc7b93057992ff6fc2052969a73a7654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7b93057992ff6fc2052969a73a7654">&#9670;&#160;</a></span>PWM_IDR2_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPM7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 7 Match Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00285">285</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a127c7d3f21eebb3c2404e5295c373567" name="a127c7d3f21eebb3c2404e5295c373567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127c7d3f21eebb3c2404e5295c373567">&#9670;&#160;</a></span>PWM_IDR2_CMPU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 0 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00286">286</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5c5a299736bbcce28d62a005a967fd6d" name="a5c5a299736bbcce28d62a005a967fd6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5a299736bbcce28d62a005a967fd6d">&#9670;&#160;</a></span>PWM_IDR2_CMPU1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 1 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00287">287</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8c4148bf2bb9caba0bcab82cd29f5019" name="a8c4148bf2bb9caba0bcab82cd29f5019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4148bf2bb9caba0bcab82cd29f5019">&#9670;&#160;</a></span>PWM_IDR2_CMPU2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 2 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00288">288</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a07119f650f026cfc4c411d07c1944889" name="a07119f650f026cfc4c411d07c1944889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07119f650f026cfc4c411d07c1944889">&#9670;&#160;</a></span>PWM_IDR2_CMPU3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 3 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00289">289</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3342a146f8a948c8f0af9d0c46b05a99" name="a3342a146f8a948c8f0af9d0c46b05a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3342a146f8a948c8f0af9d0c46b05a99">&#9670;&#160;</a></span>PWM_IDR2_CMPU4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 4 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00290">290</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac63645d38973d3aa9467ab216d8cdf5d" name="ac63645d38973d3aa9467ab216d8cdf5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63645d38973d3aa9467ab216d8cdf5d">&#9670;&#160;</a></span>PWM_IDR2_CMPU5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 5 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00291">291</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad620b71a34180707bcdf2f9da09ee749" name="ad620b71a34180707bcdf2f9da09ee749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad620b71a34180707bcdf2f9da09ee749">&#9670;&#160;</a></span>PWM_IDR2_CMPU6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 6 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00292">292</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aeb08f9b69c0bb9eacf4667c27e94549b" name="aeb08f9b69c0bb9eacf4667c27e94549b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb08f9b69c0bb9eacf4667c27e94549b">&#9670;&#160;</a></span>PWM_IDR2_CMPU7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_CMPU7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Comparison 7 Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00293">293</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0e11b83a4bd515bd2e3e01b29103658c" name="a0e11b83a4bd515bd2e3e01b29103658c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e11b83a4bd515bd2e3e01b29103658c">&#9670;&#160;</a></span>PWM_IDR2_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> End of TX Buffer Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00275">275</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae5b4dc7bb35420a3a2abc03d061e0365" name="ae5b4dc7bb35420a3a2abc03d061e0365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b4dc7bb35420a3a2abc03d061e0365">&#9670;&#160;</a></span>PWM_IDR2_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> TX Buffer Empty Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00276">276</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a94428564f270df1c0e1605970f49f669" name="a94428564f270df1c0e1605970f49f669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94428564f270df1c0e1605970f49f669">&#9670;&#160;</a></span>PWM_IDR2_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_UNRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00277">277</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a98ee7de3368f975b0eea10fcefb8c2f2" name="a98ee7de3368f975b0eea10fcefb8c2f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ee7de3368f975b0eea10fcefb8c2f2">&#9670;&#160;</a></span>PWM_IDR2_WRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR2_WRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00274">274</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acec10dad8055a8b5b3c7d901efc11c44" name="acec10dad8055a8b5b3c7d901efc11c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec10dad8055a8b5b3c7d901efc11c44">&#9670;&#160;</a></span>PWM_IER1_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 0 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00153">153</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adf1bd2e8c79a879b4137063f1c78db41" name="adf1bd2e8c79a879b4137063f1c78db41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1bd2e8c79a879b4137063f1c78db41">&#9670;&#160;</a></span>PWM_IER1_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00154">154</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa396fa0bb6991b994c66401939fdabc8" name="aa396fa0bb6991b994c66401939fdabc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa396fa0bb6991b994c66401939fdabc8">&#9670;&#160;</a></span>PWM_IER1_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00155">155</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6a7cf8ae79684535dd2b5461dd9dae96" name="a6a7cf8ae79684535dd2b5461dd9dae96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7cf8ae79684535dd2b5461dd9dae96">&#9670;&#160;</a></span>PWM_IER1_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00156">156</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a63f1cc13aeebf24f03d99bc16d8932eb" name="a63f1cc13aeebf24f03d99bc16d8932eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f1cc13aeebf24f03d99bc16d8932eb">&#9670;&#160;</a></span>PWM_IER1_CHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 4 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00157">157</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a72b50d7ae0e6ca39474fa9857b811f3e" name="a72b50d7ae0e6ca39474fa9857b811f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b50d7ae0e6ca39474fa9857b811f3e">&#9670;&#160;</a></span>PWM_IER1_CHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 5 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00158">158</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a38694ac77abd6f0897b86d3ee5d2fd23" name="a38694ac77abd6f0897b86d3ee5d2fd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38694ac77abd6f0897b86d3ee5d2fd23">&#9670;&#160;</a></span>PWM_IER1_CHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 6 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00159">159</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a999b320a6034279891c1933520a49c6b" name="a999b320a6034279891c1933520a49c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999b320a6034279891c1933520a49c6b">&#9670;&#160;</a></span>PWM_IER1_CHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_CHID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Counter Event on Channel 7 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00160">160</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adddf859bc39129c1ea60d629dec93bb4" name="adddf859bc39129c1ea60d629dec93bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adddf859bc39129c1ea60d629dec93bb4">&#9670;&#160;</a></span>PWM_IER1_FCHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00161">161</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aba6b66691e3a876e5b8307b16f579550" name="aba6b66691e3a876e5b8307b16f579550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6b66691e3a876e5b8307b16f579550">&#9670;&#160;</a></span>PWM_IER1_FCHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00162">162</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9694d6928071c3f4655ebabbcc6dbca3" name="a9694d6928071c3f4655ebabbcc6dbca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9694d6928071c3f4655ebabbcc6dbca3">&#9670;&#160;</a></span>PWM_IER1_FCHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00163">163</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab9b0794397320c6bed971ab0a638f6c3" name="ab9b0794397320c6bed971ab0a638f6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b0794397320c6bed971ab0a638f6c3">&#9670;&#160;</a></span>PWM_IER1_FCHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00164">164</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0bf8a80f4c319178832937445bace0d8" name="a0bf8a80f4c319178832937445bace0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf8a80f4c319178832937445bace0d8">&#9670;&#160;</a></span>PWM_IER1_FCHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 4 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00165">165</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0ceb8987535288ac7a726c64e052b570" name="a0ceb8987535288ac7a726c64e052b570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ceb8987535288ac7a726c64e052b570">&#9670;&#160;</a></span>PWM_IER1_FCHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 5 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00166">166</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae624855effbfc4c4a78ce5a96de57f3d" name="ae624855effbfc4c4a78ce5a96de57f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae624855effbfc4c4a78ce5a96de57f3d">&#9670;&#160;</a></span>PWM_IER1_FCHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 6 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00167">167</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a71def8695ee815cebde46257e4afe923" name="a71def8695ee815cebde46257e4afe923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71def8695ee815cebde46257e4afe923">&#9670;&#160;</a></span>PWM_IER1_FCHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER1_FCHID7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER1) Fault Protection Trigger on Channel 7 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00168">168</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0d36911f0ab55b9c3a3c5c74cfe952d0" name="a0d36911f0ab55b9c3a3c5c74cfe952d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d36911f0ab55b9c3a3c5c74cfe952d0">&#9670;&#160;</a></span>PWM_IER2_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 0 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00257">257</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf86f969f8c5bf773eb2b16c06206b4f" name="aaf86f969f8c5bf773eb2b16c06206b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf86f969f8c5bf773eb2b16c06206b4f">&#9670;&#160;</a></span>PWM_IER2_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 1 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00258">258</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a18263d30e12ee83892d12a627bd5b2d9" name="a18263d30e12ee83892d12a627bd5b2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18263d30e12ee83892d12a627bd5b2d9">&#9670;&#160;</a></span>PWM_IER2_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 2 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00259">259</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af76789bb910bb6be7e33f80e7ab61478" name="af76789bb910bb6be7e33f80e7ab61478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76789bb910bb6be7e33f80e7ab61478">&#9670;&#160;</a></span>PWM_IER2_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 3 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00260">260</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad34069cf0d0a952ec93e25ab6e0393f0" name="ad34069cf0d0a952ec93e25ab6e0393f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34069cf0d0a952ec93e25ab6e0393f0">&#9670;&#160;</a></span>PWM_IER2_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 4 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00261">261</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac85a721c9751d05ea064ca180b45d98a" name="ac85a721c9751d05ea064ca180b45d98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac85a721c9751d05ea064ca180b45d98a">&#9670;&#160;</a></span>PWM_IER2_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 5 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00262">262</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5a109538ada1094ded88aa1e09d0aca6" name="a5a109538ada1094ded88aa1e09d0aca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a109538ada1094ded88aa1e09d0aca6">&#9670;&#160;</a></span>PWM_IER2_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 6 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00263">263</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa9a7c0c83f409e3d87e205bc17d3c5e5" name="aa9a7c0c83f409e3d87e205bc17d3c5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a7c0c83f409e3d87e205bc17d3c5e5">&#9670;&#160;</a></span>PWM_IER2_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPM7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 7 Match Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00264">264</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af396a39569076b54e9a66a796b9d293d" name="af396a39569076b54e9a66a796b9d293d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af396a39569076b54e9a66a796b9d293d">&#9670;&#160;</a></span>PWM_IER2_CMPU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 0 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00265">265</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9967f725c1d96722b8fad64a5f64aa5f" name="a9967f725c1d96722b8fad64a5f64aa5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9967f725c1d96722b8fad64a5f64aa5f">&#9670;&#160;</a></span>PWM_IER2_CMPU1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 1 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00266">266</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae667128f8fa9c5f9bbd69e95e1048d5b" name="ae667128f8fa9c5f9bbd69e95e1048d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae667128f8fa9c5f9bbd69e95e1048d5b">&#9670;&#160;</a></span>PWM_IER2_CMPU2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 2 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00267">267</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8102890a171428ceb327609ef13a6fbe" name="a8102890a171428ceb327609ef13a6fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8102890a171428ceb327609ef13a6fbe">&#9670;&#160;</a></span>PWM_IER2_CMPU3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 3 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00268">268</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a58f7af77460aa19da719827f6fbf8ed8" name="a58f7af77460aa19da719827f6fbf8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f7af77460aa19da719827f6fbf8ed8">&#9670;&#160;</a></span>PWM_IER2_CMPU4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 4 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00269">269</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="affffa6f11a120f504a27311afad72182" name="affffa6f11a120f504a27311afad72182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affffa6f11a120f504a27311afad72182">&#9670;&#160;</a></span>PWM_IER2_CMPU5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 5 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00270">270</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4540e6876cf084b0b43a3babddcb6eeb" name="a4540e6876cf084b0b43a3babddcb6eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4540e6876cf084b0b43a3babddcb6eeb">&#9670;&#160;</a></span>PWM_IER2_CMPU6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 6 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00271">271</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a61e0f7f0a72e26960e25d864347fd490" name="a61e0f7f0a72e26960e25d864347fd490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e0f7f0a72e26960e25d864347fd490">&#9670;&#160;</a></span>PWM_IER2_CMPU7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_CMPU7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Comparison 7 Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00272">272</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4f8b5ca9b23c793b4e1d2108aa1c932a" name="a4f8b5ca9b23c793b4e1d2108aa1c932a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8b5ca9b23c793b4e1d2108aa1c932a">&#9670;&#160;</a></span>PWM_IER2_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> End of TX Buffer Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00254">254</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad552f0a929ac5c415fce8a1cb67312e9" name="ad552f0a929ac5c415fce8a1cb67312e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad552f0a929ac5c415fce8a1cb67312e9">&#9670;&#160;</a></span>PWM_IER2_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> TX Buffer Empty Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00255">255</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a953a62894cdd41fbc9ce21d6017efd2d" name="a953a62894cdd41fbc9ce21d6017efd2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953a62894cdd41fbc9ce21d6017efd2d">&#9670;&#160;</a></span>PWM_IER2_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_UNRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00256">256</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a80cfa2e47a93ae5d84efefd8bef8bf84" name="a80cfa2e47a93ae5d84efefd8bef8bf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80cfa2e47a93ae5d84efefd8bef8bf84">&#9670;&#160;</a></span>PWM_IER2_WRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER2_WRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00253">253</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9ee97f78b7948e40e46566ffbbcbe47c" name="a9ee97f78b7948e40e46566ffbbcbe47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ee97f78b7948e40e46566ffbbcbe47c">&#9670;&#160;</a></span>PWM_IMR1_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 0 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00187">187</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a828ed6030cac5bfa5316be0546d17d94" name="a828ed6030cac5bfa5316be0546d17d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828ed6030cac5bfa5316be0546d17d94">&#9670;&#160;</a></span>PWM_IMR1_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 1 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00188">188</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6f1acc4c35ff8edd7f942f7373df293c" name="a6f1acc4c35ff8edd7f942f7373df293c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1acc4c35ff8edd7f942f7373df293c">&#9670;&#160;</a></span>PWM_IMR1_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 2 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00189">189</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2e15587fb7becf372540aa69cb05eb80" name="a2e15587fb7becf372540aa69cb05eb80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e15587fb7becf372540aa69cb05eb80">&#9670;&#160;</a></span>PWM_IMR1_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 3 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00190">190</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abdd87e93f752ff76a0fa67272ef0e301" name="abdd87e93f752ff76a0fa67272ef0e301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd87e93f752ff76a0fa67272ef0e301">&#9670;&#160;</a></span>PWM_IMR1_CHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 4 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00191">191</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7721c2729a6a6ec3293dfdb0ba19f138" name="a7721c2729a6a6ec3293dfdb0ba19f138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7721c2729a6a6ec3293dfdb0ba19f138">&#9670;&#160;</a></span>PWM_IMR1_CHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 5 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00192">192</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0066af181fd430901456b26c8da0e77a" name="a0066af181fd430901456b26c8da0e77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0066af181fd430901456b26c8da0e77a">&#9670;&#160;</a></span>PWM_IMR1_CHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 6 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00193">193</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abb60d9280c8d9e4ec9a36e0e6c80ec46" name="abb60d9280c8d9e4ec9a36e0e6c80ec46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb60d9280c8d9e4ec9a36e0e6c80ec46">&#9670;&#160;</a></span>PWM_IMR1_CHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_CHID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Counter Event on Channel 7 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00194">194</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af36c2ed812ff1a0db8cdf19b99a638c5" name="af36c2ed812ff1a0db8cdf19b99a638c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36c2ed812ff1a0db8cdf19b99a638c5">&#9670;&#160;</a></span>PWM_IMR1_FCHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00195">195</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7b1b162661cc04e05022140e326c28de" name="a7b1b162661cc04e05022140e326c28de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b1b162661cc04e05022140e326c28de">&#9670;&#160;</a></span>PWM_IMR1_FCHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00196">196</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6186867169ba180d0a2d5577ffdc7ec9" name="a6186867169ba180d0a2d5577ffdc7ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6186867169ba180d0a2d5577ffdc7ec9">&#9670;&#160;</a></span>PWM_IMR1_FCHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00197">197</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac76de31d226d65cee7647b5528702f38" name="ac76de31d226d65cee7647b5528702f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76de31d226d65cee7647b5528702f38">&#9670;&#160;</a></span>PWM_IMR1_FCHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00198">198</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a03b50e5278498b9f0ba55442393ea646" name="a03b50e5278498b9f0ba55442393ea646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03b50e5278498b9f0ba55442393ea646">&#9670;&#160;</a></span>PWM_IMR1_FCHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 4 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00199">199</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8ca0ce6afbbb3618fc89d9bf369a5cfe" name="a8ca0ce6afbbb3618fc89d9bf369a5cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca0ce6afbbb3618fc89d9bf369a5cfe">&#9670;&#160;</a></span>PWM_IMR1_FCHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 5 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00200">200</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae88a5c93f92a736ed08feb0895863631" name="ae88a5c93f92a736ed08feb0895863631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88a5c93f92a736ed08feb0895863631">&#9670;&#160;</a></span>PWM_IMR1_FCHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 6 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00201">201</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa10c73c2660bc4630bfbe3e91d57a80f" name="aa10c73c2660bc4630bfbe3e91d57a80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10c73c2660bc4630bfbe3e91d57a80f">&#9670;&#160;</a></span>PWM_IMR1_FCHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR1_FCHID7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR1) Fault Protection Trigger on Channel 7 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00202">202</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a37414bfbc6978c6fe9b00fa217792ca5" name="a37414bfbc6978c6fe9b00fa217792ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37414bfbc6978c6fe9b00fa217792ca5">&#9670;&#160;</a></span>PWM_IMR2_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 0 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00299">299</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3ea81ef42b970526d8bbd56cb4b5d423" name="a3ea81ef42b970526d8bbd56cb4b5d423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea81ef42b970526d8bbd56cb4b5d423">&#9670;&#160;</a></span>PWM_IMR2_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 1 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00300">300</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9c940d51b51456920df0a6a30166023d" name="a9c940d51b51456920df0a6a30166023d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c940d51b51456920df0a6a30166023d">&#9670;&#160;</a></span>PWM_IMR2_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 2 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00301">301</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2106152052701756a91b5189fb60dcea" name="a2106152052701756a91b5189fb60dcea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2106152052701756a91b5189fb60dcea">&#9670;&#160;</a></span>PWM_IMR2_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 3 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00302">302</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaa95dd3bb04cc7fdd7affa78ad408a42" name="aaa95dd3bb04cc7fdd7affa78ad408a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa95dd3bb04cc7fdd7affa78ad408a42">&#9670;&#160;</a></span>PWM_IMR2_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 4 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00303">303</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a82183a2b2704e9c4c33a9190303c6dbe" name="a82183a2b2704e9c4c33a9190303c6dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82183a2b2704e9c4c33a9190303c6dbe">&#9670;&#160;</a></span>PWM_IMR2_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 5 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00304">304</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a99dda52ca8fbf33351bcd40f7613d8fd" name="a99dda52ca8fbf33351bcd40f7613d8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99dda52ca8fbf33351bcd40f7613d8fd">&#9670;&#160;</a></span>PWM_IMR2_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 6 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00305">305</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a17da40db8d060c5b8c549373979ba5d6" name="a17da40db8d060c5b8c549373979ba5d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17da40db8d060c5b8c549373979ba5d6">&#9670;&#160;</a></span>PWM_IMR2_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPM7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 7 Match Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00306">306</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="add9fe93ef57317fb571b13fb3f02acce" name="add9fe93ef57317fb571b13fb3f02acce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add9fe93ef57317fb571b13fb3f02acce">&#9670;&#160;</a></span>PWM_IMR2_CMPU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 0 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00307">307</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a85320c2964e2273799154cbb6df51f85" name="a85320c2964e2273799154cbb6df51f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85320c2964e2273799154cbb6df51f85">&#9670;&#160;</a></span>PWM_IMR2_CMPU1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 1 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00308">308</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aabbf03b3890a7cd9119c68c26c5fbb9a" name="aabbf03b3890a7cd9119c68c26c5fbb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabbf03b3890a7cd9119c68c26c5fbb9a">&#9670;&#160;</a></span>PWM_IMR2_CMPU2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 2 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00309">309</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a572a55bdb93d2b19940818b363020729" name="a572a55bdb93d2b19940818b363020729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572a55bdb93d2b19940818b363020729">&#9670;&#160;</a></span>PWM_IMR2_CMPU3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 3 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00310">310</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a07e94e5f08d7ededb0365897d87afa87" name="a07e94e5f08d7ededb0365897d87afa87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e94e5f08d7ededb0365897d87afa87">&#9670;&#160;</a></span>PWM_IMR2_CMPU4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 4 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00311">311</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a633f24c044b3b8358d110b14aba452f5" name="a633f24c044b3b8358d110b14aba452f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633f24c044b3b8358d110b14aba452f5">&#9670;&#160;</a></span>PWM_IMR2_CMPU5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 5 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00312">312</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7ae09ceed0ec6e5a56c4231c5a36a0fb" name="a7ae09ceed0ec6e5a56c4231c5a36a0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae09ceed0ec6e5a56c4231c5a36a0fb">&#9670;&#160;</a></span>PWM_IMR2_CMPU6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 6 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00313">313</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aef112cbcbce269750a6c549c01becafb" name="aef112cbcbce269750a6c549c01becafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef112cbcbce269750a6c549c01becafb">&#9670;&#160;</a></span>PWM_IMR2_CMPU7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_CMPU7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Comparison 7 Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00314">314</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1f069ff0b9922805af2523077d02a766" name="a1f069ff0b9922805af2523077d02a766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f069ff0b9922805af2523077d02a766">&#9670;&#160;</a></span>PWM_IMR2_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> End of TX Buffer Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00296">296</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a37580230d5091796bcb9f697016e0cf1" name="a37580230d5091796bcb9f697016e0cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37580230d5091796bcb9f697016e0cf1">&#9670;&#160;</a></span>PWM_IMR2_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> TX Buffer Empty Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00297">297</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a85e7cc43a764e203d90db792459a49c7" name="a85e7cc43a764e203d90db792459a49c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e7cc43a764e203d90db792459a49c7">&#9670;&#160;</a></span>PWM_IMR2_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_UNRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00298">298</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a81e160d048da79f139239f215faa2ac7" name="a81e160d048da79f139239f215faa2ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81e160d048da79f139239f215faa2ac7">&#9670;&#160;</a></span>PWM_IMR2_WRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR2_WRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00295">295</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9a88a70dbfc521ccca132513e74e24df" name="a9a88a70dbfc521ccca132513e74e24df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a88a70dbfc521ccca132513e74e24df">&#9670;&#160;</a></span>PWM_ISR1_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00204">204</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a59c811d09679a3521831806584ba9e78" name="a59c811d09679a3521831806584ba9e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c811d09679a3521831806584ba9e78">&#9670;&#160;</a></span>PWM_ISR1_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00205">205</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a877d53e5a7f56b6fa1a120a152504a75" name="a877d53e5a7f56b6fa1a120a152504a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877d53e5a7f56b6fa1a120a152504a75">&#9670;&#160;</a></span>PWM_ISR1_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00206">206</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa9bfd7b941b6dd602ec557c93b048b7c" name="aa9bfd7b941b6dd602ec557c93b048b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9bfd7b941b6dd602ec557c93b048b7c">&#9670;&#160;</a></span>PWM_ISR1_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00207">207</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad4f857620a016b929b26bd0101657455" name="ad4f857620a016b929b26bd0101657455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f857620a016b929b26bd0101657455">&#9670;&#160;</a></span>PWM_ISR1_CHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00208">208</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a02ce524898cbb3b7630d827296958941" name="a02ce524898cbb3b7630d827296958941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ce524898cbb3b7630d827296958941">&#9670;&#160;</a></span>PWM_ISR1_CHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00209">209</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a59a685cf86258386000d349f28a9b446" name="a59a685cf86258386000d349f28a9b446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59a685cf86258386000d349f28a9b446">&#9670;&#160;</a></span>PWM_ISR1_CHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00210">210</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a27782b1c457d2b7a735e55aa543aae0d" name="a27782b1c457d2b7a735e55aa543aae0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27782b1c457d2b7a735e55aa543aae0d">&#9670;&#160;</a></span>PWM_ISR1_CHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_CHID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Counter Event on Channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00211">211</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a57d6aa67fe3a37f1fa0ab36d04be164f" name="a57d6aa67fe3a37f1fa0ab36d04be164f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d6aa67fe3a37f1fa0ab36d04be164f">&#9670;&#160;</a></span>PWM_ISR1_FCHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00212">212</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a440b312b3cdf88e66ac626741fbc5427" name="a440b312b3cdf88e66ac626741fbc5427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a440b312b3cdf88e66ac626741fbc5427">&#9670;&#160;</a></span>PWM_ISR1_FCHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00213">213</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aff4258f3fafae81aa9d871e8bf9d656e" name="aff4258f3fafae81aa9d871e8bf9d656e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4258f3fafae81aa9d871e8bf9d656e">&#9670;&#160;</a></span>PWM_ISR1_FCHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00214">214</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad44b49b584c2c3f42c4b3ca78d9e86bf" name="ad44b49b584c2c3f42c4b3ca78d9e86bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44b49b584c2c3f42c4b3ca78d9e86bf">&#9670;&#160;</a></span>PWM_ISR1_FCHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00215">215</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae7c933a88e1a8149ba4721a35b6a5afb" name="ae7c933a88e1a8149ba4721a35b6a5afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c933a88e1a8149ba4721a35b6a5afb">&#9670;&#160;</a></span>PWM_ISR1_FCHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00216">216</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a27a588dbe8461f8e6d4fa84a5ef9e5df" name="a27a588dbe8461f8e6d4fa84a5ef9e5df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a588dbe8461f8e6d4fa84a5ef9e5df">&#9670;&#160;</a></span>PWM_ISR1_FCHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00217">217</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa3f858db98a770eae222429693d92721" name="aa3f858db98a770eae222429693d92721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f858db98a770eae222429693d92721">&#9670;&#160;</a></span>PWM_ISR1_FCHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00218">218</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aee3018680c81176c314838329a991ff8" name="aee3018680c81176c314838329a991ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee3018680c81176c314838329a991ff8">&#9670;&#160;</a></span>PWM_ISR1_FCHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR1_FCHID7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR1) Fault Protection Trigger on Channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00219">219</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5045773e8d5d53f330ed573b419623e4" name="a5045773e8d5d53f330ed573b419623e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5045773e8d5d53f330ed573b419623e4">&#9670;&#160;</a></span>PWM_ISR2_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 0 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00320">320</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af3e6a85fe528741a0a1c32a8a8bb3755" name="af3e6a85fe528741a0a1c32a8a8bb3755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3e6a85fe528741a0a1c32a8a8bb3755">&#9670;&#160;</a></span>PWM_ISR2_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 1 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00321">321</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a26aa7d6e543c00c9b4c5e5ba6c89a20e" name="a26aa7d6e543c00c9b4c5e5ba6c89a20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26aa7d6e543c00c9b4c5e5ba6c89a20e">&#9670;&#160;</a></span>PWM_ISR2_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 2 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00322">322</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae70463799be2768ca584ccdb80f89257" name="ae70463799be2768ca584ccdb80f89257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70463799be2768ca584ccdb80f89257">&#9670;&#160;</a></span>PWM_ISR2_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 3 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00323">323</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3c9fd7834754a7d163c36dfecb729558" name="a3c9fd7834754a7d163c36dfecb729558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c9fd7834754a7d163c36dfecb729558">&#9670;&#160;</a></span>PWM_ISR2_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 4 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00324">324</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac8cc637e69f50bd5682836481a62e263" name="ac8cc637e69f50bd5682836481a62e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8cc637e69f50bd5682836481a62e263">&#9670;&#160;</a></span>PWM_ISR2_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 5 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00325">325</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a65a1ca405f983245488c8d2a490ce122" name="a65a1ca405f983245488c8d2a490ce122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a1ca405f983245488c8d2a490ce122">&#9670;&#160;</a></span>PWM_ISR2_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 6 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00326">326</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa9288ab7206493566c1f4823a40906da" name="aa9288ab7206493566c1f4823a40906da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9288ab7206493566c1f4823a40906da">&#9670;&#160;</a></span>PWM_ISR2_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPM7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 7 Match </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00327">327</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a31f013f1f640aef78a30bedbb45bcd7a" name="a31f013f1f640aef78a30bedbb45bcd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f013f1f640aef78a30bedbb45bcd7a">&#9670;&#160;</a></span>PWM_ISR2_CMPU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 0 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00328">328</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0e3b8371adc4fdd3c09e92b64d7f80bf" name="a0e3b8371adc4fdd3c09e92b64d7f80bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3b8371adc4fdd3c09e92b64d7f80bf">&#9670;&#160;</a></span>PWM_ISR2_CMPU1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 1 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00329">329</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab580d9ce9fe7ad120ddb0ce37af4a032" name="ab580d9ce9fe7ad120ddb0ce37af4a032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab580d9ce9fe7ad120ddb0ce37af4a032">&#9670;&#160;</a></span>PWM_ISR2_CMPU2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 2 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00330">330</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae36833b4a117c2855f8a1f23aa6b7c21" name="ae36833b4a117c2855f8a1f23aa6b7c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36833b4a117c2855f8a1f23aa6b7c21">&#9670;&#160;</a></span>PWM_ISR2_CMPU3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 3 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00331">331</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aba0de560e45856c32c10b0f8999d0638" name="aba0de560e45856c32c10b0f8999d0638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0de560e45856c32c10b0f8999d0638">&#9670;&#160;</a></span>PWM_ISR2_CMPU4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 4 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00332">332</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a569332e5e110b0690938fe2dc211fa3c" name="a569332e5e110b0690938fe2dc211fa3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a569332e5e110b0690938fe2dc211fa3c">&#9670;&#160;</a></span>PWM_ISR2_CMPU5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 5 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00333">333</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a62eebe660ee3605cf6488686a2aed84c" name="a62eebe660ee3605cf6488686a2aed84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62eebe660ee3605cf6488686a2aed84c">&#9670;&#160;</a></span>PWM_ISR2_CMPU6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 6 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00334">334</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a23f4a640d8df4bcf64a7be7bc7041f9d" name="a23f4a640d8df4bcf64a7be7bc7041f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f4a640d8df4bcf64a7be7bc7041f9d">&#9670;&#160;</a></span>PWM_ISR2_CMPU7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_CMPU7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Comparison 7 Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00335">335</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a648f693d62d92478abfa646b00f9eb2c" name="a648f693d62d92478abfa646b00f9eb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648f693d62d92478abfa646b00f9eb2c">&#9670;&#160;</a></span>PWM_ISR2_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> End of TX Buffer </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00317">317</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae16bef3d250f5ace90dc6ad075d1c7d7" name="ae16bef3d250f5ace90dc6ad075d1c7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16bef3d250f5ace90dc6ad075d1c7d7">&#9670;&#160;</a></span>PWM_ISR2_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> TX Buffer Empty </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00318">318</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4f891ac664df435c654fac36302a55e4" name="a4f891ac664df435c654fac36302a55e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f891ac664df435c654fac36302a55e4">&#9670;&#160;</a></span>PWM_ISR2_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_UNRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Synchronous Channels Update Underrun Error </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00319">319</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab0d3d12903c694f9effd628984b7d198" name="ab0d3d12903c694f9effd628984b7d198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d3d12903c694f9effd628984b7d198">&#9670;&#160;</a></span>PWM_ISR2_WRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR2_WRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_ISR2) Write Ready for Synchronous Channels Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00316">316</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae6ff439e0779f5f91ca132cd943648b4" name="ae6ff439e0779f5f91ca132cd943648b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ff439e0779f5f91ca132cd943648b4">&#9670;&#160;</a></span>PWM_OOV_OOVH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00337">337</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3e6776a2f64781a242093125db11b9dc" name="a3e6776a2f64781a242093125db11b9dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6776a2f64781a242093125db11b9dc">&#9670;&#160;</a></span>PWM_OOV_OOVH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00338">338</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaa354da8e120d09e39c8917d54dd0d31" name="aaa354da8e120d09e39c8917d54dd0d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa354da8e120d09e39c8917d54dd0d31">&#9670;&#160;</a></span>PWM_OOV_OOVH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00339">339</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a074772692beb617e0cda4ac7cb69e214" name="a074772692beb617e0cda4ac7cb69e214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074772692beb617e0cda4ac7cb69e214">&#9670;&#160;</a></span>PWM_OOV_OOVH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00340">340</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab9e95ad818ce98885f45978a0c71e29c" name="ab9e95ad818ce98885f45978a0c71e29c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e95ad818ce98885f45978a0c71e29c">&#9670;&#160;</a></span>PWM_OOV_OOVH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00341">341</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab112fc60b3cf3d21dda5d741b6fe71c9" name="ab112fc60b3cf3d21dda5d741b6fe71c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab112fc60b3cf3d21dda5d741b6fe71c9">&#9670;&#160;</a></span>PWM_OOV_OOVH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00342">342</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af8fda463354d05e3747c5065418ecc7e" name="af8fda463354d05e3747c5065418ecc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8fda463354d05e3747c5065418ecc7e">&#9670;&#160;</a></span>PWM_OOV_OOVH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00343">343</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7c651f8ed17b3ed180540a028de40257" name="a7c651f8ed17b3ed180540a028de40257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c651f8ed17b3ed180540a028de40257">&#9670;&#160;</a></span>PWM_OOV_OOVH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVH7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWMH output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00344">344</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa28d79c8662129fb9f656199e0c77ff9" name="aa28d79c8662129fb9f656199e0c77ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa28d79c8662129fb9f656199e0c77ff9">&#9670;&#160;</a></span>PWM_OOV_OOVL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00345">345</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7fde71f06f7907e95816dc62b79a48e6" name="a7fde71f06f7907e95816dc62b79a48e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fde71f06f7907e95816dc62b79a48e6">&#9670;&#160;</a></span>PWM_OOV_OOVL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00346">346</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae96833b545645028bb8085ee770f712b" name="ae96833b545645028bb8085ee770f712b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae96833b545645028bb8085ee770f712b">&#9670;&#160;</a></span>PWM_OOV_OOVL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00347">347</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0f9f80a389f9b126dddbe088c413c859" name="a0f9f80a389f9b126dddbe088c413c859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9f80a389f9b126dddbe088c413c859">&#9670;&#160;</a></span>PWM_OOV_OOVL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00348">348</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a327de6a28f8a30b31c6c6455126292c2" name="a327de6a28f8a30b31c6c6455126292c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327de6a28f8a30b31c6c6455126292c2">&#9670;&#160;</a></span>PWM_OOV_OOVL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00349">349</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae5141b910b52cef4d082e5f0ede6ef52" name="ae5141b910b52cef4d082e5f0ede6ef52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5141b910b52cef4d082e5f0ede6ef52">&#9670;&#160;</a></span>PWM_OOV_OOVL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00350">350</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a55f3071336c0c1531da77581e5eb4ea0" name="a55f3071336c0c1531da77581e5eb4ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f3071336c0c1531da77581e5eb4ea0">&#9670;&#160;</a></span>PWM_OOV_OOVL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00351">351</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad297c1e31ff6c1de338d04ff6706b808" name="ad297c1e31ff6c1de338d04ff6706b808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad297c1e31ff6c1de338d04ff6706b808">&#9670;&#160;</a></span>PWM_OOV_OOVL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OOV_OOVL7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OOV) Output Override Value for PWML output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00352">352</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a25f8b6e5987a53e6f03c4a28b00fd809" name="a25f8b6e5987a53e6f03c4a28b00fd809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25f8b6e5987a53e6f03c4a28b00fd809">&#9670;&#160;</a></span>PWM_OS_OSH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00354">354</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af2d959066b2b74f028b75b4cef458006" name="af2d959066b2b74f028b75b4cef458006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d959066b2b74f028b75b4cef458006">&#9670;&#160;</a></span>PWM_OS_OSH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00355">355</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6ea1c76332c521897e0888298fa86f28" name="a6ea1c76332c521897e0888298fa86f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea1c76332c521897e0888298fa86f28">&#9670;&#160;</a></span>PWM_OS_OSH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00356">356</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abb61ef4930de967d5130142686da648a" name="abb61ef4930de967d5130142686da648a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb61ef4930de967d5130142686da648a">&#9670;&#160;</a></span>PWM_OS_OSH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00357">357</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a58d395697a3f5c06b9c9cd3bcd6c5b23" name="a58d395697a3f5c06b9c9cd3bcd6c5b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d395697a3f5c06b9c9cd3bcd6c5b23">&#9670;&#160;</a></span>PWM_OS_OSH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00358">358</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3173864fd14a5c8f7404a1724d6bdb90" name="a3173864fd14a5c8f7404a1724d6bdb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3173864fd14a5c8f7404a1724d6bdb90">&#9670;&#160;</a></span>PWM_OS_OSH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00359">359</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a095ab776f014b102423fff80e23da7d0" name="a095ab776f014b102423fff80e23da7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095ab776f014b102423fff80e23da7d0">&#9670;&#160;</a></span>PWM_OS_OSH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00360">360</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1e355f8bda68ca304888ab876af2f385" name="a1e355f8bda68ca304888ab876af2f385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e355f8bda68ca304888ab876af2f385">&#9670;&#160;</a></span>PWM_OS_OSH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSH7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWMH output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00361">361</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac5e0b471cd3204dfae585a01b6a1e851" name="ac5e0b471cd3204dfae585a01b6a1e851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e0b471cd3204dfae585a01b6a1e851">&#9670;&#160;</a></span>PWM_OS_OSL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00362">362</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a115f4e7c105beaee094189329a78b554" name="a115f4e7c105beaee094189329a78b554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115f4e7c105beaee094189329a78b554">&#9670;&#160;</a></span>PWM_OS_OSL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00363">363</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a535f3886f72b58bcbf46a36a96c3c81f" name="a535f3886f72b58bcbf46a36a96c3c81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535f3886f72b58bcbf46a36a96c3c81f">&#9670;&#160;</a></span>PWM_OS_OSL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00364">364</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5ee0efb0c79c2dc5afdc67fe709ce250" name="a5ee0efb0c79c2dc5afdc67fe709ce250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee0efb0c79c2dc5afdc67fe709ce250">&#9670;&#160;</a></span>PWM_OS_OSL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00365">365</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7f2ae0c63356a528398746fbdb6e8a03" name="a7f2ae0c63356a528398746fbdb6e8a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2ae0c63356a528398746fbdb6e8a03">&#9670;&#160;</a></span>PWM_OS_OSL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00366">366</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aeaf8cda24498bd41a4687b0f7cf09e8c" name="aeaf8cda24498bd41a4687b0f7cf09e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf8cda24498bd41a4687b0f7cf09e8c">&#9670;&#160;</a></span>PWM_OS_OSL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00367">367</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a42248af5ca928602adfc8abc623a3786" name="a42248af5ca928602adfc8abc623a3786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42248af5ca928602adfc8abc623a3786">&#9670;&#160;</a></span>PWM_OS_OSL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00368">368</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aced6b262ae30a353f4161f2b1c167fd4" name="aced6b262ae30a353f4161f2b1c167fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced6b262ae30a353f4161f2b1c167fd4">&#9670;&#160;</a></span>PWM_OS_OSL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OS_OSL7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OS) Output Selection for PWML output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00369">369</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7e8bd8aaa8a760a9801f47dc4eec6303" name="a7e8bd8aaa8a760a9801f47dc4eec6303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8bd8aaa8a760a9801f47dc4eec6303">&#9670;&#160;</a></span>PWM_OSC_OSCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00388">388</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a27bd1571e08fa6f9365471735b389044" name="a27bd1571e08fa6f9365471735b389044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27bd1571e08fa6f9365471735b389044">&#9670;&#160;</a></span>PWM_OSC_OSCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00389">389</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1636c8fa741f023032b2e32029ed7348" name="a1636c8fa741f023032b2e32029ed7348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1636c8fa741f023032b2e32029ed7348">&#9670;&#160;</a></span>PWM_OSC_OSCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00390">390</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1655a5d0e0ec43389976542ca2cf1e86" name="a1655a5d0e0ec43389976542ca2cf1e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1655a5d0e0ec43389976542ca2cf1e86">&#9670;&#160;</a></span>PWM_OSC_OSCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00391">391</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6bfa21b0863bb183983e1c46e6bad7b9" name="a6bfa21b0863bb183983e1c46e6bad7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bfa21b0863bb183983e1c46e6bad7b9">&#9670;&#160;</a></span>PWM_OSC_OSCH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00392">392</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a984a864782984efcd1c17a4d0c723c36" name="a984a864782984efcd1c17a4d0c723c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984a864782984efcd1c17a4d0c723c36">&#9670;&#160;</a></span>PWM_OSC_OSCH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00393">393</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6948d9a15cb38d7ac43c0a61dcb5c751" name="a6948d9a15cb38d7ac43c0a61dcb5c751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6948d9a15cb38d7ac43c0a61dcb5c751">&#9670;&#160;</a></span>PWM_OSC_OSCH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00394">394</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abee7c8370dec9ffeb0a19d224935f66f" name="abee7c8370dec9ffeb0a19d224935f66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee7c8370dec9ffeb0a19d224935f66f">&#9670;&#160;</a></span>PWM_OSC_OSCH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCH7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWMH output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00395">395</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a806e103e8db2498f0bde225ca98c6c62" name="a806e103e8db2498f0bde225ca98c6c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806e103e8db2498f0bde225ca98c6c62">&#9670;&#160;</a></span>PWM_OSC_OSCL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00396">396</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acdf59242655abf415765e59bc22c1e3b" name="acdf59242655abf415765e59bc22c1e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf59242655abf415765e59bc22c1e3b">&#9670;&#160;</a></span>PWM_OSC_OSCL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00397">397</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a24f8a22b816cc12034d75e9ad8c36cbd" name="a24f8a22b816cc12034d75e9ad8c36cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f8a22b816cc12034d75e9ad8c36cbd">&#9670;&#160;</a></span>PWM_OSC_OSCL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00398">398</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a705966b35a8986fdd48a787130c95e18" name="a705966b35a8986fdd48a787130c95e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705966b35a8986fdd48a787130c95e18">&#9670;&#160;</a></span>PWM_OSC_OSCL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00399">399</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae2fba0d889955233babcdb4d82ae03b2" name="ae2fba0d889955233babcdb4d82ae03b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fba0d889955233babcdb4d82ae03b2">&#9670;&#160;</a></span>PWM_OSC_OSCL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00400">400</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ada1bd0d3222599eb3d6dcfebe7a45348" name="ada1bd0d3222599eb3d6dcfebe7a45348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1bd0d3222599eb3d6dcfebe7a45348">&#9670;&#160;</a></span>PWM_OSC_OSCL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00401">401</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abf9cc4c9186b0d468fb1e982e303ec3f" name="abf9cc4c9186b0d468fb1e982e303ec3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf9cc4c9186b0d468fb1e982e303ec3f">&#9670;&#160;</a></span>PWM_OSC_OSCL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00402">402</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0cde2046e02f6d879eb3d2212a67cf5f" name="a0cde2046e02f6d879eb3d2212a67cf5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cde2046e02f6d879eb3d2212a67cf5f">&#9670;&#160;</a></span>PWM_OSC_OSCL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSC_OSCL7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSC) Output Selection Clear for PWML output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00403">403</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af19f80cf218be24bc6d033802d46735d" name="af19f80cf218be24bc6d033802d46735d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19f80cf218be24bc6d033802d46735d">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00422">422</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7520de992c0db573287f89908f651fa7" name="a7520de992c0db573287f89908f651fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7520de992c0db573287f89908f651fa7">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00423">423</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a09453efb5b8e52407f7e5e822e427272" name="a09453efb5b8e52407f7e5e822e427272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09453efb5b8e52407f7e5e822e427272">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00424">424</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a775e037072deb539a7e9f50a2b4b35b8" name="a775e037072deb539a7e9f50a2b4b35b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a775e037072deb539a7e9f50a2b4b35b8">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00425">425</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af8e0bbfae4cd09a74e444040c2ae8c40" name="af8e0bbfae4cd09a74e444040c2ae8c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e0bbfae4cd09a74e444040c2ae8c40">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00426">426</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac293ee61a086e239c452167bcf878bf9" name="ac293ee61a086e239c452167bcf878bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac293ee61a086e239c452167bcf878bf9">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00427">427</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2a81207400a6e100dd65348975fd723f" name="a2a81207400a6e100dd65348975fd723f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a81207400a6e100dd65348975fd723f">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00428">428</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a939377bd30f6ee14d574c9ed2d569ca0" name="a939377bd30f6ee14d574c9ed2d569ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a939377bd30f6ee14d574c9ed2d569ca0">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPH7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00429">429</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aee4ddd7412fdfc47dfb81c44b81df30f" name="aee4ddd7412fdfc47dfb81c44b81df30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4ddd7412fdfc47dfb81c44b81df30f">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00430">430</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aec215d05bca7caec5091a8d90a7e777f" name="aec215d05bca7caec5091a8d90a7e777f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec215d05bca7caec5091a8d90a7e777f">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00431">431</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a193aa5a47d8158d172b4fb8a9d676a7c" name="a193aa5a47d8158d172b4fb8a9d676a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193aa5a47d8158d172b4fb8a9d676a7c">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00432">432</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9a71cf7ec9223cf781b0684f601c4643" name="a9a71cf7ec9223cf781b0684f601c4643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a71cf7ec9223cf781b0684f601c4643">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00433">433</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a10e90ba83aa2087e387aa21cacc82142" name="a10e90ba83aa2087e387aa21cacc82142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e90ba83aa2087e387aa21cacc82142">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00434">434</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a28a7118757f2d045b85c66ca38be56ad" name="a28a7118757f2d045b85c66ca38be56ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a7118757f2d045b85c66ca38be56ad">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00435">435</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a221b922905630ffbd44fe612d901e759" name="a221b922905630ffbd44fe612d901e759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a221b922905630ffbd44fe612d901e759">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00436">436</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a17c2eb1be69da60f5ce0078bc80f79ac" name="a17c2eb1be69da60f5ce0078bc80f79ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17c2eb1be69da60f5ce0078bc80f79ac">&#9670;&#160;</a></span>PWM_OSCUPD_OSCUPL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSCUPD_OSCUPL7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00437">437</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6b23c4f15ea5bb0ec47783c25aa9e237" name="a6b23c4f15ea5bb0ec47783c25aa9e237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b23c4f15ea5bb0ec47783c25aa9e237">&#9670;&#160;</a></span>PWM_OSS_OSSH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00371">371</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8dace49061f8c9618e0aa69286efaf67" name="a8dace49061f8c9618e0aa69286efaf67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dace49061f8c9618e0aa69286efaf67">&#9670;&#160;</a></span>PWM_OSS_OSSH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00372">372</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a45be524b44aa437dd5b450c73453673e" name="a45be524b44aa437dd5b450c73453673e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45be524b44aa437dd5b450c73453673e">&#9670;&#160;</a></span>PWM_OSS_OSSH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00373">373</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac3dd2a5be39e742b7fb03897a7469460" name="ac3dd2a5be39e742b7fb03897a7469460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3dd2a5be39e742b7fb03897a7469460">&#9670;&#160;</a></span>PWM_OSS_OSSH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00374">374</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad395223d5e5071c4120b1a6736b57005" name="ad395223d5e5071c4120b1a6736b57005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad395223d5e5071c4120b1a6736b57005">&#9670;&#160;</a></span>PWM_OSS_OSSH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00375">375</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3104a31644487e77bc0f68f71d1eed36" name="a3104a31644487e77bc0f68f71d1eed36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3104a31644487e77bc0f68f71d1eed36">&#9670;&#160;</a></span>PWM_OSS_OSSH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00376">376</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab648eb63ee58ad993496bd799231d17f" name="ab648eb63ee58ad993496bd799231d17f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab648eb63ee58ad993496bd799231d17f">&#9670;&#160;</a></span>PWM_OSS_OSSH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00377">377</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af0c2ea961668cf5e0fc9424da24df509" name="af0c2ea961668cf5e0fc9424da24df509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c2ea961668cf5e0fc9424da24df509">&#9670;&#160;</a></span>PWM_OSS_OSSH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSH7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWMH output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00378">378</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf27227163d1b122a0851ec9e8ca8675" name="aaf27227163d1b122a0851ec9e8ca8675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf27227163d1b122a0851ec9e8ca8675">&#9670;&#160;</a></span>PWM_OSS_OSSL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00379">379</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7d2aa22a2ea9308f31791f9df7d568df" name="a7d2aa22a2ea9308f31791f9df7d568df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2aa22a2ea9308f31791f9df7d568df">&#9670;&#160;</a></span>PWM_OSS_OSSL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00380">380</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a17b4e9807df91f7e90f0137b1af1b411" name="a17b4e9807df91f7e90f0137b1af1b411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b4e9807df91f7e90f0137b1af1b411">&#9670;&#160;</a></span>PWM_OSS_OSSL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00381">381</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a449887747a9e6596f5ae12b16018d485" name="a449887747a9e6596f5ae12b16018d485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449887747a9e6596f5ae12b16018d485">&#9670;&#160;</a></span>PWM_OSS_OSSL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00382">382</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac0ba3f0b933a97968b16d4b7fd719a75" name="ac0ba3f0b933a97968b16d4b7fd719a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ba3f0b933a97968b16d4b7fd719a75">&#9670;&#160;</a></span>PWM_OSS_OSSL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00383">383</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a58c90fed6f96ae6c70b554386f65caf6" name="a58c90fed6f96ae6c70b554386f65caf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c90fed6f96ae6c70b554386f65caf6">&#9670;&#160;</a></span>PWM_OSS_OSSL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00384">384</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5eef38e2a7ce22b2d35acd93b1f6b98d" name="a5eef38e2a7ce22b2d35acd93b1f6b98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eef38e2a7ce22b2d35acd93b1f6b98d">&#9670;&#160;</a></span>PWM_OSS_OSSL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00385">385</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8b0eb096197626a4ee15c7e9f6521676" name="a8b0eb096197626a4ee15c7e9f6521676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b0eb096197626a4ee15c7e9f6521676">&#9670;&#160;</a></span>PWM_OSS_OSSL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSS_OSSL7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSS) Output Selection Set for PWML output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00386">386</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf27588b697195288e1645c01de1aa8a" name="aaf27588b697195288e1645c01de1aa8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf27588b697195288e1645c01de1aa8a">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00405">405</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2fb78ee3b72236f21a37dcf5c45f6347" name="a2fb78ee3b72236f21a37dcf5c45f6347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fb78ee3b72236f21a37dcf5c45f6347">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00406">406</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abd9957d849685620c2b1386135c01bfe" name="abd9957d849685620c2b1386135c01bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9957d849685620c2b1386135c01bfe">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00407">407</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a205af3b8a9ec5ffab21ef4cb55df79bf" name="a205af3b8a9ec5ffab21ef4cb55df79bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205af3b8a9ec5ffab21ef4cb55df79bf">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00408">408</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aea44a0f31de921990c9b7a865d083b2c" name="aea44a0f31de921990c9b7a865d083b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea44a0f31de921990c9b7a865d083b2c">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00409">409</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aed26258afad054348dfd058c72f092ed" name="aed26258afad054348dfd058c72f092ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed26258afad054348dfd058c72f092ed">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00410">410</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a056d20b968f3a13407d2bc0521c06b45" name="a056d20b968f3a13407d2bc0521c06b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056d20b968f3a13407d2bc0521c06b45">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00411">411</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3770d555fca08fd327091232777b2164" name="a3770d555fca08fd327091232777b2164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3770d555fca08fd327091232777b2164">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPH7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00412">412</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac35e76bcb2b7795022e5117eec690bfc" name="ac35e76bcb2b7795022e5117eec690bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35e76bcb2b7795022e5117eec690bfc">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00413">413</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3326e4bb5f84da296e7ac992ac029553" name="a3326e4bb5f84da296e7ac992ac029553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3326e4bb5f84da296e7ac992ac029553">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00414">414</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3e9d15e834de3bb5db7f1549d86f1a57" name="a3e9d15e834de3bb5db7f1549d86f1a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9d15e834de3bb5db7f1549d86f1a57">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00415">415</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2e53b31cb8b3a9ce73db36088eb131f1" name="a2e53b31cb8b3a9ce73db36088eb131f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e53b31cb8b3a9ce73db36088eb131f1">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00416">416</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf279943fa51227e0d1f7e60ff75ee5f" name="aaf279943fa51227e0d1f7e60ff75ee5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf279943fa51227e0d1f7e60ff75ee5f">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00417">417</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a812a26bdb26d4f3e07558f6e77dfa6da" name="a812a26bdb26d4f3e07558f6e77dfa6da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a812a26bdb26d4f3e07558f6e77dfa6da">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00418">418</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a062c5f90d527844a38a67a939f0b3bc0" name="a062c5f90d527844a38a67a939f0b3bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062c5f90d527844a38a67a939f0b3bc0">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00419">419</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9e79913690029a603ddbbcc21521f394" name="a9e79913690029a603ddbbcc21521f394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e79913690029a603ddbbcc21521f394">&#9670;&#160;</a></span>PWM_OSSUPD_OSSUPL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OSSUPD_OSSUPL7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_OSSUPD) Output Selection Set for PWML output of the channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00420">420</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf79353ee0db9ae2664265b679af8d3b" name="aaf79353ee0db9ae2664265b679af8d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf79353ee0db9ae2664265b679af8d3b">&#9670;&#160;</a></span>PWM_PTCR_RXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PTCR_RXTDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_PTCR) Receiver Transfer Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00565">565</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a445115e0d397edff33d41e2510b450fb" name="a445115e0d397edff33d41e2510b450fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445115e0d397edff33d41e2510b450fb">&#9670;&#160;</a></span>PWM_PTCR_RXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PTCR_RXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_PTCR) Receiver Transfer Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00564">564</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a70554b6ded2744f8d32269e698bb53d9" name="a70554b6ded2744f8d32269e698bb53d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70554b6ded2744f8d32269e698bb53d9">&#9670;&#160;</a></span>PWM_PTCR_TXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PTCR_TXTDIS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_PTCR) Transmitter Transfer Disable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00567">567</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad69977ee8611b0dd1307082c40e0b3bc" name="ad69977ee8611b0dd1307082c40e0b3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad69977ee8611b0dd1307082c40e0b3bc">&#9670;&#160;</a></span>PWM_PTCR_TXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PTCR_TXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_PTCR) Transmitter Transfer Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00566">566</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7ddcd24c37d2d6239c3c7c2a06833c89" name="a7ddcd24c37d2d6239c3c7c2a06833c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ddcd24c37d2d6239c3c7c2a06833c89">&#9670;&#160;</a></span>PWM_PTSR_RXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PTSR_RXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_PTSR) Receiver Transfer Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00569">569</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abb10fb15a8e51b25b72e730b4ccf4613" name="abb10fb15a8e51b25b72e730b4ccf4613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb10fb15a8e51b25b72e730b4ccf4613">&#9670;&#160;</a></span>PWM_PTSR_TXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PTSR_TXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_PTSR) Transmitter Transfer Enable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00570">570</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a07be61c3ff901842ad052eaae33e4ecd" name="a07be61c3ff901842ad052eaae33e4ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07be61c3ff901842ad052eaae33e4ecd">&#9670;&#160;</a></span>PWM_SCM_PTRCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_PTRCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00238">238</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae9dd366737be0232f74583c2232b8876" name="ae9dd366737be0232f74583c2232b8876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9dd366737be0232f74583c2232b8876">&#9670;&#160;</a></span>PWM_SCM_PTRCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_PTRCS_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="pwm_8h.html#a8319d1558b11a46e1b0f77db3ef3d2a0">PWM_SCM_PTRCS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> Transfer Request Comparison Selection </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00237">237</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8319d1558b11a46e1b0f77db3ef3d2a0" name="a8319d1558b11a46e1b0f77db3ef3d2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8319d1558b11a46e1b0f77db3ef3d2a0">&#9670;&#160;</a></span>PWM_SCM_PTRCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_PTRCS_Pos&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00236">236</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1264bf08a1e9bccb101711725529f141" name="a1264bf08a1e9bccb101711725529f141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1264bf08a1e9bccb101711725529f141">&#9670;&#160;</a></span>PWM_SCM_PTRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_PTRM&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> Transfer Request Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00235">235</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aba5a800dc0108c6efdf60e6e87946071" name="aba5a800dc0108c6efdf60e6e87946071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5a800dc0108c6efdf60e6e87946071">&#9670;&#160;</a></span>PWM_SCM_SYNC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00221">221</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8238b59e1eedc70791a3c2ac21b6198c" name="a8238b59e1eedc70791a3c2ac21b6198c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8238b59e1eedc70791a3c2ac21b6198c">&#9670;&#160;</a></span>PWM_SCM_SYNC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00222">222</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a10d1db9baeea99e727a31c8968e3a5f7" name="a10d1db9baeea99e727a31c8968e3a5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d1db9baeea99e727a31c8968e3a5f7">&#9670;&#160;</a></span>PWM_SCM_SYNC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00223">223</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a58c6cd52a750aa0343f28d6fccc7e077" name="a58c6cd52a750aa0343f28d6fccc7e077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c6cd52a750aa0343f28d6fccc7e077">&#9670;&#160;</a></span>PWM_SCM_SYNC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00224">224</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae1b8c8085605ec38953bf2f4d29eaa48" name="ae1b8c8085605ec38953bf2f4d29eaa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b8c8085605ec38953bf2f4d29eaa48">&#9670;&#160;</a></span>PWM_SCM_SYNC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00225">225</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9738019aac1a5de5c58f6afc6ad210d5" name="a9738019aac1a5de5c58f6afc6ad210d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9738019aac1a5de5c58f6afc6ad210d5">&#9670;&#160;</a></span>PWM_SCM_SYNC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00226">226</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a25a7a8154757e8d0c5e7cb9079f590e5" name="a25a7a8154757e8d0c5e7cb9079f590e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a7a8154757e8d0c5e7cb9079f590e5">&#9670;&#160;</a></span>PWM_SCM_SYNC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 6 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00227">227</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a708690c2216aa8bcb9b67524e9aec6c4" name="a708690c2216aa8bcb9b67524e9aec6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708690c2216aa8bcb9b67524e9aec6c4">&#9670;&#160;</a></span>PWM_SCM_SYNC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_SYNC7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channel 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00228">228</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a53453db685eed6860845fbbbc1fdd918" name="a53453db685eed6860845fbbbc1fdd918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53453db685eed6860845fbbbc1fdd918">&#9670;&#160;</a></span>PWM_SCM_UPDM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00231">231</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a07abbb7fd1bdf195ef742e35afb09eb6" name="a07abbb7fd1bdf195ef742e35afb09eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07abbb7fd1bdf195ef742e35afb09eb6">&#9670;&#160;</a></span>PWM_SCM_UPDM_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_MODE0&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00232">232</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8d1b5e8907d68adc1a06118c8683fe42" name="a8d1b5e8907d68adc1a06118c8683fe42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1b5e8907d68adc1a06118c8683fe42">&#9670;&#160;</a></span>PWM_SCM_UPDM_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_MODE1&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00233">233</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abbf6218250178d29f413eec64ff66ef1" name="abbf6218250178d29f413eec64ff66ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf6218250178d29f413eec64ff66ef1">&#9670;&#160;</a></span>PWM_SCM_UPDM_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_MODE2&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Automatic write of duty-cycle update registers by the <a class="el" href="classPDC.html" title="Manages UART transmits through peripheral DMA controller (PDC).">PDC</a> and automatic update of synchronous channels </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00234">234</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae3588984289a0472559bc899f4d5d6c0" name="ae3588984289a0472559bc899f4d5d6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3588984289a0472559bc899f4d5d6c0">&#9670;&#160;</a></span>PWM_SCM_UPDM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#adbf2544fbd7ecd39ee57719c9cf3ff17">PWM_SCM_UPDM_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCM) Synchronous Channels Update Mode </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00230">230</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adbf2544fbd7ecd39ee57719c9cf3ff17" name="adbf2544fbd7ecd39ee57719c9cf3ff17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf2544fbd7ecd39ee57719c9cf3ff17">&#9670;&#160;</a></span>PWM_SCM_UPDM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCM_UPDM_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00229">229</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acad27e1647e1d8274a07c4212e6c63ab" name="acad27e1647e1d8274a07c4212e6c63ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad27e1647e1d8274a07c4212e6c63ab">&#9670;&#160;</a></span>PWM_SCUC_UPDULOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUC_UPDULOCK&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCUC) Synchronous Channels Update Unlock </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00240">240</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1fb56fd3ffaeddc93632bc07b0c3e950" name="a1fb56fd3ffaeddc93632bc07b0c3e950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb56fd3ffaeddc93632bc07b0c3e950">&#9670;&#160;</a></span>PWM_SCUP_UPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00244">244</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a42e79603be90932d4a539f0414c8c027" name="a42e79603be90932d4a539f0414c8c027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e79603be90932d4a539f0414c8c027">&#9670;&#160;</a></span>PWM_SCUP_UPR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#aecca905f6dcaa6990dfca85331fed831">PWM_SCUP_UPR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCUP) Update Period </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00243">243</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aecca905f6dcaa6990dfca85331fed831" name="aecca905f6dcaa6990dfca85331fed831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecca905f6dcaa6990dfca85331fed831">&#9670;&#160;</a></span>PWM_SCUP_UPR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00242">242</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a05b418ca774b875b519254c4473544bf" name="a05b418ca774b875b519254c4473544bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b418ca774b875b519254c4473544bf">&#9670;&#160;</a></span>PWM_SCUP_UPRCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPRCNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00247">247</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae5b2ddfd6f0cceb76e954d3879e0af41" name="ae5b2ddfd6f0cceb76e954d3879e0af41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b2ddfd6f0cceb76e954d3879e0af41">&#9670;&#160;</a></span>PWM_SCUP_UPRCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPRCNT_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a5a6fdc1b70b29acea060b5bbd14f5f5c">PWM_SCUP_UPRCNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCUP) Update Period Counter </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00246">246</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5a6fdc1b70b29acea060b5bbd14f5f5c" name="a5a6fdc1b70b29acea060b5bbd14f5f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6fdc1b70b29acea060b5bbd14f5f5c">&#9670;&#160;</a></span>PWM_SCUP_UPRCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUP_UPRCNT_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00245">245</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5e3534269b1c6a9b346fb9c941a8e980" name="a5e3534269b1c6a9b346fb9c941a8e980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3534269b1c6a9b346fb9c941a8e980">&#9670;&#160;</a></span>PWM_SCUPUPD_UPRUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUPUPD_UPRUPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#abccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00251">251</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abccff81cd80055e4a74e218b0b5f0345" name="abccff81cd80055e4a74e218b0b5f0345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abccff81cd80055e4a74e218b0b5f0345">&#9670;&#160;</a></span>PWM_SCUPUPD_UPRUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUPUPD_UPRUPD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="pwm_8h.html#a062cef0f8665cc8a0374a4ee3bcf7305">PWM_SCUPUPD_UPRUPD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SCUPUPD) Update Period Update </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00250">250</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a062cef0f8665cc8a0374a4ee3bcf7305" name="a062cef0f8665cc8a0374a4ee3bcf7305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062cef0f8665cc8a0374a4ee3bcf7305">&#9670;&#160;</a></span>PWM_SCUPUPD_UPRUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SCUPUPD_UPRUPD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00249">249</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a761056425aa02bd82bc39edfd3c0be2a" name="a761056425aa02bd82bc39edfd3c0be2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761056425aa02bd82bc39edfd3c0be2a">&#9670;&#160;</a></span>PWM_SMMR_DOWN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_DOWN0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) DOWN Count </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00514">514</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9fac8e2f4988eb9487755679b524baea" name="a9fac8e2f4988eb9487755679b524baea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fac8e2f4988eb9487755679b524baea">&#9670;&#160;</a></span>PWM_SMMR_DOWN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_DOWN1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) DOWN Count </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00515">515</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa322fea9ecaf5546b67cf9d9789f45e5" name="aa322fea9ecaf5546b67cf9d9789f45e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa322fea9ecaf5546b67cf9d9789f45e5">&#9670;&#160;</a></span>PWM_SMMR_DOWN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_DOWN2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) DOWN Count </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00516">516</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5a71644058552a6fab433121ed7cbb81" name="a5a71644058552a6fab433121ed7cbb81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a71644058552a6fab433121ed7cbb81">&#9670;&#160;</a></span>PWM_SMMR_DOWN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_DOWN3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) DOWN Count </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00517">517</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af1518a1da5a4c1b5d32067575f8a739d" name="af1518a1da5a4c1b5d32067575f8a739d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1518a1da5a4c1b5d32067575f8a739d">&#9670;&#160;</a></span>PWM_SMMR_GCEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_GCEN0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) Gray Count ENable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00510">510</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ada70734e4809b9886a051c44ae10bdea" name="ada70734e4809b9886a051c44ae10bdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada70734e4809b9886a051c44ae10bdea">&#9670;&#160;</a></span>PWM_SMMR_GCEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_GCEN1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) Gray Count ENable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00511">511</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaa0261504ac7c82b86a6b96f4e871806" name="aaa0261504ac7c82b86a6b96f4e871806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa0261504ac7c82b86a6b96f4e871806">&#9670;&#160;</a></span>PWM_SMMR_GCEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_GCEN2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) Gray Count ENable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00512">512</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a90752ee8dc020b74e6413f78daea536d" name="a90752ee8dc020b74e6413f78daea536d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90752ee8dc020b74e6413f78daea536d">&#9670;&#160;</a></span>PWM_SMMR_GCEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SMMR_GCEN3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SMMR) Gray Count ENable </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00513">513</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8a0feb323f0888fcc4eb26f8475021e8" name="a8a0feb323f0888fcc4eb26f8475021e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0feb323f0888fcc4eb26f8475021e8">&#9670;&#160;</a></span>PWM_SR_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00144">144</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a02d055995397c049308dbbbc862d2b3c" name="a02d055995397c049308dbbbc862d2b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02d055995397c049308dbbbc862d2b3c">&#9670;&#160;</a></span>PWM_SR_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00145">145</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad0340aa3419df5dd39b9cd56c4b98862" name="ad0340aa3419df5dd39b9cd56c4b98862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0340aa3419df5dd39b9cd56c4b98862">&#9670;&#160;</a></span>PWM_SR_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00146">146</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab8c704ff17cd4890571f8794c0ae0ecc" name="ab8c704ff17cd4890571f8794c0ae0ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c704ff17cd4890571f8794c0ae0ecc">&#9670;&#160;</a></span>PWM_SR_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00147">147</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3e083cc3d8706f42cc56a6d13c2d5666" name="a3e083cc3d8706f42cc56a6d13c2d5666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e083cc3d8706f42cc56a6d13c2d5666">&#9670;&#160;</a></span>PWM_SR_CHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00148">148</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab0b93844d5b6acb682adda0b887bbf7a" name="ab0b93844d5b6acb682adda0b887bbf7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b93844d5b6acb682adda0b887bbf7a">&#9670;&#160;</a></span>PWM_SR_CHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00149">149</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a62dfc8a49a47e8b39fff663b0352879d" name="a62dfc8a49a47e8b39fff663b0352879d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62dfc8a49a47e8b39fff663b0352879d">&#9670;&#160;</a></span>PWM_SR_CHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00150">150</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afcbbbfd9e91ce75ed48b05ead3fcdc9b" name="afcbbbfd9e91ce75ed48b05ead3fcdc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcbbbfd9e91ce75ed48b05ead3fcdc9b">&#9670;&#160;</a></span>PWM_SR_CHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_CHID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_SR) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00151">151</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a812fd2d7d77e23ec5cebc383e67a5cb4" name="a812fd2d7d77e23ec5cebc383e67a5cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a812fd2d7d77e23ec5cebc383e67a5cb4">&#9670;&#160;</a></span>PWM_TCR_TXCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TCR_TXCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#afcc1ad1dbc2a00929ea7f339ad0f2e48">PWM_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#aa7cf1e86a8519b4c8b2b6ecd12bb15c6">PWM_TCR_TXCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00554">554</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afcc1ad1dbc2a00929ea7f339ad0f2e48" name="afcc1ad1dbc2a00929ea7f339ad0f2e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc1ad1dbc2a00929ea7f339ad0f2e48">&#9670;&#160;</a></span>PWM_TCR_TXCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TCR_TXCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#aa7cf1e86a8519b4c8b2b6ecd12bb15c6">PWM_TCR_TXCTR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_TCR) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00553">553</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa7cf1e86a8519b4c8b2b6ecd12bb15c6" name="aa7cf1e86a8519b4c8b2b6ecd12bb15c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7cf1e86a8519b4c8b2b6ecd12bb15c6">&#9670;&#160;</a></span>PWM_TCR_TXCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TCR_TXCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00552">552</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5b49c022f1e5d7cfbc67cffbcfd9d84c" name="a5b49c022f1e5d7cfbc67cffbcfd9d84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b49c022f1e5d7cfbc67cffbcfd9d84c">&#9670;&#160;</a></span>PWM_TNCR_TXNCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TNCR_TXNCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#af396cdf840911f597fb39a4709a82e91">PWM_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a6b774054fcc0f9717d33fdd666c7337b">PWM_TNCR_TXNCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00562">562</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af396cdf840911f597fb39a4709a82e91" name="af396cdf840911f597fb39a4709a82e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af396cdf840911f597fb39a4709a82e91">&#9670;&#160;</a></span>PWM_TNCR_TXNCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TNCR_TXNCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a6b774054fcc0f9717d33fdd666c7337b">PWM_TNCR_TXNCTR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_TNCR) Transmit Counter Next </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00561">561</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6b774054fcc0f9717d33fdd666c7337b" name="a6b774054fcc0f9717d33fdd666c7337b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b774054fcc0f9717d33fdd666c7337b">&#9670;&#160;</a></span>PWM_TNCR_TXNCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TNCR_TXNCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00560">560</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="affe8420f5ef4d8360e5025c3b25b4dd9" name="affe8420f5ef4d8360e5025c3b25b4dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe8420f5ef4d8360e5025c3b25b4dd9">&#9670;&#160;</a></span>PWM_TNPR_TXNPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TNPR_TXNPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#adbc6f5712ef4476f930551d388988326">PWM_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a4c5ecf3ad4bc6eed15d7a259b59043db">PWM_TNPR_TXNPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00558">558</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adbc6f5712ef4476f930551d388988326" name="adbc6f5712ef4476f930551d388988326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc6f5712ef4476f930551d388988326">&#9670;&#160;</a></span>PWM_TNPR_TXNPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TNPR_TXNPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a4c5ecf3ad4bc6eed15d7a259b59043db">PWM_TNPR_TXNPTR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_TNPR) Transmit Next Pointer </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00557">557</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4c5ecf3ad4bc6eed15d7a259b59043db" name="a4c5ecf3ad4bc6eed15d7a259b59043db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c5ecf3ad4bc6eed15d7a259b59043db">&#9670;&#160;</a></span>PWM_TNPR_TXNPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TNPR_TXNPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00556">556</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2c74dcd694d6cba1155aa99f597a1d1b" name="a2c74dcd694d6cba1155aa99f597a1d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c74dcd694d6cba1155aa99f597a1d1b">&#9670;&#160;</a></span>PWM_TPR_TXPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TPR_TXPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a84a5a6e4249705ac950ffd63cb133bec">PWM_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#ade65a19bebe6ecad423d218df6aeac83">PWM_TPR_TXPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00550">550</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a84a5a6e4249705ac950ffd63cb133bec" name="a84a5a6e4249705ac950ffd63cb133bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a5a6e4249705ac950ffd63cb133bec">&#9670;&#160;</a></span>PWM_TPR_TXPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TPR_TXPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="pwm_8h.html#ade65a19bebe6ecad423d218df6aeac83">PWM_TPR_TXPTR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_TPR) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00549">549</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ade65a19bebe6ecad423d218df6aeac83" name="ade65a19bebe6ecad423d218df6aeac83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade65a19bebe6ecad423d218df6aeac83">&#9670;&#160;</a></span>PWM_TPR_TXPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TPR_TXPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00548">548</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a56d93360b848ae878f968ec1de4f78a5" name="a56d93360b848ae878f968ec1de4f78a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d93360b848ae878f968ec1de4f78a5">&#9670;&#160;</a></span>PWM_WPCR_WPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPCMD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#a5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00521">521</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5808d6cf04c4e5212002b099d4005be7" name="a5808d6cf04c4e5212002b099d4005be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5808d6cf04c4e5212002b099d4005be7">&#9670;&#160;</a></span>PWM_WPCR_WPCMD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPCMD_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="pwm_8h.html#a0c519a2fcf5e2c16257d782d075ab6c3">PWM_WPCR_WPCMD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protect Command </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00520">520</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0c519a2fcf5e2c16257d782d075ab6c3" name="a0c519a2fcf5e2c16257d782d075ab6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c519a2fcf5e2c16257d782d075ab6c3">&#9670;&#160;</a></span>PWM_WPCR_WPCMD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPCMD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00519">519</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a37888e300dec55b413e04072f650e229" name="a37888e300dec55b413e04072f650e229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37888e300dec55b413e04072f650e229">&#9670;&#160;</a></span>PWM_WPCR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="pwm_8h.html#ac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00530">530</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac53d9a5deef4b7978ed39cb2195ceb91" name="ac53d9a5deef4b7978ed39cb2195ceb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53d9a5deef4b7978ed39cb2195ceb91">&#9670;&#160;</a></span>PWM_WPCR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="pwm_8h.html#a75ecb09b0534c3d7d743fd515061015a">PWM_WPCR_WPKEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protect Key </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00529">529</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a75ecb09b0534c3d7d743fd515061015a" name="a75ecb09b0534c3d7d743fd515061015a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ecb09b0534c3d7d743fd515061015a">&#9670;&#160;</a></span>PWM_WPCR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00528">528</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afa18dd34b9952720314eaac4d894f935" name="afa18dd34b9952720314eaac4d894f935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa18dd34b9952720314eaac4d894f935">&#9670;&#160;</a></span>PWM_WPCR_WPRG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG0&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protect Register Group 0 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00522">522</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a22bbd2f5f339ce837464c918b42947e4" name="a22bbd2f5f339ce837464c918b42947e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bbd2f5f339ce837464c918b42947e4">&#9670;&#160;</a></span>PWM_WPCR_WPRG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG1&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protect Register Group 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00523">523</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac162ea420e73732f2377033303f5513e" name="ac162ea420e73732f2377033303f5513e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac162ea420e73732f2377033303f5513e">&#9670;&#160;</a></span>PWM_WPCR_WPRG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG2&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protect Register Group 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00524">524</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2459c32b0e27b05eacfdd943c706fad5" name="a2459c32b0e27b05eacfdd943c706fad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2459c32b0e27b05eacfdd943c706fad5">&#9670;&#160;</a></span>PWM_WPCR_WPRG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG3&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protect Register Group 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00525">525</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a76c582a235a049238238cde31dffd8ed" name="a76c582a235a049238238cde31dffd8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c582a235a049238238cde31dffd8ed">&#9670;&#160;</a></span>PWM_WPCR_WPRG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG4&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protect Register Group 4 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00526">526</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa3d7f99067043f6c0384045de15cefe2" name="aa3d7f99067043f6c0384045de15cefe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d7f99067043f6c0384045de15cefe2">&#9670;&#160;</a></span>PWM_WPCR_WPRG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPCR_WPRG5&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPCR) Write Protect Register Group 5 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00527">527</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a92af4f31403a7b45edfd344b249ff40e" name="a92af4f31403a7b45edfd344b249ff40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92af4f31403a7b45edfd344b249ff40e">&#9670;&#160;</a></span>PWM_WPSR_WPHWS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00539">539</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0356fdd944bdf6354e5bd9ae32517b67" name="a0356fdd944bdf6354e5bd9ae32517b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0356fdd944bdf6354e5bd9ae32517b67">&#9670;&#160;</a></span>PWM_WPSR_WPHWS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00540">540</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7a12e5a417e07a06c23cba3e64b3ab6e" name="a7a12e5a417e07a06c23cba3e64b3ab6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a12e5a417e07a06c23cba3e64b3ab6e">&#9670;&#160;</a></span>PWM_WPSR_WPHWS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00541">541</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae30c95e1f9f0698094737ff0d0148ae0" name="ae30c95e1f9f0698094737ff0d0148ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30c95e1f9f0698094737ff0d0148ae0">&#9670;&#160;</a></span>PWM_WPSR_WPHWS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00542">542</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a70f5378f620fbaebd02aedb7ef54c5fb" name="a70f5378f620fbaebd02aedb7ef54c5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f5378f620fbaebd02aedb7ef54c5fb">&#9670;&#160;</a></span>PWM_WPSR_WPHWS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00543">543</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3b73f74236c8fefeb78205a385c9a895" name="a3b73f74236c8fefeb78205a385c9a895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b73f74236c8fefeb78205a385c9a895">&#9670;&#160;</a></span>PWM_WPSR_WPHWS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPHWS5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect HW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00544">544</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a559d91595e9dc987ce9b85428625ec37" name="a559d91595e9dc987ce9b85428625ec37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559d91595e9dc987ce9b85428625ec37">&#9670;&#160;</a></span>PWM_WPSR_WPSWS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00532">532</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a46c2d89aefda18e6d8a2fbf9233c8002" name="a46c2d89aefda18e6d8a2fbf9233c8002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c2d89aefda18e6d8a2fbf9233c8002">&#9670;&#160;</a></span>PWM_WPSR_WPSWS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00533">533</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a232173f80b5d95a0dc3f3e3ed98973de" name="a232173f80b5d95a0dc3f3e3ed98973de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a232173f80b5d95a0dc3f3e3ed98973de">&#9670;&#160;</a></span>PWM_WPSR_WPSWS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00534">534</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab2c27c13adebee1cdd31dfe24d11d747" name="ab2c27c13adebee1cdd31dfe24d11d747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c27c13adebee1cdd31dfe24d11d747">&#9670;&#160;</a></span>PWM_WPSR_WPSWS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00535">535</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5d1554655175492c6bf1cc86448650ef" name="a5d1554655175492c6bf1cc86448650ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1554655175492c6bf1cc86448650ef">&#9670;&#160;</a></span>PWM_WPSR_WPSWS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00536">536</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0768cfcf47672715e0123a7fb345e3c8" name="a0768cfcf47672715e0123a7fb345e3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0768cfcf47672715e0123a7fb345e3c8">&#9670;&#160;</a></span>PWM_WPSR_WPSWS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPSWS5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect SW Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00537">537</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8d57bf1b1bfac2bf2e2e752c5175df37" name="a8d57bf1b1bfac2bf2e2e752c5175df37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d57bf1b1bfac2bf2e2e752c5175df37">&#9670;&#160;</a></span>PWM_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect Violation Status </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00538">538</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac48a1ab59a4e311dbdd1abba533a1ef2" name="ac48a1ab59a4e311dbdd1abba533a1ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac48a1ab59a4e311dbdd1abba533a1ef2">&#9670;&#160;</a></span>PWM_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="pwm_8h.html#a0094684a5f44b6b03640baa9fdc6135f">PWM_WPSR_WPVSRC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM_WPSR) Write Protect Violation Source </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00546">546</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a0094684a5f44b6b03640baa9fdc6135f" name="a0094684a5f44b6b03640baa9fdc6135f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0094684a5f44b6b03640baa9fdc6135f">&#9670;&#160;</a></span>PWM_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_WPSR_WPVSRC_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00545">545</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aac490ccca2dabf7952b692754e13ef7a" name="aac490ccca2dabf7952b692754e13ef7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac490ccca2dabf7952b692754e13ef7a">&#9670;&#160;</a></span>PWMCH_NUM_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMCH_NUM_NUMBER&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00060">60</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ace381626974919cd4b1106113a792dd5" name="ace381626974919cd4b1106113a792dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace381626974919cd4b1106113a792dd5">&#9670;&#160;</a></span>PWMCMP_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMCMP_NUMBER&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structPwm.html">Pwm</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00059">59</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c30fbef3e6b4ec2d2ec786d2dc2f590e.html">cmsis_include</a></li><li class="navelem"><a class="el" href="dir_cf3f98327ed32b37c04c90509765bc66.html">component</a></li><li class="navelem"><a class="el" href="pwm_8h.html">pwm.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
