                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler
                                      3 ; Version 4.5.10 #15691 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divulong
                                      6 	
      000000                          7 	.r65c02
                                      8 	.optsdcc -mmos65c02
                                      9 
                                     10 ;--------------------------------------------------------
                                     11 ;  Ordering of segments for the linker.
                                     12 ;--------------------------------------------------------
                                     13 	.area ZP      (PAG)
                                     14 	.area OSEG    (PAG, OVR)
                                     15 	.area _CODE
                                     16 	.area GSINIT
                                     17 	.area GSFINAL
                                     18 	.area CODE
                                     19 	.area RODATA
                                     20 	.area XINIT
                                     21 	.area _DATA
                                     22 	.area DATA
                                     23 	.area BSS
                                     24 ;--------------------------------------------------------
                                     25 ; Public variables in this module
                                     26 ;--------------------------------------------------------
                                     27 	.globl __divulong_PARM_2
                                     28 	.globl __divulong_PARM_1
                                     29 	.globl __divulong
                                     30 ;--------------------------------------------------------
                                     31 ; ZP ram data
                                     32 ;--------------------------------------------------------
                                     33 	.area ZP      (PAG)
                                     34 ;--------------------------------------------------------
                                     35 ; overlayable items in ram
                                     36 ;--------------------------------------------------------
                                     37 	.area	OSEG    (PAG, OVR)
      000000                         38 __divulong_sloc0_1_0:
      000000                         39 	.ds 4
                                     40 ;--------------------------------------------------------
                                     41 ; uninitialized external ram data
                                     42 ;--------------------------------------------------------
                                     43 	.area BSS
      000000                         44 __divulong_PARM_1:
      000000                         45 	.ds 4
      000004                         46 __divulong_PARM_2:
      000004                         47 	.ds 4
      000008                         48 __divulong_reste_10000_2:
      000008                         49 	.ds 4
                                     50 ;--------------------------------------------------------
                                     51 ; absolute external ram data
                                     52 ;--------------------------------------------------------
                                     53 	.area DABS    (ABS)
                                     54 ;--------------------------------------------------------
                                     55 ; initialized external ram data
                                     56 ;--------------------------------------------------------
                                     57 	.area DATA
                                     58 ;--------------------------------------------------------
                                     59 ; global & static initialisations
                                     60 ;--------------------------------------------------------
                                     61 	.area _CODE
                                     62 	.area GSINIT
                                     63 	.area GSFINAL
                                     64 	.area GSINIT
                                     65 ;--------------------------------------------------------
                                     66 ; Home
                                     67 ;--------------------------------------------------------
                                     68 	.area _CODE
                                     69 	.area _CODE
                                     70 ;--------------------------------------------------------
                                     71 ; code
                                     72 ;--------------------------------------------------------
                                     73 	.area CODE
                                     74 ;------------------------------------------------------------
                                     75 ;Allocation info for local variables in function '_divulong'
                                     76 ;------------------------------------------------------------
                                     77 ;x             Allocated with name '__divulong_PARM_1'
                                     78 ;y             Allocated with name '__divulong_PARM_2'
                                     79 ;reste         Allocated with name '__divulong_reste_10000_2'
                                     80 ;count         Allocated to registers 
                                     81 ;c             Allocated to registers y 
                                     82 ;sloc0         Allocated with name '__divulong_sloc0_1_0'
                                     83 ;------------------------------------------------------------
                                     84 ;	../_divulong.c: 333: _divulong (unsigned long x, unsigned long y) __SDCC_NONBANKED
                                     85 ;	genLabel
                                     86 ;	Raw cost for generated ic 0 : (0, 0.000000) count=1.000000
                                     87 ;	-----------------------------------------
                                     88 ;	 function _divulong
                                     89 ;	-----------------------------------------
                                     90 ;	Register assignment is optimal.
                                     91 ;	Stack space usage: 0 bytes.
      000000                         92 __divulong:
                                     93 ;	Raw cost for generated ic 1 : (0, 0.000000) count=1.000000
                                     94 ;	../_divulong.c: 335: unsigned long reste = 0L;
                                     95 ;	genAssign
                                     96 ;	genAssignLit
      000000 9Cr08r00         [ 4]   97 	stz	__divulong_reste_10000_2
      000003 9Cr09r00         [ 4]   98 	stz	(__divulong_reste_10000_2 + 1)
      000006 9Cr0Ar00         [ 4]   99 	stz	(__divulong_reste_10000_2 + 2)
      000009 9Cr0Br00         [ 4]  100 	stz	(__divulong_reste_10000_2 + 3)
                                    101 ;	Raw cost for generated ic 2 : (12, 16.000000) count=1.000000
                                    102 ;	../_divulong.c: 339: do
                                    103 ;	genAssign
                                    104 ;	genCopy
      00000C A2 20            [ 2]  105 	ldx	#0x20
                                    106 ;	Raw cost for generated ic 38 : (2, 2.000000) count=1.000000
                                    107 ;	genLabel
      00000E                        108 00105$:
                                    109 ;	Raw cost for generated ic 4 : (0, 0.000000) count=3.999997
                                    110 ;	../_divulong.c: 342: c = MSB_SET(x);
                                    111 ;	genRightShift
                                    112 ;	genRightShiftLiteral
                                    113 ;	  genrsh32 - shift=31
      00000E ADr03r00         [ 4]  114 	lda	(__divulong_PARM_1 + 3)
      000011 0A               [ 2]  115 	asl	a
      000012 A9 00            [ 2]  116 	lda	#0x00
      000014 85*03            [ 3]  117 	sta	*(__divulong_sloc0_1_0 + 3)
      000016 85*02            [ 3]  118 	sta	*(__divulong_sloc0_1_0 + 2)
      000018 85*01            [ 3]  119 	sta	*(__divulong_sloc0_1_0 + 1)
      00001A 2A               [ 2]  120 	rol	a
      00001B 85*00            [ 3]  121 	sta	*__divulong_sloc0_1_0
                                    122 ;	Raw cost for generated ic 5 : (15, 22.000000) count=3.999997
                                    123 ;	genAnd
      00001D 29 01            [ 2]  124 	and	#0x01
      00001F A8               [ 2]  125 	tay
                                    126 ;	Raw cost for generated ic 6 : (3, 4.000000) count=3.999997
                                    127 ;	../_divulong.c: 343: x <<= 1;
                                    128 ;	genLeftShift
                                    129 ;	genLeftShiftLiteral
                                    130 ;	  genlsh32 - shift=1
      000020 0Er00r00         [ 6]  131 	asl	__divulong_PARM_1
      000023 2Er01r00         [ 6]  132 	rol	(__divulong_PARM_1 + 1)
      000026 2Er02r00         [ 6]  133 	rol	(__divulong_PARM_1 + 2)
      000029 2Er03r00         [ 6]  134 	rol	(__divulong_PARM_1 + 3)
                                    135 ;	Raw cost for generated ic 9 : (12, 24.000000) count=3.999997
                                    136 ;	../_divulong.c: 344: reste <<= 1;
                                    137 ;	genLeftShift
                                    138 ;	genLeftShiftLiteral
                                    139 ;	  genlsh32 - shift=1
      00002C 0Er08r00         [ 6]  140 	asl	__divulong_reste_10000_2
      00002F 2Er09r00         [ 6]  141 	rol	(__divulong_reste_10000_2 + 1)
      000032 2Er0Ar00         [ 6]  142 	rol	(__divulong_reste_10000_2 + 2)
      000035 2Er0Br00         [ 6]  143 	rol	(__divulong_reste_10000_2 + 3)
                                    144 ;	Raw cost for generated ic 11 : (12, 24.000000) count=3.999997
                                    145 ;	../_divulong.c: 345: if (c)
                                    146 ;	genIfx
      000038 C0 00            [ 2]  147 	cpy	#0x00
                                    148 ;	genIfxJump : z
      00003A F0 08            [ 4]  149 	beq	00102$
                                    150 ;	Raw cost for generated ic 13 : (7, 7.600000) count=3.999997
                                    151 ;	../_divulong.c: 346: reste |= 1L;
                                    152 ;	genOr
      00003C ADr08r00         [ 4]  153 	lda	__divulong_reste_10000_2
      00003F 09 01            [ 2]  154 	ora	#0x01
      000041 8Dr08r00         [ 4]  155 	sta	__divulong_reste_10000_2
                                    156 ;	Raw cost for generated ic 16 : (8, 10.000000) count=2.999997
                                    157 ;	genLabel
      000044                        158 00102$:
                                    159 ;	Raw cost for generated ic 18 : (0, 0.000000) count=3.999996
                                    160 ;	../_divulong.c: 348: if (reste >= y)
                                    161 ;	genCmp
      000044 ADr08r00         [ 4]  162 	lda	__divulong_reste_10000_2
      000047 38               [ 2]  163 	sec
      000048 EDr04r00         [ 5]  164 	sbc	__divulong_PARM_2
      00004B ADr09r00         [ 4]  165 	lda	(__divulong_reste_10000_2 + 1)
      00004E EDr05r00         [ 5]  166 	sbc	(__divulong_PARM_2 + 1)
      000051 ADr0Ar00         [ 4]  167 	lda	(__divulong_reste_10000_2 + 2)
      000054 EDr06r00         [ 5]  168 	sbc	(__divulong_PARM_2 + 2)
      000057 ADr0Br00         [ 4]  169 	lda	(__divulong_reste_10000_2 + 3)
      00005A EDr07r00         [ 5]  170 	sbc	(__divulong_PARM_2 + 3)
      00005D 90 2D            [ 4]  171 	bcc	00106$
                                    172 ;	Raw cost for generated ic 19 : (30, 39.599998) count=3.999996
                                    173 ;	skipping generated iCode
                                    174 ;	Raw cost for generated ic 20 : (0, 0.000000) count=3.999996
                                    175 ;	../_divulong.c: 350: reste -= y;
                                    176 ;	genMinus
      00005F ADr08r00         [ 4]  177 	lda	__divulong_reste_10000_2
      000062 38               [ 2]  178 	sec
      000063 EDr04r00         [ 5]  179 	sbc	__divulong_PARM_2
      000066 8Dr08r00         [ 4]  180 	sta	__divulong_reste_10000_2
      000069 ADr09r00         [ 4]  181 	lda	(__divulong_reste_10000_2 + 1)
      00006C EDr05r00         [ 5]  182 	sbc	(__divulong_PARM_2 + 1)
      00006F 8Dr09r00         [ 4]  183 	sta	(__divulong_reste_10000_2 + 1)
      000072 ADr0Ar00         [ 4]  184 	lda	(__divulong_reste_10000_2 + 2)
      000075 EDr06r00         [ 5]  185 	sbc	(__divulong_PARM_2 + 2)
      000078 8Dr0Ar00         [ 4]  186 	sta	(__divulong_reste_10000_2 + 2)
      00007B ADr0Br00         [ 4]  187 	lda	(__divulong_reste_10000_2 + 3)
      00007E EDr07r00         [ 5]  188 	sbc	(__divulong_PARM_2 + 3)
      000081 8Dr0Br00         [ 4]  189 	sta	(__divulong_reste_10000_2 + 3)
                                    190 ;	Raw cost for generated ic 23 : (37, 50.000000) count=2.999997
                                    191 ;	../_divulong.c: 352: x |= 1L;
                                    192 ;	genOr
      000084 ADr00r00         [ 4]  193 	lda	__divulong_PARM_1
      000087 09 01            [ 2]  194 	ora	#0x01
      000089 8Dr00r00         [ 4]  195 	sta	__divulong_PARM_1
                                    196 ;	Raw cost for generated ic 25 : (8, 10.000000) count=2.999997
                                    197 ;	genLabel
      00008C                        198 00106$:
                                    199 ;	Raw cost for generated ic 28 : (0, 0.000000) count=3.999996
                                    200 ;	../_divulong.c: 355: while (--count);
                                    201 ;	genMinus
                                    202 ;	  genMinusDec - size=1  icount=1
      00008C CA               [ 2]  203 	dex
                                    204 ;	Raw cost for generated ic 29 : (1, 2.000000) count=3.999996
                                    205 ;	genIfx
                                    206 ;	genIfxJump : z
      00008D F0 03            [ 4]  207 	beq	00139$
      00008F 4Cr0Er00         [ 3]  208 	jmp	00105$
      000092                        209 00139$:
                                    210 ;	Raw cost for generated ic 31 : (5, 5.600000) count=3.999996
                                    211 ;	../_divulong.c: 356: return x;
                                    212 ;	genRet
      000092 ADr03r00         [ 4]  213 	lda	(__divulong_PARM_1 + 3)
      000095 85*00            [ 3]  214 	sta	*___SDCC_m6502_ret3
      000097 ADr02r00         [ 4]  215 	lda	(__divulong_PARM_1 + 2)
      00009A 85*00            [ 3]  216 	sta	*___SDCC_m6502_ret2
      00009C AEr01r00         [ 4]  217 	ldx	(__divulong_PARM_1 + 1)
      00009F ADr00r00         [ 4]  218 	lda	__divulong_PARM_1
                                    219 ;	Raw cost for generated ic 34 : (16, 22.000000) count=0.999998
                                    220 ;	genLabel
                                    221 ;	Raw cost for generated ic 35 : (0, 0.000000) count=0.999998
                                    222 ;	../_divulong.c: 357: }
                                    223 ;	genEndFunction
      0000A2 60               [ 6]  224 	rts
                                    225 ;	Raw cost for generated ic 36 : (1, 6.000000) count=0.999998
                                    226 	.area CODE
                                    227 	.area RODATA
                                    228 	.area XINIT
                                    229 	.area CABS    (ABS)
