+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[27]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[23]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[19]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[24]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[20]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[16]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/cordic_6_0/stn_16bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[0]_INST_0_psdsp/D|
|                      CLK |                      CLK |                  your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux1/pipe_16_22_reg[0][11]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux4/pipe_16_22_reg[0][7]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux1/pipe_16_22_reg[0][5]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux3/pipe_16_22_reg[0][3]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux4/pipe_16_22_reg[0][1]/D|
|                      CLK |                      CLK |                  your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux3/pipe_16_22_reg[0][11]/D|
|                      CLK |                      CLK |                   your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux4/pipe_16_22_reg[0][5]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux3/pipe_16_22_reg[0][1]/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux/pipe_16_22_reg[0][13]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux/pipe_16_22_reg[0][1]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][5]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux1/pipe_16_22_reg[0][7]/D|
|                      CLK |                      CLK |                   your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][11]/D|
|                      CLK |                      CLK |                  your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux1/pipe_16_22_reg[0][12]/D|
|                      CLK |                      CLK |                   your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux1/pipe_16_22_reg[0][13]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux4/pipe_16_22_reg[0][9]/D|
|                      CLK |                      CLK |                   your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux4/pipe_16_22_reg[0][9]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux4/pipe_16_22_reg[0][6]/D|
|                      CLK |                      CLK |                  your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux1/pipe_16_22_reg[0][13]/D|
|                      CLK |                      CLK |                   your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux4/pipe_16_22_reg[0][1]/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/B[13]|
|                      CLK |                      CLK |                   your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux3/pipe_16_22_reg[0][9]/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux3/pipe_16_22_reg[0][5]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux/pipe_16_22_reg[0][6]/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/B[5]|
|                      CLK |                      CLK |                   your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux2/pipe_16_22_reg[0][1]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][9]/D|
|                      CLK |                      CLK |                your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][2]/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux/pipe_16_22_reg[0][8]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/mux3/pipe_16_22_reg[0][0]/D|
|                      CLK |                      CLK |your_instance_name/U0/stn_16bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D|
|                      CLK |                      CLK |                   your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux2/pipe_16_22_reg[0][5]/D|
|                      CLK |                      CLK |                  your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux2/pipe_16_22_reg[0][12]/D|
|                      CLK |                      CLK |                    your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux/pipe_16_22_reg[0][4]/D|
|                      CLK |                      CLK |                   your_instance_name/U0/stn_16bit_struct/subsystem/subsystem1/mux2/pipe_16_22_reg[0][7]/D|
|                      CLK |                      CLK |                your_instance_name/U0/stn_16bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
