Timing Analyzer report for UART_FPGA
Mon Sep 22 18:39:37 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; UART_FPGA                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 184.33 MHz ; 184.33 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -4.425 ; -380.745           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -200.192                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.425 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[5]                                                                       ; clk          ; clk         ; 1.000        ; -0.480     ; 4.946      ;
; -4.183 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[4]                                                                       ; clk          ; clk         ; 1.000        ; -0.480     ; 4.704      ;
; -4.166 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.085      ;
; -4.164 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.083      ;
; -4.161 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.080      ;
; -4.156 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.075      ;
; -4.154 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.073      ;
; -4.151 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.070      ;
; -4.148 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[6]                                                                       ; clk          ; clk         ; 1.000        ; -0.480     ; 4.669      ;
; -4.147 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[3]                                                                       ; clk          ; clk         ; 1.000        ; -0.480     ; 4.668      ;
; -4.145 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[0]                                                                       ; clk          ; clk         ; 1.000        ; -0.480     ; 4.666      ;
; -4.143 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[1]                                                                       ; clk          ; clk         ; 1.000        ; -0.480     ; 4.664      ;
; -4.141 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[7]                                                                       ; clk          ; clk         ; 1.000        ; -0.480     ; 4.662      ;
; -4.140 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[2]                                                                       ; clk          ; clk         ; 1.000        ; -0.480     ; 4.661      ;
; -4.134 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 5.058      ;
; -4.132 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 5.056      ;
; -4.130 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 5.054      ;
; -4.118 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.037      ;
; -4.116 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.035      ;
; -4.116 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.035      ;
; -4.114 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.033      ;
; -4.113 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.032      ;
; -4.111 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.030      ;
; -3.996 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 4.920      ;
; -3.994 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 4.918      ;
; -3.992 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 4.916      ;
; -3.956 ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.875      ;
; -3.954 ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.873      ;
; -3.954 ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.873      ;
; -3.952 ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.871      ;
; -3.951 ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.870      ;
; -3.949 ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.868      ;
; -3.945 ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.864      ;
; -3.943 ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.862      ;
; -3.940 ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.859      ;
; -3.914 ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.833      ;
; -3.912 ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.831      ;
; -3.910 ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.829      ;
; -3.902 ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.821      ;
; -3.900 ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.819      ;
; -3.897 ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.816      ;
; -3.885 ; read_ptr[1]                                                                            ; write_ptr[4]                                                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 4.805      ;
; -3.885 ; read_ptr[1]                                                                            ; write_ptr[3]                                                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 4.805      ;
; -3.885 ; read_ptr[1]                                                                            ; write_ptr[0]                                                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 4.805      ;
; -3.885 ; read_ptr[1]                                                                            ; write_ptr[1]                                                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 4.805      ;
; -3.885 ; read_ptr[1]                                                                            ; write_ptr[2]                                                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 4.805      ;
; -3.873 ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 4.797      ;
; -3.871 ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 4.795      ;
; -3.869 ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 4.793      ;
; -3.830 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.750      ;
; -3.829 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.749      ;
; -3.829 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.749      ;
; -3.827 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.747      ;
; -3.823 ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.742      ;
; -3.821 ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.740      ;
; -3.820 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.740      ;
; -3.819 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.739      ;
; -3.819 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.739      ;
; -3.818 ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.737      ;
; -3.817 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.081     ; 4.737      ;
; -3.817 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.737      ;
; -3.807 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.081     ; 4.727      ;
; -3.782 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.702      ;
; -3.781 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.701      ;
; -3.781 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.701      ;
; -3.780 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.700      ;
; -3.779 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.699      ;
; -3.779 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.699      ;
; -3.779 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.699      ;
; -3.777 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.697      ;
; -3.769 ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.688      ;
; -3.769 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.081     ; 4.689      ;
; -3.767 ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.686      ;
; -3.767 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.081     ; 4.687      ;
; -3.764 ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.683      ;
; -3.761 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.076     ; 4.686      ;
; -3.761 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.686      ;
; -3.761 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.686      ;
; -3.760 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.685      ;
; -3.758 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.683      ;
; -3.746 ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 4.670      ;
; -3.744 ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 4.668      ;
; -3.742 ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.077     ; 4.666      ;
; -3.732 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|bit_index[2]                                                ; clk          ; clk         ; 1.000        ; 0.392      ; 5.125      ;
; -3.722 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|bit_index[2]                                                ; clk          ; clk         ; 1.000        ; 0.392      ; 5.115      ;
; -3.694 ; read_ptr[1]                                                                            ; buffer_rtl_0_bypass[0]                                                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.614      ;
; -3.693 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|state.STATE_DATA                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 4.613      ;
; -3.684 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|bit_index[2]                                                ; clk          ; clk         ; 1.000        ; 0.392      ; 5.077      ;
; -3.683 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|state.STATE_DATA                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 4.603      ;
; -3.682 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|bit_index[2]                                                ; clk          ; clk         ; 1.000        ; 0.392      ; 5.075      ;
; -3.663 ; read_ptr[1]                                                                            ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.313      ; 5.024      ;
; -3.658 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|data_out[1]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.577      ;
; -3.658 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|data_out[2]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.577      ;
; -3.658 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|data_out[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.577      ;
; -3.658 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|data_out[4]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.577      ;
; -3.658 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|data_out[5]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.577      ;
; -3.658 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|data_out[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.577      ;
; -3.658 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|data_out[7]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.577      ;
; -3.658 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|data_out[0]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.577      ;
; -3.648 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|data_out[1]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.567      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; uart_rx:uart_rx_inst|bit_index[2]      ; uart_rx:uart_rx_inst|bit_index[2]                                                      ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; uart_rx:uart_rx_inst|rx_shift[2]       ; uart_rx:uart_rx_inst|rx_shift[2]                                                       ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_shift[1]       ; uart_rx:uart_rx_inst|rx_shift[1]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_shift[3]       ; uart_rx:uart_rx_inst|rx_shift[3]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_shift[4]       ; uart_rx:uart_rx_inst|rx_shift[4]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_shift[5]       ; uart_rx:uart_rx_inst|rx_shift[5]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_shift[6]       ; uart_rx:uart_rx_inst|rx_shift[6]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_shift[7]       ; uart_rx:uart_rx_inst|rx_shift[7]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_shift[0]       ; uart_rx:uart_rx_inst|rx_shift[0]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|tick_counter[3]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|state.STATE_STOP  ; uart_tx:uart_tx_inst|state.STATE_STOP                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|state.STATE_START ; uart_tx:uart_tx_inst|state.STATE_START                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|bit_index[3]      ; uart_tx:uart_tx_inst|bit_index[3]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|bit_index[0]      ; uart_tx:uart_tx_inst|bit_index[0]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|bit_index[1]      ; uart_tx:uart_tx_inst|bit_index[1]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|bit_index[2]      ; uart_tx:uart_tx_inst|bit_index[2]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|state.STATE_IDLE  ; uart_tx:uart_tx_inst|state.STATE_IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[0]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|tick_counter[1]   ; uart_tx:uart_tx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|tick_counter[2]   ; uart_tx:uart_tx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; read_ptr[0]                            ; read_ptr[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; read_ptr[1]                            ; read_ptr[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; read_ptr[4]                            ; read_ptr[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; read_ptr[3]                            ; read_ptr[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|valid             ; uart_rx:uart_rx_inst|valid                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|bit_index[0]      ; uart_rx:uart_rx_inst|bit_index[0]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|bit_index[1]      ; uart_rx:uart_rx_inst|bit_index[1]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|bit_index[3]      ; uart_rx:uart_rx_inst|bit_index[3]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.STATE_STOP  ; uart_rx:uart_rx_inst|state.STATE_STOP                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.STATE_START ; uart_rx:uart_rx_inst|state.STATE_START                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|tick_counter[3]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|tick_counter[2]   ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|tick_counter[1]   ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.483 ; write_ptr[4]                           ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.210      ;
; 0.486 ; read_ptr[4]                            ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.474      ; 1.214      ;
; 0.493 ; uart_tx:uart_tx_inst|tick_counter[2]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.786      ;
; 0.500 ; uart_tx:uart_tx_inst|tx_shift[6]       ; uart_tx:uart_tx_inst|tx_shift[5]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; uart_rx:uart_rx_inst|rx_shift[3]       ; uart_rx:uart_rx_inst|data_out[3]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; uart_rx:uart_rx_inst|tick_counter[1]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; uart_tx:uart_tx_inst|tx_shift[4]       ; uart_tx:uart_tx_inst|tx_shift[3]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; uart_rx:uart_rx_inst|tick_counter[1]   ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; uart_rx:uart_rx_inst|rx_shift[0]       ; uart_rx:uart_rx_inst|data_out[0]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; uart_rx:uart_rx_inst|rx_shift[6]       ; uart_rx:uart_rx_inst|data_out[6]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.796      ;
; 0.509 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.516 ; read_ptr[4]                            ; buffer_rtl_0_bypass[10]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.809      ;
; 0.536 ; buffer~0                               ; tx_data[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.626 ; uart_tx:uart_tx_inst|tx_shift[0]       ; uart_tx:uart_tx_inst|tx                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.919      ;
; 0.693 ; uart_rx:uart_rx_inst|state.STATE_STOP  ; uart_rx:uart_rx_inst|bit_index[2]                                                      ; clk          ; clk         ; 0.000        ; 0.574      ; 1.479      ;
; 0.696 ; uart_rx:uart_rx_inst|rx_shift[1]       ; uart_rx:uart_rx_inst|data_out[1]                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.988      ;
; 0.713 ; uart_rx:uart_rx_inst|data_out[7]       ; buffer~8                                                                               ; clk          ; clk         ; 0.000        ; 0.614      ; 1.539      ;
; 0.722 ; uart_rx:uart_rx_inst|data_out[6]       ; buffer~7                                                                               ; clk          ; clk         ; 0.000        ; 0.614      ; 1.548      ;
; 0.737 ; uart_rx:uart_rx_inst|state.STATE_DATA  ; uart_rx:uart_rx_inst|state.STATE_STOP                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; uart_rx:uart_rx_inst|data_out[1]       ; buffer~2                                                                               ; clk          ; clk         ; 0.000        ; 0.614      ; 1.564      ;
; 0.740 ; uart_tx:uart_tx_inst|tx_shift[2]       ; uart_tx:uart_tx_inst|tx_shift[1]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; uart_tx:uart_tx_inst|tx_shift[5]       ; uart_tx:uart_tx_inst|tx_shift[4]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; uart_tx:uart_tx_inst|tx_shift[1]       ; uart_tx:uart_tx_inst|tx_shift[0]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; uart_tx:uart_tx_inst|tx_shift[3]       ; uart_tx:uart_tx_inst|tx_shift[2]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; uart_rx:uart_rx_inst|clk_counter[3]    ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; uart_rx:uart_rx_inst|clk_counter[0]    ; uart_rx:uart_rx_inst|clk_counter[0]                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.055      ;
; 0.744 ; uart_tx:uart_tx_inst|clk_counter[11]   ; uart_tx:uart_tx_inst|clk_counter[11]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; uart_tx:uart_tx_inst|clk_counter[9]    ; uart_tx:uart_tx_inst|clk_counter[9]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; uart_rx:uart_rx_inst|clk_counter[1]    ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; uart_rx:uart_rx_inst|data_out[4]       ; buffer~5                                                                               ; clk          ; clk         ; 0.000        ; 0.614      ; 1.571      ;
; 0.745 ; uart_tx:uart_tx_inst|clk_counter[1]    ; uart_tx:uart_tx_inst|clk_counter[1]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; uart_rx:uart_rx_inst|clk_counter[5]    ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; uart_tx:uart_tx_inst|tx_shift[7]       ; uart_tx:uart_tx_inst|tx_shift[6]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; uart_rx:uart_rx_inst|clk_counter[11]   ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; uart_rx:uart_rx_inst|clk_counter[2]    ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; uart_tx:uart_tx_inst|clk_counter[4]    ; uart_tx:uart_tx_inst|clk_counter[4]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_rx:uart_rx_inst|clk_counter[9]    ; uart_rx:uart_rx_inst|clk_counter[9]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_rx:uart_rx_inst|clk_counter[7]    ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_rx:uart_rx_inst|clk_counter[6]    ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_rx:uart_rx_inst|clk_counter[4]    ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; uart_tx:uart_tx_inst|clk_counter[2]    ; uart_tx:uart_tx_inst|clk_counter[2]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; uart_tx:uart_tx_inst|clk_counter[10]   ; uart_tx:uart_tx_inst|clk_counter[10]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; uart_rx:uart_rx_inst|clk_counter[10]   ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; uart_rx:uart_rx_inst|clk_counter[8]    ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.752 ; uart_rx:uart_rx_inst|tick_counter[2]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; uart_rx:uart_rx_inst|data_out[2]       ; buffer~3                                                                               ; clk          ; clk         ; 0.000        ; 0.614      ; 1.579      ;
; 0.757 ; uart_tx:uart_tx_inst|tick_counter[1]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; uart_tx:uart_tx_inst|tick_counter[1]   ; uart_tx:uart_tx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.050      ;
; 0.762 ; uart_tx:uart_tx_inst|state.STATE_DATA  ; uart_tx:uart_tx_inst|tx_shift[6]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; uart_tx:uart_tx_inst|clk_counter[3]    ; uart_tx:uart_tx_inst|clk_counter[3]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_inst|clk_counter[0]    ; uart_tx:uart_tx_inst|clk_counter[0]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; uart_tx:uart_tx_inst|state.STATE_DATA  ; uart_tx:uart_tx_inst|tx_shift[2]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; uart_tx:uart_tx_inst|clk_counter[7]    ; uart_tx:uart_tx_inst|clk_counter[7]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_tx:uart_tx_inst|clk_counter[5]    ; uart_tx:uart_tx_inst|clk_counter[5]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; uart_tx:uart_tx_inst|clk_counter[8]    ; uart_tx:uart_tx_inst|clk_counter[8]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_tx:uart_tx_inst|clk_counter[6]    ; uart_tx:uart_tx_inst|clk_counter[6]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; uart_tx:uart_tx_inst|clk_counter[12]   ; uart_tx:uart_tx_inst|clk_counter[12]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; uart_rx:uart_rx_inst|clk_counter[12]   ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.061      ;
; 0.772 ; write_ptr[1]                           ; write_ptr[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; uart_rx:uart_rx_inst|data_out[0]       ; buffer~1                                                                               ; clk          ; clk         ; 0.000        ; 0.614      ; 1.600      ;
; 0.774 ; write_ptr[2]                           ; write_ptr[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.067      ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 200.48 MHz ; 200.48 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.988 ; -345.944          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -200.192                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.988 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[5]                            ; clk          ; clk         ; 1.000        ; -0.422     ; 4.568      ;
; -3.842 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.772      ;
; -3.840 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.770      ;
; -3.839 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.769      ;
; -3.782 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.711      ;
; -3.781 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.710      ;
; -3.780 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.709      ;
; -3.779 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.708      ;
; -3.779 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.708      ;
; -3.778 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.707      ;
; -3.759 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[4]                            ; clk          ; clk         ; 1.000        ; -0.422     ; 4.339      ;
; -3.751 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.681      ;
; -3.749 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.679      ;
; -3.748 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.678      ;
; -3.727 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[6]                            ; clk          ; clk         ; 1.000        ; -0.422     ; 4.307      ;
; -3.726 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[3]                            ; clk          ; clk         ; 1.000        ; -0.422     ; 4.306      ;
; -3.720 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[0]                            ; clk          ; clk         ; 1.000        ; -0.422     ; 4.300      ;
; -3.720 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[1]                            ; clk          ; clk         ; 1.000        ; -0.422     ; 4.300      ;
; -3.720 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[7]                            ; clk          ; clk         ; 1.000        ; -0.422     ; 4.300      ;
; -3.717 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[2]                            ; clk          ; clk         ; 1.000        ; -0.422     ; 4.297      ;
; -3.701 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.630      ;
; -3.700 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.629      ;
; -3.697 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.626      ;
; -3.696 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.625      ;
; -3.694 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.623      ;
; -3.693 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.622      ;
; -3.619 ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.549      ;
; -3.617 ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.546      ;
; -3.617 ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.547      ;
; -3.616 ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.546      ;
; -3.615 ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.544      ;
; -3.614 ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.543      ;
; -3.606 ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.535      ;
; -3.606 ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.535      ;
; -3.604 ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.533      ;
; -3.604 ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.533      ;
; -3.603 ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.532      ;
; -3.603 ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.532      ;
; -3.565 ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.492      ;
; -3.562 ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.491      ;
; -3.514 ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.443      ;
; -3.510 ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.439      ;
; -3.507 ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.436      ;
; -3.500 ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.430      ;
; -3.498 ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.428      ;
; -3.497 ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.427      ;
; -3.473 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[1]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.404      ;
; -3.473 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[5]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.404      ;
; -3.473 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[7]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.404      ;
; -3.473 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|bit_index[1]     ; clk          ; clk         ; 1.000        ; -0.071     ; 4.404      ;
; -3.471 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[4]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.402      ;
; -3.467 ; read_ptr[1]                                                                            ; write_ptr[4]                          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.397      ;
; -3.467 ; read_ptr[1]                                                                            ; write_ptr[3]                          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.397      ;
; -3.467 ; read_ptr[1]                                                                            ; write_ptr[0]                          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.397      ;
; -3.467 ; read_ptr[1]                                                                            ; write_ptr[1]                          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.397      ;
; -3.467 ; read_ptr[1]                                                                            ; write_ptr[2]                          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.397      ;
; -3.433 ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.362      ;
; -3.432 ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.361      ;
; -3.429 ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.358      ;
; -3.426 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.356      ;
; -3.426 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.356      ;
; -3.426 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.356      ;
; -3.423 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.353      ;
; -3.418 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.348      ;
; -3.418 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.348      ;
; -3.418 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.348      ;
; -3.415 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.345      ;
; -3.413 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|bit_index[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 4.343      ;
; -3.412 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|bit_index[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 4.342      ;
; -3.396 ; write_ptr[0]                                                                           ; read_ptr[2]                           ; clk          ; clk         ; 1.000        ; -0.073     ; 4.325      ;
; -3.394 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.324      ;
; -3.394 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.324      ;
; -3.394 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.324      ;
; -3.393 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.323      ;
; -3.393 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.323      ;
; -3.393 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.323      ;
; -3.391 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.321      ;
; -3.390 ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.319      ;
; -3.390 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.320      ;
; -3.386 ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.315      ;
; -3.383 ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.312      ;
; -3.382 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[1]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.313      ;
; -3.382 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[5]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.313      ;
; -3.382 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[7]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.313      ;
; -3.382 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|bit_index[1]     ; clk          ; clk         ; 1.000        ; -0.071     ; 4.313      ;
; -3.380 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[4]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.311      ;
; -3.375 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|bit_index[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 4.305      ;
; -3.374 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|bit_index[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 4.304      ;
; -3.366 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|data_out[1]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.296      ;
; -3.366 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|data_out[2]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.296      ;
; -3.366 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|data_out[3]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.296      ;
; -3.366 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|data_out[4]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.296      ;
; -3.366 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|data_out[5]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.296      ;
; -3.366 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|data_out[6]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.296      ;
; -3.366 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|data_out[7]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.296      ;
; -3.366 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|data_out[0]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.296      ;
; -3.364 ; read_ptr[3]                                                                            ; read_ptr[2]                           ; clk          ; clk         ; 1.000        ; -0.072     ; 4.294      ;
; -3.358 ; uart_tx:uart_tx_inst|clk_counter[7]                                                    ; uart_tx:uart_tx_inst|state.STATE_IDLE ; clk          ; clk         ; 1.000        ; -0.073     ; 4.287      ;
; -3.337 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|bit_index[2]     ; clk          ; clk         ; 1.000        ; 0.377      ; 4.716      ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; uart_rx:uart_rx_inst|rx_shift[2]       ; uart_rx:uart_rx_inst|rx_shift[2]                                                       ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_rx:uart_rx_inst|bit_index[2]      ; uart_rx:uart_rx_inst|bit_index[2]                                                      ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_shift[3]       ; uart_rx:uart_rx_inst|rx_shift[3]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_shift[6]       ; uart_rx:uart_rx_inst|rx_shift[6]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_shift[0]       ; uart_rx:uart_rx_inst|rx_shift[0]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|state.STATE_STOP  ; uart_tx:uart_tx_inst|state.STATE_STOP                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|state.STATE_START ; uart_tx:uart_tx_inst|state.STATE_START                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|bit_index[3]      ; uart_tx:uart_tx_inst|bit_index[3]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|bit_index[0]      ; uart_tx:uart_tx_inst|bit_index[0]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|bit_index[1]      ; uart_tx:uart_tx_inst|bit_index[1]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|bit_index[2]      ; uart_tx:uart_tx_inst|bit_index[2]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; read_ptr[0]                            ; read_ptr[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|valid             ; uart_rx:uart_rx_inst|valid                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_shift[1]       ; uart_rx:uart_rx_inst|rx_shift[1]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_shift[4]       ; uart_rx:uart_rx_inst|rx_shift[4]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_shift[5]       ; uart_rx:uart_rx_inst|rx_shift[5]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_shift[7]       ; uart_rx:uart_rx_inst|rx_shift[7]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|tick_counter[3]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|state.STATE_IDLE  ; uart_tx:uart_tx_inst|state.STATE_IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[0]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|tick_counter[1]   ; uart_tx:uart_tx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|tick_counter[2]   ; uart_tx:uart_tx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; read_ptr[1]                            ; read_ptr[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; read_ptr[4]                            ; read_ptr[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; read_ptr[3]                            ; read_ptr[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|bit_index[0]      ; uart_rx:uart_rx_inst|bit_index[0]                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|bit_index[1]      ; uart_rx:uart_rx_inst|bit_index[1]                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|bit_index[3]      ; uart_rx:uart_rx_inst|bit_index[3]                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|state.STATE_STOP  ; uart_rx:uart_rx_inst|state.STATE_STOP                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|state.STATE_START ; uart_rx:uart_rx_inst|state.STATE_START                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|tick_counter[3]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|tick_counter[2]   ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|tick_counter[1]   ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.456 ; uart_tx:uart_tx_inst|tick_counter[2]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.723      ;
; 0.458 ; write_ptr[4]                           ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.106      ;
; 0.462 ; uart_rx:uart_rx_inst|tick_counter[1]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.729      ;
; 0.463 ; uart_rx:uart_rx_inst|tick_counter[1]   ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.730      ;
; 0.469 ; uart_rx:uart_rx_inst|rx_shift[3]       ; uart_rx:uart_rx_inst|data_out[3]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; uart_tx:uart_tx_inst|tx_shift[6]       ; uart_tx:uart_tx_inst|tx_shift[5]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; uart_rx:uart_rx_inst|rx_shift[0]       ; uart_rx:uart_rx_inst|data_out[0]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; uart_tx:uart_tx_inst|tx_shift[4]       ; uart_tx:uart_tx_inst|tx_shift[3]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; uart_rx:uart_rx_inst|rx_shift[6]       ; uart_rx:uart_rx_inst|data_out[6]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; read_ptr[4]                            ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.119      ;
; 0.476 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.743      ;
; 0.478 ; read_ptr[4]                            ; buffer_rtl_0_bypass[10]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.504 ; buffer~0                               ; tx_data[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.772      ;
; 0.581 ; uart_tx:uart_tx_inst|tx_shift[0]       ; uart_tx:uart_tx_inst|tx                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.601 ; uart_rx:uart_rx_inst|data_out[7]       ; buffer~8                                                                               ; clk          ; clk         ; 0.000        ; 0.579      ; 1.375      ;
; 0.612 ; uart_rx:uart_rx_inst|data_out[6]       ; buffer~7                                                                               ; clk          ; clk         ; 0.000        ; 0.579      ; 1.386      ;
; 0.613 ; uart_rx:uart_rx_inst|state.STATE_STOP  ; uart_rx:uart_rx_inst|bit_index[2]                                                      ; clk          ; clk         ; 0.000        ; 0.539      ; 1.347      ;
; 0.621 ; uart_rx:uart_rx_inst|rx_shift[1]       ; uart_rx:uart_rx_inst|data_out[1]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.888      ;
; 0.623 ; uart_rx:uart_rx_inst|data_out[1]       ; buffer~2                                                                               ; clk          ; clk         ; 0.000        ; 0.579      ; 1.397      ;
; 0.629 ; uart_rx:uart_rx_inst|data_out[4]       ; buffer~5                                                                               ; clk          ; clk         ; 0.000        ; 0.579      ; 1.403      ;
; 0.639 ; uart_rx:uart_rx_inst|data_out[2]       ; buffer~3                                                                               ; clk          ; clk         ; 0.000        ; 0.579      ; 1.413      ;
; 0.655 ; uart_rx:uart_rx_inst|data_out[0]       ; buffer~1                                                                               ; clk          ; clk         ; 0.000        ; 0.579      ; 1.429      ;
; 0.656 ; uart_rx:uart_rx_inst|state.STATE_DATA  ; uart_rx:uart_rx_inst|state.STATE_STOP                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.923      ;
; 0.688 ; uart_tx:uart_tx_inst|tx_shift[2]       ; uart_tx:uart_tx_inst|tx_shift[1]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; uart_tx:uart_tx_inst|tx_shift[5]       ; uart_tx:uart_tx_inst|tx_shift[4]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; uart_tx:uart_tx_inst|tx_shift[1]       ; uart_tx:uart_tx_inst|tx_shift[0]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.691 ; uart_tx:uart_tx_inst|tx_shift[3]       ; uart_tx:uart_tx_inst|tx_shift[2]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; uart_tx:uart_tx_inst|clk_counter[9]    ; uart_tx:uart_tx_inst|clk_counter[9]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; uart_tx:uart_tx_inst|clk_counter[11]   ; uart_tx:uart_tx_inst|clk_counter[11]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; uart_rx:uart_rx_inst|clk_counter[5]    ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; uart_rx:uart_rx_inst|clk_counter[3]    ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; uart_rx:uart_rx_inst|clk_counter[1]    ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; uart_tx:uart_tx_inst|clk_counter[4]    ; uart_tx:uart_tx_inst|clk_counter[4]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; uart_tx:uart_tx_inst|clk_counter[1]    ; uart_tx:uart_tx_inst|clk_counter[1]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; uart_tx:uart_tx_inst|tx_shift[7]       ; uart_tx:uart_tx_inst|tx_shift[6]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; uart_rx:uart_rx_inst|clk_counter[9]    ; uart_rx:uart_rx_inst|clk_counter[9]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; uart_rx:uart_rx_inst|clk_counter[11]   ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; uart_rx:uart_rx_inst|clk_counter[0]    ; uart_rx:uart_rx_inst|clk_counter[0]                                                    ; clk          ; clk         ; 0.000        ; 0.090      ; 0.980      ;
; 0.696 ; uart_tx:uart_tx_inst|clk_counter[10]   ; uart_tx:uart_tx_inst|clk_counter[10]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; uart_rx:uart_rx_inst|clk_counter[7]    ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; uart_rx:uart_rx_inst|clk_counter[6]    ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; uart_rx:uart_rx_inst|clk_counter[2]    ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; uart_tx:uart_tx_inst|clk_counter[2]    ; uart_tx:uart_tx_inst|clk_counter[2]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; uart_rx:uart_rx_inst|clk_counter[4]    ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; uart_tx:uart_tx_inst|state.STATE_DATA  ; uart_tx:uart_tx_inst|tx_shift[6]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; uart_rx:uart_rx_inst|clk_counter[10]   ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; uart_rx:uart_rx_inst|clk_counter[8]    ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; uart_rx:uart_rx_inst|tick_counter[2]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; uart_tx:uart_tx_inst|state.STATE_DATA  ; uart_tx:uart_tx_inst|tx_shift[2]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.970      ;
; 0.705 ; uart_tx:uart_tx_inst|clk_counter[3]    ; uart_tx:uart_tx_inst|clk_counter[3]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; uart_tx:uart_tx_inst|tick_counter[1]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_tx:uart_tx_inst|tick_counter[1]   ; uart_tx:uart_tx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; uart_tx:uart_tx_inst|clk_counter[7]    ; uart_tx:uart_tx_inst|clk_counter[7]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_tx:uart_tx_inst|clk_counter[5]    ; uart_tx:uart_tx_inst|clk_counter[5]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; uart_tx:uart_tx_inst|clk_counter[8]    ; uart_tx:uart_tx_inst|clk_counter[8]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; uart_tx:uart_tx_inst|clk_counter[6]    ; uart_tx:uart_tx_inst|clk_counter[6]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; uart_tx:uart_tx_inst|clk_counter[12]   ; uart_tx:uart_tx_inst|clk_counter[12]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; uart_tx:uart_tx_inst|clk_counter[0]    ; uart_tx:uart_tx_inst|clk_counter[0]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; uart_rx:uart_rx_inst|clk_counter[12]   ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.982      ;
; 0.717 ; write_ptr[1]                           ; write_ptr[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.985      ;
; 0.720 ; write_ptr[2]                           ; write_ptr[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.988      ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.233 ; -92.806           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.173 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -139.855                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.233 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.183      ;
; -1.232 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.182      ;
; -1.228 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.178      ;
; -1.226 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.176      ;
; -1.225 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.175      ;
; -1.221 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.171      ;
; -1.204 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.154      ;
; -1.203 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.153      ;
; -1.203 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.153      ;
; -1.202 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.152      ;
; -1.199 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.149      ;
; -1.198 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.148      ;
; -1.188 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 2.139      ;
; -1.187 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 2.138      ;
; -1.183 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 2.134      ;
; -1.172 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 2.123      ;
; -1.171 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 2.122      ;
; -1.167 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 2.118      ;
; -1.156 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[5]                                                                       ; clk          ; clk         ; 1.000        ; -0.224     ; 1.919      ;
; -1.151 ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.101      ;
; -1.150 ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.100      ;
; -1.146 ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.096      ;
; -1.145 ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.095      ;
; -1.144 ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.094      ;
; -1.140 ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.090      ;
; -1.130 ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.080      ;
; -1.129 ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.079      ;
; -1.128 ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.078      ;
; -1.127 ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.077      ;
; -1.125 ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.075      ;
; -1.123 ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.073      ;
; -1.106 ; read_ptr[1]                                                                            ; write_ptr[4]                                                                     ; clk          ; clk         ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; read_ptr[1]                                                                            ; write_ptr[3]                                                                     ; clk          ; clk         ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; read_ptr[1]                                                                            ; write_ptr[0]                                                                     ; clk          ; clk         ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; read_ptr[1]                                                                            ; write_ptr[1]                                                                     ; clk          ; clk         ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; read_ptr[1]                                                                            ; write_ptr[2]                                                                     ; clk          ; clk         ; 1.000        ; -0.036     ; 2.057      ;
; -1.093 ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.043      ;
; -1.092 ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.042      ;
; -1.088 ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.038      ;
; -1.081 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.031      ;
; -1.080 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.030      ;
; -1.080 ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.030      ;
; -1.079 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.029      ;
; -1.079 ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.029      ;
; -1.077 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.027      ;
; -1.077 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.027      ;
; -1.075 ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.025      ;
; -1.074 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.024      ;
; -1.073 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.023      ;
; -1.072 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.022      ;
; -1.070 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.020      ;
; -1.070 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.020      ;
; -1.065 ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 2.016      ;
; -1.064 ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 2.015      ;
; -1.060 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|bit_index[2]                                                ; clk          ; clk         ; 1.000        ; 0.155      ; 2.202      ;
; -1.060 ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 2.011      ;
; -1.053 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|bit_index[2]                                                ; clk          ; clk         ; 1.000        ; 0.155      ; 2.195      ;
; -1.052 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.002      ;
; -1.051 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.001      ;
; -1.051 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.001      ;
; -1.050 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.000      ;
; -1.050 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.000      ;
; -1.049 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.999      ;
; -1.048 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.998      ;
; -1.048 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.998      ;
; -1.047 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.997      ;
; -1.047 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.997      ;
; -1.042 ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.992      ;
; -1.041 ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.991      ;
; -1.039 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|state.STATE_DATA                                            ; clk          ; clk         ; 1.000        ; -0.037     ; 1.989      ;
; -1.037 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[4]                                                                       ; clk          ; clk         ; 1.000        ; -0.224     ; 1.800      ;
; -1.037 ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.987      ;
; -1.036 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.987      ;
; -1.035 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.986      ;
; -1.034 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.985      ;
; -1.032 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.983      ;
; -1.032 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.983      ;
; -1.032 ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; uart_rx:uart_rx_inst|state.STATE_DATA                                            ; clk          ; clk         ; 1.000        ; -0.037     ; 1.982      ;
; -1.031 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|bit_index[2]                                                ; clk          ; clk         ; 1.000        ; 0.155      ; 2.173      ;
; -1.030 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|bit_index[2]                                                ; clk          ; clk         ; 1.000        ; 0.155      ; 2.172      ;
; -1.025 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[3]                                                                       ; clk          ; clk         ; 1.000        ; -0.224     ; 1.788      ;
; -1.024 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[6]                                                                       ; clk          ; clk         ; 1.000        ; -0.224     ; 1.787      ;
; -1.022 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[1]                                                                       ; clk          ; clk         ; 1.000        ; -0.224     ; 1.785      ;
; -1.022 ; read_ptr[1]                                                                            ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.138      ; 2.169      ;
; -1.021 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[0]                                                                       ; clk          ; clk         ; 1.000        ; -0.224     ; 1.784      ;
; -1.020 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[7]                                                                       ; clk          ; clk         ; 1.000        ; -0.224     ; 1.783      ;
; -1.020 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[5]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.971      ;
; -1.019 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[1]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.970      ;
; -1.018 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[7]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.969      ;
; -1.017 ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; tx_data[2]                                                                       ; clk          ; clk         ; 1.000        ; -0.224     ; 1.780      ;
; -1.016 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|rx_shift[4]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.967      ;
; -1.016 ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; uart_rx:uart_rx_inst|bit_index[1]                                                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.967      ;
; -1.015 ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; uart_rx:uart_rx_inst|bit_index[2]                                                ; clk          ; clk         ; 1.000        ; 0.156      ; 2.158      ;
; -1.010 ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; uart_rx:uart_rx_inst|state.STATE_DATA                                            ; clk          ; clk         ; 1.000        ; -0.037     ; 1.960      ;
; -1.009 ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; uart_rx:uart_rx_inst|rx_shift[3]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.960      ;
; -1.009 ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; uart_rx:uart_rx_inst|state.STATE_DATA                                            ; clk          ; clk         ; 1.000        ; -0.037     ; 1.959      ;
; -1.008 ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; uart_rx:uart_rx_inst|rx_shift[6]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.959      ;
; -1.004 ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; uart_rx:uart_rx_inst|rx_shift[0]                                                 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.955      ;
; -1.003 ; read_ptr[3]                                                                            ; read_ptr[2]                                                                      ; clk          ; clk         ; 1.000        ; -0.036     ; 1.954      ;
; -1.002 ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; uart_rx:uart_rx_inst|data_out[1]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.952      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; read_ptr[4]                            ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; write_ptr[4]                           ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.497      ;
; 0.179 ; uart_rx:uart_rx_inst|rx_shift[2]       ; uart_rx:uart_rx_inst|rx_shift[2]                                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_rx:uart_rx_inst|bit_index[2]      ; uart_rx:uart_rx_inst|bit_index[2]                                                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_inst|rx_shift[1]       ; uart_rx:uart_rx_inst|rx_shift[1]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_inst|rx_shift[4]       ; uart_rx:uart_rx_inst|rx_shift[4]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_inst|rx_shift[5]       ; uart_rx:uart_rx_inst|rx_shift[5]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_inst|rx_shift[7]       ; uart_rx:uart_rx_inst|rx_shift[7]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; read_ptr[1]                            ; read_ptr[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; read_ptr[4]                            ; read_ptr[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; read_ptr[3]                            ; read_ptr[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_inst|bit_index[0]      ; uart_rx:uart_rx_inst|bit_index[0]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_inst|bit_index[1]      ; uart_rx:uart_rx_inst|bit_index[1]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_inst|bit_index[3]      ; uart_rx:uart_rx_inst|bit_index[3]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_inst|state.STATE_STOP  ; uart_rx:uart_rx_inst|state.STATE_STOP                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_inst|state.STATE_START ; uart_rx:uart_rx_inst|state.STATE_START                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_shift[3]       ; uart_rx:uart_rx_inst|rx_shift[3]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_shift[6]       ; uart_rx:uart_rx_inst|rx_shift[6]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_shift[0]       ; uart_rx:uart_rx_inst|rx_shift[0]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|tick_counter[3]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|state.STATE_STOP  ; uart_tx:uart_tx_inst|state.STATE_STOP                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|state.STATE_START ; uart_tx:uart_tx_inst|state.STATE_START                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_index[3]      ; uart_tx:uart_tx_inst|bit_index[3]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_index[0]      ; uart_tx:uart_tx_inst|bit_index[0]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_index[1]      ; uart_tx:uart_tx_inst|bit_index[1]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_index[2]      ; uart_tx:uart_tx_inst|bit_index[2]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|state.STATE_IDLE  ; uart_tx:uart_tx_inst|state.STATE_IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[0]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|tick_counter[1]   ; uart_tx:uart_tx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|tick_counter[2]   ; uart_tx:uart_tx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; read_ptr[0]                            ; read_ptr[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|valid             ; uart_rx:uart_rx_inst|valid                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|tick_counter[3]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|tick_counter[2]   ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|tick_counter[1]   ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[0]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_tx:uart_tx_inst|tx_shift[6]       ; uart_tx:uart_tx_inst|tx_shift[5]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; uart_tx:uart_tx_inst|tx_shift[4]       ; uart_tx:uart_tx_inst|tx_shift[3]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_shift[3]       ; uart_rx:uart_rx_inst|data_out[3]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_shift[0]       ; uart_rx:uart_rx_inst|data_out[0]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; uart_rx:uart_rx_inst|rx_shift[6]       ; uart_rx:uart_rx_inst|data_out[6]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; uart_tx:uart_tx_inst|tick_counter[2]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.201 ; uart_rx:uart_rx_inst|tick_counter[1]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; uart_rx:uart_rx_inst|tick_counter[1]   ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.322      ;
; 0.209 ; read_ptr[4]                            ; buffer_rtl_0_bypass[10]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.224 ; buffer~0                               ; tx_data[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.344      ;
; 0.254 ; uart_tx:uart_tx_inst|tx_shift[0]       ; uart_tx:uart_tx_inst|tx                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.262 ; uart_rx:uart_rx_inst|rx_shift[1]       ; uart_rx:uart_rx_inst|data_out[1]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.382      ;
; 0.278 ; uart_rx:uart_rx_inst|state.STATE_DATA  ; uart_rx:uart_rx_inst|state.STATE_STOP                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.399      ;
; 0.294 ; uart_tx:uart_tx_inst|tx_shift[2]       ; uart_tx:uart_tx_inst|tx_shift[1]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; uart_tx:uart_tx_inst|tx_shift[1]       ; uart_tx:uart_tx_inst|tx_shift[0]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; uart_tx:uart_tx_inst|tx_shift[5]       ; uart_tx:uart_tx_inst|tx_shift[4]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; uart_tx:uart_tx_inst|tx_shift[3]       ; uart_tx:uart_tx_inst|tx_shift[2]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; uart_rx:uart_rx_inst|clk_counter[5]    ; uart_rx:uart_rx_inst|clk_counter[5]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; uart_rx:uart_rx_inst|clk_counter[1]    ; uart_rx:uart_rx_inst|clk_counter[1]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; uart_tx:uart_tx_inst|clk_counter[11]   ; uart_tx:uart_tx_inst|clk_counter[11]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_tx:uart_tx_inst|clk_counter[9]    ; uart_tx:uart_tx_inst|clk_counter[9]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_rx:uart_rx_inst|clk_counter[3]    ; uart_rx:uart_rx_inst|clk_counter[3]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; uart_tx:uart_tx_inst|tx_shift[7]       ; uart_tx:uart_tx_inst|tx_shift[6]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_rx:uart_rx_inst|data_out[7]       ; buffer~8                                                                               ; clk          ; clk         ; 0.000        ; 0.248      ; 0.630      ;
; 0.298 ; uart_tx:uart_tx_inst|clk_counter[4]    ; uart_tx:uart_tx_inst|clk_counter[4]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_tx:uart_tx_inst|clk_counter[1]    ; uart_tx:uart_tx_inst|clk_counter[1]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_rx:uart_rx_inst|clk_counter[9]    ; uart_rx:uart_rx_inst|clk_counter[9]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_rx:uart_rx_inst|clk_counter[11]   ; uart_rx:uart_rx_inst|clk_counter[11]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_rx:uart_rx_inst|clk_counter[7]    ; uart_rx:uart_rx_inst|clk_counter[7]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_rx:uart_rx_inst|clk_counter[2]    ; uart_rx:uart_rx_inst|clk_counter[2]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_rx:uart_rx_inst|clk_counter[0]    ; uart_rx:uart_rx_inst|clk_counter[0]                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; uart_tx:uart_tx_inst|clk_counter[10]   ; uart_tx:uart_tx_inst|clk_counter[10]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_rx:uart_rx_inst|clk_counter[8]    ; uart_rx:uart_rx_inst|clk_counter[8]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_rx:uart_rx_inst|clk_counter[6]    ; uart_rx:uart_rx_inst|clk_counter[6]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_rx:uart_rx_inst|clk_counter[4]    ; uart_rx:uart_rx_inst|clk_counter[4]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; uart_tx:uart_tx_inst|clk_counter[2]    ; uart_tx:uart_tx_inst|clk_counter[2]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; uart_rx:uart_rx_inst|clk_counter[10]   ; uart_rx:uart_rx_inst|clk_counter[10]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; uart_tx:uart_tx_inst|state.STATE_DATA  ; uart_tx:uart_tx_inst|tx_shift[6]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; uart_rx:uart_rx_inst|tick_counter[2]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; uart_tx:uart_tx_inst|state.STATE_DATA  ; uart_tx:uart_tx_inst|tx_shift[2]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; uart_rx:uart_rx_inst|data_out[6]       ; buffer~7                                                                               ; clk          ; clk         ; 0.000        ; 0.248      ; 0.636      ;
; 0.304 ; uart_tx:uart_tx_inst|clk_counter[3]    ; uart_tx:uart_tx_inst|clk_counter[3]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_inst|clk_counter[7]    ; uart_tx:uart_tx_inst|clk_counter[7]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_tx:uart_tx_inst|clk_counter[5]    ; uart_tx:uart_tx_inst|clk_counter[5]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_tx:uart_tx_inst|clk_counter[0]    ; uart_tx:uart_tx_inst|clk_counter[0]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_tx:uart_tx_inst|tick_counter[1]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; uart_tx:uart_tx_inst|clk_counter[12]   ; uart_tx:uart_tx_inst|clk_counter[12]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_tx:uart_tx_inst|clk_counter[6]    ; uart_tx:uart_tx_inst|clk_counter[6]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_tx:uart_tx_inst|tick_counter[1]   ; uart_tx:uart_tx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; uart_tx:uart_tx_inst|clk_counter[8]    ; uart_tx:uart_tx_inst|clk_counter[8]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; uart_rx:uart_rx_inst|clk_counter[12]   ; uart_rx:uart_rx_inst|clk_counter[12]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; uart_rx:uart_rx_inst|data_out[1]       ; buffer~2                                                                               ; clk          ; clk         ; 0.000        ; 0.248      ; 0.641      ;
; 0.309 ; uart_rx:uart_rx_inst|data_out[4]       ; buffer~5                                                                               ; clk          ; clk         ; 0.000        ; 0.248      ; 0.641      ;
; 0.309 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[2]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; write_ptr[1]                           ; write_ptr[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart_tx:uart_tx_inst|tick_counter[0]   ; uart_tx:uart_tx_inst|tick_counter[1]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart_rx:uart_rx_inst|tick_counter[0]   ; uart_rx:uart_rx_inst|tick_counter[3]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; write_ptr[2]                           ; write_ptr[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; uart_rx:uart_rx_inst|data_out[2]       ; altsyncram:buffer_rtl_0|altsyncram_r8i1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.638      ;
; 0.313 ; uart_tx:uart_tx_inst|state.STATE_START ; uart_tx:uart_tx_inst|state.STATE_DATA                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; uart_rx:uart_rx_inst|state.STATE_STOP  ; uart_rx:uart_rx_inst|bit_index[2]                                                      ; clk          ; clk         ; 0.000        ; 0.236      ; 0.633      ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.425   ; 0.173 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -4.425   ; 0.173 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -380.745 ; 0.0   ; 0.0      ; 0.0     ; -200.192            ;
;  clk             ; -380.745 ; 0.000 ; N/A      ; N/A     ; -200.192            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2818     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2818     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 132   ; 132  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Sep 22 18:39:35 2025
Info: Command: quartus_sta UART_FPGA -c UART_FPGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.425            -380.745 clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -200.192 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.988            -345.944 clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -200.192 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.233             -92.806 clk 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -139.855 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4756 megabytes
    Info: Processing ended: Mon Sep 22 18:39:37 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


