5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd forever1.vcd -o forever1.cdd -v forever1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" forever1.v 1 20 1
2 1 5 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 3 830004 1 0 0 0 1 33 1102
1 b 3 30007 1 0 0 0 1 33 2
4 1 0 0
3 1 main.$u0 "main.$u0" forever1.v 0 9 1
2 2 6 50008 1 0 20004 0 0 1 36 0
2 3 6 10001 0 1 400 0 0 a
2 4 6 10008 1 37 11006 2 3
2 5 7 a000a 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 6 7 9000a 29 2c 22000a 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 7 110011 14 1 1c 0 0 a
2 8 7 100010 14 1b 2002c 7 0 1 34 1102
2 9 7 c000c 0 1 400 0 0 a
2 10 7 c0011 14 37 602e 8 9
4 10 6 6
4 6 10 0
4 4 6 6
3 1 main.$u1 "main.$u1" forever1.v 0 18 1
