// Seed: 1127367181
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd80,
    parameter id_5  = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15
);
  input wire _id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_15 : id_5] id_16;
  ;
  module_0 modCall_1 (id_8);
endmodule
