

================================================================
== Synthesis Summary Report of 'mmul'
================================================================
+ General Information: 
    * Date:           Fri Feb 17 16:27:31 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        mmul
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160t-fbg676-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |     Modules     | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |     & Loops     | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ mmul           |     -|  0.13|       81|  324.000|         -|       82|     -|        no|     -|  1 (~0%)|  301 (~0%)|  404 (~0%)|    -|
    | o row_col_prod  |     -|  2.92|       79|  316.000|         9|        1|    72|       yes|     -|        -|          -|          -|    -|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| a_address0 | 4        |
| a_q0       | 16       |
| b_address0 | 5        |
| b_q0       | 16       |
| c_address0 | 5        |
| c_d0       | 16       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------+
| Argument | Direction | Datatype                              |
+----------+-----------+---------------------------------------+
| a        | in        | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
| b        | in        | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
| c        | out       | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_we0        | port    |          |
| c        | c_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+------------+-----+--------+---------+
| + mmul                              | 1   |        |            |     |        |         |
|   add_ln8_1_fu_179_p2               | -   |        | add_ln8_1  | add | fabric | 0       |
|   add_ln8_fu_230_p2                 | -   |        | add_ln8    | add | fabric | 0       |
|   add_ln10_fu_275_p2                | -   |        | add_ln10   | add | fabric | 0       |
|   add_ln1317_fu_310_p2              | -   |        | add_ln1317 | add | fabric | 0       |
|   mac_muladd_16s_16s_16ns_16_4_1_U1 | 1   |        | mul_ln859  | mul | dsp48  | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U1 | 1   |        | acc_V      | add | dsp48  | 3       |
|   add_ln12_fu_328_p2                | -   |        | add_ln12   | add | fabric | 0       |
|   add_ln10_1_fu_197_p2              | -   |        | add_ln10_1 | add | fabric | 0       |
+-------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------------------------+
| Type     | Options | Location                                |
+----------+---------+-----------------------------------------+
| pipeline |         | mmul/solution2/directives.tcl:7 in mmul |
+----------+---------+-----------------------------------------+


