<p><a href="https://www.google.si/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwig_r3ymIToAhW9w4sBHWsMBJMQFjADegQICBAB&usg=AOvVaw3zVUkqS-CedPPmKzfpURNo">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.si/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwig_r3ymIToAhW9w4sBHWsMBJMQFjADegQICBAB&usg=AOvVaw3zVUkqS-CedPPmKzfpURNo">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.si/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwig_r3ymIToAhW9w4sBHWsMBJMQFjADegQICBAB&usg=AOvVaw3zVUkqS-CedPPmKzfpURNo">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.si/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwig_r3ymIToAhW9w4sBHWsMBJMQFjAJegQIBhAB&usg=AOvVaw3yA2GZPhDfhJkzx_nnGCju">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.si/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwig_r3ymIToAhW9w4sBHWsMBJMQFjAJegQIBhAB&usg=AOvVaw3yA2GZPhDfhJkzx_nnGCju">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.si/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwig_r3ymIToAhW9w4sBHWsMBJMQFjAJegQIBhAB&usg=AOvVaw3yA2GZPhDfhJkzx_nnGCju">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.bi/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiYpa6M9YfoAhVWrJ4KHbh8COkQFjADegQICBAB&usg=AOvVaw3iJ9NRDmBwA08JcMt_yBy_">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.bi/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiYpa6M9YfoAhVWrJ4KHbh8COkQFjADegQICBAB&usg=AOvVaw3iJ9NRDmBwA08JcMt_yBy_">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.bi/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiYpa6M9YfoAhVWrJ4KHbh8COkQFjADegQICBAB&usg=AOvVaw3iJ9NRDmBwA08JcMt_yBy_">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.bi/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiYpa6M9YfoAhVWrJ4KHbh8COkQFjAJegQIBRAB&usg=AOvVaw1KQzzR5pJfR-SIKUra_0BH">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.bi/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiYpa6M9YfoAhVWrJ4KHbh8COkQFjAJegQIBRAB&usg=AOvVaw1KQzzR5pJfR-SIKUra_0BH">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.bi/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiYpa6M9YfoAhVWrJ4KHbh8COkQFjAJegQIBRAB&usg=AOvVaw1KQzzR5pJfR-SIKUra_0BH">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjADegQICBAB&usg=AOvVaw1ulTSS-nquQM4Mhv2cWpmy">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjADegQICBAB&usg=AOvVaw1ulTSS-nquQM4Mhv2cWpmy">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjADegQICBAB&usg=AOvVaw1ulTSS-nquQM4Mhv2cWpmy">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjADegQICBAB&usg=AOvVaw1ulTSS-nquQM4Mhv2cWpmy">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjADegQICBAB&usg=AOvVaw1ulTSS-nquQM4Mhv2cWpmy">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjAJegQIAhAB&usg=AOvVaw09g3HXgfjBeFcNl9E_kAIE">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjAJegQIAhAB&usg=AOvVaw09g3HXgfjBeFcNl9E_kAIE">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjAJegQIAhAB&usg=AOvVaw09g3HXgfjBeFcNl9E_kAIE">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjAJegQIAhAB&usg=AOvVaw09g3HXgfjBeFcNl9E_kAIE">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
<p><a href="https://www.google.as/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidwq3Yn4noAhULHaYKHc0xAMYQFjAJegQIAhAB&usg=AOvVaw09g3HXgfjBeFcNl9E_kAIE">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farshid</a></p>
