vhdl xil_defaultlib "V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V01/BCD_teller_V01.srcs/sources_1/new/Teller.vhd"
vhdl xil_defaultlib "V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V01/BCD_teller_V01.srcs/sources_1/new/Segment.vhd"
vhdl xil_defaultlib "V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V01/BCD_teller_V01.srcs/sources_1/new/Scan_teller.vhd"
vhdl xil_defaultlib "V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V01/BCD_teller_V01.srcs/sources_1/new/MUX.vhd"
vhdl xil_defaultlib "V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V01/BCD_teller_V01.srcs/sources_1/new/DEMUX.vhd"
vhdl xil_defaultlib "V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V01/BCD_teller_V01.srcs/sources_1/new/8Digit_BCD_teller.vhd"
vhdl xil_defaultlib "V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V01/BCD_teller_V01.srcs/sim_1/new/TB_BCD_Teller.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
