package soc

import _ "unsafe"

const DPORT_PRO_BOOT_REMAP_V = 0x1
const DPORT_PRO_BOOT_REMAP_S = 0
const DPORT_APP_BOOT_REMAP_V = 0x1
const DPORT_APP_BOOT_REMAP_S = 0
const DPORT_ACCESS_CHECK_APP_V = 0x1
const DPORT_ACCESS_CHECK_APP_S = 8
const DPORT_ACCESS_CHECK_PRO_V = 0x1
const DPORT_ACCESS_CHECK_PRO_S = 0
const DPORT_PRODPORT_APB_MASK0 = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK0_V = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK0_S = 0
const DPORT_PRODPORT_APB_MASK1 = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK1_V = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK1_S = 0
const DPORT_APPDPORT_APB_MASK0 = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK0_V = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK0_S = 0
const DPORT_APPDPORT_APB_MASK1 = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK1_V = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK1_S = 0
const DPORT_PERI_CLK_EN = 0xFFFFFFFF
const DPORT_PERI_CLK_EN_V = 0xFFFFFFFF
const DPORT_PERI_CLK_EN_S = 0
const DPORT_PERI_RST_EN = 0xFFFFFFFF
const DPORT_PERI_RST_EN_V = 0xFFFFFFFF
const DPORT_PERI_RST_EN_S = 0
const DPORT_WIFI_BB_CFG = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_V = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_S = 0
const DPORT_WIFI_BB_CFG_2 = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_2_V = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_2_S = 0
const DPORT_APPCPU_RESETTING_V = 0x1
const DPORT_APPCPU_RESETTING_S = 0
const DPORT_APPCPU_CLKGATE_EN_V = 0x1
const DPORT_APPCPU_CLKGATE_EN_S = 0
const DPORT_APPCPU_RUNSTALL_V = 0x1
const DPORT_APPCPU_RUNSTALL_S = 0
const DPORT_APPCPU_BOOT_ADDR = 0xFFFFFFFF
const DPORT_APPCPU_BOOT_ADDR_V = 0xFFFFFFFF
const DPORT_APPCPU_BOOT_ADDR_S = 0
const DPORT_FAST_CLK_RTC_SEL_V = 0x1
const DPORT_FAST_CLK_RTC_SEL_S = 3
const DPORT_LOWSPEED_CLK_SEL_V = 0x1
const DPORT_LOWSPEED_CLK_SEL_S = 2
const DPORT_CPUPERIOD_SEL = 0x00000003
const DPORT_CPUPERIOD_SEL_V = 0x3
const DPORT_CPUPERIOD_SEL_S = 0
const DPORT_PRO_DRAM_HL_V = 0x1
const DPORT_PRO_DRAM_HL_S = 16
const DPORT_SLAVE_REQ_V = 0x1
const DPORT_SLAVE_REQ_S = 15
const DPORT_AHB_SPI_REQ_V = 0x1
const DPORT_AHB_SPI_REQ_S = 14
const DPORT_PRO_SLAVE_REQ_V = 0x1
const DPORT_PRO_SLAVE_REQ_S = 13
const DPORT_PRO_AHB_SPI_REQ_V = 0x1
const DPORT_PRO_AHB_SPI_REQ_S = 12
const DPORT_PRO_DRAM_SPLIT_V = 0x1
const DPORT_PRO_DRAM_SPLIT_S = 11
const DPORT_PRO_SINGLE_IRAM_ENA_V = 0x1
const DPORT_PRO_SINGLE_IRAM_ENA_S = 10
const DPORT_PRO_CACHE_LOCK_3_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_3_EN_S = 9
const DPORT_PRO_CACHE_LOCK_2_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_2_EN_S = 8
const DPORT_PRO_CACHE_LOCK_1_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_1_EN_S = 7
const DPORT_PRO_CACHE_LOCK_0_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_0_EN_S = 6
const DPORT_PRO_CACHE_FLUSH_DONE_V = 0x1
const DPORT_PRO_CACHE_FLUSH_DONE_S = 5
const DPORT_PRO_CACHE_FLUSH_ENA_V = 0x1
const DPORT_PRO_CACHE_FLUSH_ENA_S = 4
const DPORT_PRO_CACHE_ENABLE_V = 0x1
const DPORT_PRO_CACHE_ENABLE_S = 3
const DPORT_PRO_CACHE_MODE_V = 0x1
const DPORT_PRO_CACHE_MODE_S = 2
const DPORT_PRO_CACHE_MMU_IA_CLR_V = 0x1
const DPORT_PRO_CACHE_MMU_IA_CLR_S = 13
const DPORT_PRO_CMMU_PD_V = 0x1
const DPORT_PRO_CMMU_PD_S = 12
const DPORT_PRO_CMMU_FORCE_ON_V = 0x1
const DPORT_PRO_CMMU_FORCE_ON_S = 11
const DPORT_PRO_CMMU_FLASH_PAGE_MODE = 0x00000003
const DPORT_PRO_CMMU_FLASH_PAGE_MODE_V = 0x3
const DPORT_PRO_CMMU_FLASH_PAGE_MODE_S = 9
const DPORT_PRO_CMMU_SRAM_PAGE_MODE = 0x00000007
const DPORT_PRO_CMMU_SRAM_PAGE_MODE_V = 0x7
const DPORT_PRO_CMMU_SRAM_PAGE_MODE_S = 6
const DPORT_PRO_CACHE_MASK_OPSDRAM_V = 0x1
const DPORT_PRO_CACHE_MASK_OPSDRAM_S = 5
const DPORT_PRO_CACHE_MASK_DROM0_V = 0x1
const DPORT_PRO_CACHE_MASK_DROM0_S = 4
const DPORT_PRO_CACHE_MASK_DRAM1_V = 0x1
const DPORT_PRO_CACHE_MASK_DRAM1_S = 3
const DPORT_PRO_CACHE_MASK_IROM0_V = 0x1
const DPORT_PRO_CACHE_MASK_IROM0_S = 2
const DPORT_PRO_CACHE_MASK_IRAM1_V = 0x1
const DPORT_PRO_CACHE_MASK_IRAM1_S = 1
const DPORT_PRO_CACHE_MASK_IRAM0_V = 0x1
const DPORT_PRO_CACHE_MASK_IRAM0_S = 0
const DPORT_PRO_CACHE_LOCK_0_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_0_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_0_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_0_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_0_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_0_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_0_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_0_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_0_ADDR_PRE_S = 0
const DPORT_PRO_CACHE_LOCK_1_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_1_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_1_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_1_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_1_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_1_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_1_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_1_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_1_ADDR_PRE_S = 0
const DPORT_PRO_CACHE_LOCK_2_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_2_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_2_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_2_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_2_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_2_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_2_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_2_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_2_ADDR_PRE_S = 0
const DPORT_PRO_CACHE_LOCK_3_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_3_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_3_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_3_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_3_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_3_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_3_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_3_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_3_ADDR_PRE_S = 0
const DPORT_APP_DRAM_HL_V = 0x1
const DPORT_APP_DRAM_HL_S = 14
const DPORT_APP_SLAVE_REQ_V = 0x1
const DPORT_APP_SLAVE_REQ_S = 13
const DPORT_APP_AHB_SPI_REQ_V = 0x1
const DPORT_APP_AHB_SPI_REQ_S = 12
const DPORT_APP_DRAM_SPLIT_V = 0x1
const DPORT_APP_DRAM_SPLIT_S = 11
const DPORT_APP_SINGLE_IRAM_ENA_V = 0x1
const DPORT_APP_SINGLE_IRAM_ENA_S = 10
const DPORT_APP_CACHE_LOCK_3_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_3_EN_S = 9
const DPORT_APP_CACHE_LOCK_2_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_2_EN_S = 8
const DPORT_APP_CACHE_LOCK_1_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_1_EN_S = 7
const DPORT_APP_CACHE_LOCK_0_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_0_EN_S = 6
const DPORT_APP_CACHE_FLUSH_DONE_V = 0x1
const DPORT_APP_CACHE_FLUSH_DONE_S = 5
const DPORT_APP_CACHE_FLUSH_ENA_V = 0x1
const DPORT_APP_CACHE_FLUSH_ENA_S = 4
const DPORT_APP_CACHE_ENABLE_V = 0x1
const DPORT_APP_CACHE_ENABLE_S = 3
const DPORT_APP_CACHE_MODE_V = 0x1
const DPORT_APP_CACHE_MODE_S = 2
const DPORT_APP_CACHE_MMU_IA_CLR_V = 0x1
const DPORT_APP_CACHE_MMU_IA_CLR_S = 13
const DPORT_APP_CMMU_PD_V = 0x1
const DPORT_APP_CMMU_PD_S = 12
const DPORT_APP_CMMU_FORCE_ON_V = 0x1
const DPORT_APP_CMMU_FORCE_ON_S = 11
const DPORT_APP_CMMU_FLASH_PAGE_MODE = 0x00000003
const DPORT_APP_CMMU_FLASH_PAGE_MODE_V = 0x3
const DPORT_APP_CMMU_FLASH_PAGE_MODE_S = 9
const DPORT_APP_CMMU_SRAM_PAGE_MODE = 0x00000007
const DPORT_APP_CMMU_SRAM_PAGE_MODE_V = 0x7
const DPORT_APP_CMMU_SRAM_PAGE_MODE_S = 6
const DPORT_APP_CACHE_MASK_OPSDRAM_V = 0x1
const DPORT_APP_CACHE_MASK_OPSDRAM_S = 5
const DPORT_APP_CACHE_MASK_DROM0_V = 0x1
const DPORT_APP_CACHE_MASK_DROM0_S = 4
const DPORT_APP_CACHE_MASK_DRAM1_V = 0x1
const DPORT_APP_CACHE_MASK_DRAM1_S = 3
const DPORT_APP_CACHE_MASK_IROM0_V = 0x1
const DPORT_APP_CACHE_MASK_IROM0_S = 2
const DPORT_APP_CACHE_MASK_IRAM1_V = 0x1
const DPORT_APP_CACHE_MASK_IRAM1_S = 1
const DPORT_APP_CACHE_MASK_IRAM0_V = 0x1
const DPORT_APP_CACHE_MASK_IRAM0_S = 0
const DPORT_APP_CACHE_LOCK_0_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_0_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_0_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_0_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_0_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_0_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_0_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_0_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_0_ADDR_PRE_S = 0
const DPORT_APP_CACHE_LOCK_1_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_1_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_1_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_1_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_1_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_1_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_1_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_1_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_1_ADDR_PRE_S = 0
const DPORT_APP_CACHE_LOCK_2_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_2_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_2_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_2_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_2_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_2_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_2_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_2_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_2_ADDR_PRE_S = 0
const DPORT_APP_CACHE_LOCK_3_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_3_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_3_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_3_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_3_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_3_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_3_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_3_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_3_ADDR_PRE_S = 0
const DPORT_TRACEMEM_MUX_MODE = 0x00000003
const DPORT_TRACEMEM_MUX_MODE_V = 0x3
const DPORT_TRACEMEM_MUX_MODE_S = 0
const DPORT_PRO_TRACEMEM_ENA_V = 0x1
const DPORT_PRO_TRACEMEM_ENA_S = 0
const DPORT_APP_TRACEMEM_ENA_V = 0x1
const DPORT_APP_TRACEMEM_ENA_S = 0
const DPORT_CACHE_MUX_MODE = 0x00000003
const DPORT_CACHE_MUX_MODE_V = 0x3
const DPORT_CACHE_MUX_MODE_S = 0
const DPORT_IMMU_PAGE_MODE = 0x00000003
const DPORT_IMMU_PAGE_MODE_V = 0x3
const DPORT_IMMU_PAGE_MODE_S = 1
const DPORT_INTERNAL_SRAM_IMMU_ENA_V = 0x1
const DPORT_INTERNAL_SRAM_IMMU_ENA_S = 0
const DPORT_DMMU_PAGE_MODE = 0x00000003
const DPORT_DMMU_PAGE_MODE_V = 0x3
const DPORT_DMMU_PAGE_MODE_S = 1
const DPORT_INTERNAL_SRAM_DMMU_ENA_V = 0x1
const DPORT_INTERNAL_SRAM_DMMU_ENA_S = 0
const DPORT_APP_ROM_MPU_ENA_V = 0x1
const DPORT_APP_ROM_MPU_ENA_S = 2
const DPORT_PRO_ROM_MPU_ENA_V = 0x1
const DPORT_PRO_ROM_MPU_ENA_S = 1
const DPORT_SHARE_ROM_MPU_ENA_V = 0x1
const DPORT_SHARE_ROM_MPU_ENA_S = 0
const DPORT_LSLP_MEM_PD_MASK_V = 0x1
const DPORT_LSLP_MEM_PD_MASK_S = 0
const DPORT_SHARE_ROM_PD = 0x0000003F
const DPORT_SHARE_ROM_PD_V = 0x3F
const DPORT_SHARE_ROM_PD_S = 2
const DPORT_APP_ROM_PD_V = 0x1
const DPORT_APP_ROM_PD_S = 1
const DPORT_PRO_ROM_PD_V = 0x1
const DPORT_PRO_ROM_PD_S = 0
const DPORT_SHARE_ROM_FO = 0x0000003F
const DPORT_SHARE_ROM_FO_V = 0x3F
const DPORT_SHARE_ROM_FO_S = 2
const DPORT_APP_ROM_FO_V = 0x1
const DPORT_APP_ROM_FO_S = 1
const DPORT_PRO_ROM_FO_V = 0x1
const DPORT_PRO_ROM_FO_S = 0
const DPORT_SRAM_PD_0 = 0xFFFFFFFF
const DPORT_SRAM_PD_0_V = 0xFFFFFFFF
const DPORT_SRAM_PD_0_S = 0
const DPORT_SRAM_PD_1_V = 0x1
const DPORT_SRAM_PD_1_S = 0
const DPORT_SRAM_FO_0 = 0xFFFFFFFF
const DPORT_SRAM_FO_0_V = 0xFFFFFFFF
const DPORT_SRAM_FO_0_S = 0
const DPORT_SRAM_FO_1_V = 0x1
const DPORT_SRAM_FO_1_S = 0
const DPORT_MAC_DUMP_MODE = 0x00000003
const DPORT_MAC_DUMP_MODE_V = 0x3
const DPORT_MAC_DUMP_MODE_S = 5
const DPORT_MASK_AHB_V = 0x1
const DPORT_MASK_AHB_S = 4
const DPORT_MASK_APP_DRAM_V = 0x1
const DPORT_MASK_APP_DRAM_S = 3
const DPORT_MASK_PRO_DRAM_V = 0x1
const DPORT_MASK_PRO_DRAM_S = 2
const DPORT_MASK_APP_IRAM_V = 0x1
const DPORT_MASK_APP_IRAM_S = 1
const DPORT_MASK_PRO_IRAM_V = 0x1
const DPORT_MASK_PRO_IRAM_S = 0
const DPORT_APP_CACHE_TAG_PD_V = 0x1
const DPORT_APP_CACHE_TAG_PD_S = 9
const DPORT_APP_CACHE_TAG_FORCE_ON_V = 0x1
const DPORT_APP_CACHE_TAG_FORCE_ON_S = 8
const DPORT_PRO_CACHE_TAG_PD_V = 0x1
const DPORT_PRO_CACHE_TAG_PD_S = 1
const DPORT_PRO_CACHE_TAG_FORCE_ON_V = 0x1
const DPORT_PRO_CACHE_TAG_FORCE_ON_S = 0
const DPORT_AHB_LITE_SDHOST_PID_REG = 0x00000007
const DPORT_AHB_LITE_SDHOST_PID_REG_V = 0x7
const DPORT_AHB_LITE_SDHOST_PID_REG_S = 11
const DPORT_AHB_LITE_MASK_APPDPORT_V = 0x1
const DPORT_AHB_LITE_MASK_APPDPORT_S = 10
const DPORT_AHB_LITE_MASK_PRODPORT_V = 0x1
const DPORT_AHB_LITE_MASK_PRODPORT_S = 9
const DPORT_AHB_LITE_MASK_SDIO_V = 0x1
const DPORT_AHB_LITE_MASK_SDIO_S = 8
const DPORT_AHB_LITE_MASK_APP_V = 0x1
const DPORT_AHB_LITE_MASK_APP_S = 4
const DPORT_AHB_LITE_MASK_PRO_V = 0x1
const DPORT_AHB_LITE_MASK_PRO_S = 0
const DPORT_AHB_ACCESS_GRANT_0 = 0xFFFFFFFF
const DPORT_AHB_ACCESS_GRANT_0_V = 0xFFFFFFFF
const DPORT_AHB_ACCESS_GRANT_0_S = 0
const DPORT_AHB_ACCESS_GRANT_1 = 0x000001FF
const DPORT_AHB_ACCESS_GRANT_1_V = 0x1FF
const DPORT_AHB_ACCESS_GRANT_1_S = 0
const DPORT_LINK_DEVICE_SEL = 0x000000FF
const DPORT_LINK_DEVICE_SEL_V = 0xFF
const DPORT_LINK_DEVICE_SEL_S = 8
const DPORT_PERI_IO_SWAP = 0x000000FF
const DPORT_PERI_IO_SWAP_V = 0xFF
const DPORT_PERI_IO_SWAP_S = 0
const DPORT_PERIP_CLK_EN = 0xFFFFFFFF
const DPORT_PERIP_CLK_EN_V = 0xFFFFFFFF
const DPORT_PERIP_CLK_EN_S = 0
const DPORT_PERIP_RST = 0xFFFFFFFF
const DPORT_PERIP_RST_V = 0xFFFFFFFF
const DPORT_PERIP_RST_S = 0
const DPORT_SPI_DECRYPT_ENABLE_V = 0x1
const DPORT_SPI_DECRYPT_ENABLE_S = 12
const DPORT_SPI_ENCRYPT_ENABLE_V = 0x1
const DPORT_SPI_ENCRYPT_ENABLE_S = 8
const DPORT_SLAVE_SPI_MASK_APP_V = 0x1
const DPORT_SLAVE_SPI_MASK_APP_S = 4
const DPORT_SLAVE_SPI_MASK_PRO_V = 0x1
const DPORT_SLAVE_SPI_MASK_PRO_S = 0
const DPORT_WIFI_CLK_EN = 0xFFFFFFFF
const DPORT_WIFI_CLK_EN_V = 0xFFFFFFFF
const DPORT_WIFI_CLK_EN_S = 0
const DPORT_WIFI_CLK_WIFI_EN = 0x00000406
const DPORT_WIFI_CLK_WIFI_EN_V = 0x406
const DPORT_WIFI_CLK_WIFI_EN_S = 0
const DPORT_WIFI_CLK_BT_EN = 0x61
const DPORT_WIFI_CLK_BT_EN_V = 0x61
const DPORT_WIFI_CLK_BT_EN_S = 11
const DPORT_WIFI_CLK_WIFI_BT_COMMON_M = 0x000003c9
const DPORT_BTEXTWAKEUP_REQ_V = 0x1
const DPORT_BTEXTWAKEUP_REQ_S = 12
const DPORT_BT_LPCK_DIV_NUM = 0x00000FFF
const DPORT_BT_LPCK_DIV_NUM_V = 0xFFF
const DPORT_BT_LPCK_DIV_NUM_S = 0
const DPORT_LPCLK_SEL_XTAL32K_V = 0x1
const DPORT_LPCLK_SEL_XTAL32K_S = 27
const DPORT_LPCLK_SEL_XTAL_V = 0x1
const DPORT_LPCLK_SEL_XTAL_S = 26
const DPORT_LPCLK_SEL_8M_V = 0x1
const DPORT_LPCLK_SEL_8M_S = 25
const DPORT_LPCLK_SEL_RTC_SLOW_V = 0x1
const DPORT_LPCLK_SEL_RTC_SLOW_S = 24
const DPORT_BT_LPCK_DIV_A = 0x00000FFF
const DPORT_BT_LPCK_DIV_A_V = 0xFFF
const DPORT_BT_LPCK_DIV_A_S = 12
const DPORT_BT_LPCK_DIV_B = 0x00000FFF
const DPORT_BT_LPCK_DIV_B_V = 0xFFF
const DPORT_BT_LPCK_DIV_B_S = 0
const DPORT_CPU_INTR_FROM_CPU_0_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_0_S = 0
const DPORT_CPU_INTR_FROM_CPU_1_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_1_S = 0
const DPORT_CPU_INTR_FROM_CPU_2_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_2_S = 0
const DPORT_CPU_INTR_FROM_CPU_3_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_3_S = 0
const DPORT_PRO_INTR_STATUS_0 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_0_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_0_S = 0
const DPORT_PRO_INTR_STATUS_1 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_1_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_1_S = 0
const DPORT_PRO_INTR_STATUS_2 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_2_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_2_S = 0
const DPORT_APP_INTR_STATUS_0 = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_0_V = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_0_S = 0
const DPORT_APP_INTR_STATUS_1 = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_1_V = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_1_S = 0
const DPORT_APP_INTR_STATUS_2 = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_2_V = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_2_S = 0
const DPORT_PRO_MAC_INTR_MAP = 0x0000001F
const DPORT_PRO_MAC_INTR_MAP_V = 0x1F
const DPORT_PRO_MAC_INTR_MAP_S = 0
const DPORT_PRO_MAC_NMI_MAP = 0x0000001F
const DPORT_PRO_MAC_NMI_MAP_V = 0x1F
const DPORT_PRO_MAC_NMI_MAP_S = 0
const DPORT_PRO_BB_INT_MAP = 0x0000001F
const DPORT_PRO_BB_INT_MAP_V = 0x1F
const DPORT_PRO_BB_INT_MAP_S = 0
const DPORT_PRO_BT_MAC_INT_MAP = 0x0000001F
const DPORT_PRO_BT_MAC_INT_MAP_V = 0x1F
const DPORT_PRO_BT_MAC_INT_MAP_S = 0
const DPORT_PRO_BT_BB_INT_MAP = 0x0000001F
const DPORT_PRO_BT_BB_INT_MAP_V = 0x1F
const DPORT_PRO_BT_BB_INT_MAP_S = 0
const DPORT_PRO_BT_BB_NMI_MAP = 0x0000001F
const DPORT_PRO_BT_BB_NMI_MAP_V = 0x1F
const DPORT_PRO_BT_BB_NMI_MAP_S = 0
const DPORT_PRO_RWBT_IRQ_MAP = 0x0000001F
const DPORT_PRO_RWBT_IRQ_MAP_V = 0x1F
const DPORT_PRO_RWBT_IRQ_MAP_S = 0
const DPORT_PRO_RWBLE_IRQ_MAP = 0x0000001F
const DPORT_PRO_RWBLE_IRQ_MAP_V = 0x1F
const DPORT_PRO_RWBLE_IRQ_MAP_S = 0
const DPORT_PRO_RWBT_NMI_MAP = 0x0000001F
const DPORT_PRO_RWBT_NMI_MAP_V = 0x1F
const DPORT_PRO_RWBT_NMI_MAP_S = 0
const DPORT_PRO_RWBLE_NMI_MAP = 0x0000001F
const DPORT_PRO_RWBLE_NMI_MAP_V = 0x1F
const DPORT_PRO_RWBLE_NMI_MAP_S = 0
const DPORT_PRO_SLC0_INTR_MAP = 0x0000001F
const DPORT_PRO_SLC0_INTR_MAP_V = 0x1F
const DPORT_PRO_SLC0_INTR_MAP_S = 0
const DPORT_PRO_SLC1_INTR_MAP = 0x0000001F
const DPORT_PRO_SLC1_INTR_MAP_V = 0x1F
const DPORT_PRO_SLC1_INTR_MAP_S = 0
const DPORT_PRO_UHCI0_INTR_MAP = 0x0000001F
const DPORT_PRO_UHCI0_INTR_MAP_V = 0x1F
const DPORT_PRO_UHCI0_INTR_MAP_S = 0
const DPORT_PRO_UHCI1_INTR_MAP = 0x0000001F
const DPORT_PRO_UHCI1_INTR_MAP_V = 0x1F
const DPORT_PRO_UHCI1_INTR_MAP_S = 0
const DPORT_PRO_TG_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T0_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T1_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_GPIO_INTERRUPT_PRO_MAP = 0x0000001F
const DPORT_PRO_GPIO_INTERRUPT_PRO_MAP_V = 0x1F
const DPORT_PRO_GPIO_INTERRUPT_PRO_MAP_S = 0
const DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP = 0x0000001F
const DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP_V = 0x1F
const DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP_S = 0
const DPORT_PRO_SPI_INTR_0_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_0_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_0_MAP_S = 0
const DPORT_PRO_SPI_INTR_1_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_1_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_1_MAP_S = 0
const DPORT_PRO_SPI_INTR_2_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_2_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_2_MAP_S = 0
const DPORT_PRO_SPI_INTR_3_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_3_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_3_MAP_S = 0
const DPORT_PRO_I2S0_INT_MAP = 0x0000001F
const DPORT_PRO_I2S0_INT_MAP_V = 0x1F
const DPORT_PRO_I2S0_INT_MAP_S = 0
const DPORT_PRO_I2S1_INT_MAP = 0x0000001F
const DPORT_PRO_I2S1_INT_MAP_V = 0x1F
const DPORT_PRO_I2S1_INT_MAP_S = 0
const DPORT_PRO_UART_INTR_MAP = 0x0000001F
const DPORT_PRO_UART_INTR_MAP_V = 0x1F
const DPORT_PRO_UART_INTR_MAP_S = 0
const DPORT_PRO_UART1_INTR_MAP = 0x0000001F
const DPORT_PRO_UART1_INTR_MAP_V = 0x1F
const DPORT_PRO_UART1_INTR_MAP_S = 0
const DPORT_PRO_UART2_INTR_MAP = 0x0000001F
const DPORT_PRO_UART2_INTR_MAP_V = 0x1F
const DPORT_PRO_UART2_INTR_MAP_S = 0
const DPORT_PRO_SDIO_HOST_INTERRUPT_MAP = 0x0000001F
const DPORT_PRO_SDIO_HOST_INTERRUPT_MAP_V = 0x1F
const DPORT_PRO_SDIO_HOST_INTERRUPT_MAP_S = 0
const DPORT_PRO_EMAC_INT_MAP = 0x0000001F
const DPORT_PRO_EMAC_INT_MAP_V = 0x1F
const DPORT_PRO_EMAC_INT_MAP_S = 0
const DPORT_PRO_PWM0_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM0_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM0_INTR_MAP_S = 0
const DPORT_PRO_PWM1_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM1_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM1_INTR_MAP_S = 0
const DPORT_PRO_PWM2_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM2_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM2_INTR_MAP_S = 0
const DPORT_PRO_PWM3_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM3_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM3_INTR_MAP_S = 0
const DPORT_PRO_LEDC_INT_MAP = 0x0000001F
const DPORT_PRO_LEDC_INT_MAP_V = 0x1F
const DPORT_PRO_LEDC_INT_MAP_S = 0
const DPORT_PRO_EFUSE_INT_MAP = 0x0000001F
const DPORT_PRO_EFUSE_INT_MAP_V = 0x1F
const DPORT_PRO_EFUSE_INT_MAP_S = 0
const DPORT_PRO_CAN_INT_MAP = 0x0000001F
const DPORT_PRO_CAN_INT_MAP_V = 0x1F
const DPORT_PRO_CAN_INT_MAP_S = 0
const DPORT_PRO_RTC_CORE_INTR_MAP = 0x0000001F
const DPORT_PRO_RTC_CORE_INTR_MAP_V = 0x1F
const DPORT_PRO_RTC_CORE_INTR_MAP_S = 0
const DPORT_PRO_RMT_INTR_MAP = 0x0000001F
const DPORT_PRO_RMT_INTR_MAP_V = 0x1F
const DPORT_PRO_RMT_INTR_MAP_S = 0
const DPORT_PRO_PCNT_INTR_MAP = 0x0000001F
const DPORT_PRO_PCNT_INTR_MAP_V = 0x1F
const DPORT_PRO_PCNT_INTR_MAP_S = 0
const DPORT_PRO_I2C_EXT0_INTR_MAP = 0x0000001F
const DPORT_PRO_I2C_EXT0_INTR_MAP_V = 0x1F
const DPORT_PRO_I2C_EXT0_INTR_MAP_S = 0
const DPORT_PRO_I2C_EXT1_INTR_MAP = 0x0000001F
const DPORT_PRO_I2C_EXT1_INTR_MAP_V = 0x1F
const DPORT_PRO_I2C_EXT1_INTR_MAP_S = 0
const DPORT_PRO_RSA_INTR_MAP = 0x0000001F
const DPORT_PRO_RSA_INTR_MAP_V = 0x1F
const DPORT_PRO_RSA_INTR_MAP_S = 0
const DPORT_PRO_SPI1_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI1_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI1_DMA_INT_MAP_S = 0
const DPORT_PRO_SPI2_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI2_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI2_DMA_INT_MAP_S = 0
const DPORT_PRO_SPI3_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI3_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI3_DMA_INT_MAP_S = 0
const DPORT_PRO_WDG_INT_MAP = 0x0000001F
const DPORT_PRO_WDG_INT_MAP_V = 0x1F
const DPORT_PRO_WDG_INT_MAP_S = 0
const DPORT_PRO_TIMER_INT1_MAP = 0x0000001F
const DPORT_PRO_TIMER_INT1_MAP_V = 0x1F
const DPORT_PRO_TIMER_INT1_MAP_S = 0
const DPORT_PRO_TIMER_INT2_MAP = 0x0000001F
const DPORT_PRO_TIMER_INT2_MAP_V = 0x1F
const DPORT_PRO_TIMER_INT2_MAP_S = 0
const DPORT_PRO_TG_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T0_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T1_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_WDT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_LACT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T0_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T1_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP_S = 0
const DPORT_PRO_MMU_IA_INT_MAP = 0x0000001F
const DPORT_PRO_MMU_IA_INT_MAP_V = 0x1F
const DPORT_PRO_MMU_IA_INT_MAP_S = 0
const DPORT_PRO_MPU_IA_INT_MAP = 0x0000001F
const DPORT_PRO_MPU_IA_INT_MAP_V = 0x1F
const DPORT_PRO_MPU_IA_INT_MAP_S = 0
const DPORT_PRO_CACHE_IA_INT_MAP = 0x0000001F
const DPORT_PRO_CACHE_IA_INT_MAP_V = 0x1F
const DPORT_PRO_CACHE_IA_INT_MAP_S = 0
const DPORT_APP_MAC_INTR_MAP = 0x0000001F
const DPORT_APP_MAC_INTR_MAP_V = 0x1F
const DPORT_APP_MAC_INTR_MAP_S = 0
const DPORT_APP_MAC_NMI_MAP = 0x0000001F
const DPORT_APP_MAC_NMI_MAP_V = 0x1F
const DPORT_APP_MAC_NMI_MAP_S = 0
const DPORT_APP_BB_INT_MAP = 0x0000001F
const DPORT_APP_BB_INT_MAP_V = 0x1F
const DPORT_APP_BB_INT_MAP_S = 0
const DPORT_APP_BT_MAC_INT_MAP = 0x0000001F
const DPORT_APP_BT_MAC_INT_MAP_V = 0x1F
const DPORT_APP_BT_MAC_INT_MAP_S = 0
const DPORT_APP_BT_BB_INT_MAP = 0x0000001F
const DPORT_APP_BT_BB_INT_MAP_V = 0x1F
const DPORT_APP_BT_BB_INT_MAP_S = 0
const DPORT_APP_BT_BB_NMI_MAP = 0x0000001F
const DPORT_APP_BT_BB_NMI_MAP_V = 0x1F
const DPORT_APP_BT_BB_NMI_MAP_S = 0
const DPORT_APP_RWBT_IRQ_MAP = 0x0000001F
const DPORT_APP_RWBT_IRQ_MAP_V = 0x1F
const DPORT_APP_RWBT_IRQ_MAP_S = 0
const DPORT_APP_RWBLE_IRQ_MAP = 0x0000001F
const DPORT_APP_RWBLE_IRQ_MAP_V = 0x1F
const DPORT_APP_RWBLE_IRQ_MAP_S = 0
const DPORT_APP_RWBT_NMI_MAP = 0x0000001F
const DPORT_APP_RWBT_NMI_MAP_V = 0x1F
const DPORT_APP_RWBT_NMI_MAP_S = 0
const DPORT_APP_RWBLE_NMI_MAP = 0x0000001F
const DPORT_APP_RWBLE_NMI_MAP_V = 0x1F
const DPORT_APP_RWBLE_NMI_MAP_S = 0
const DPORT_APP_SLC0_INTR_MAP = 0x0000001F
const DPORT_APP_SLC0_INTR_MAP_V = 0x1F
const DPORT_APP_SLC0_INTR_MAP_S = 0
const DPORT_APP_SLC1_INTR_MAP = 0x0000001F
const DPORT_APP_SLC1_INTR_MAP_V = 0x1F
const DPORT_APP_SLC1_INTR_MAP_S = 0
const DPORT_APP_UHCI0_INTR_MAP = 0x0000001F
const DPORT_APP_UHCI0_INTR_MAP_V = 0x1F
const DPORT_APP_UHCI0_INTR_MAP_S = 0
const DPORT_APP_UHCI1_INTR_MAP = 0x0000001F
const DPORT_APP_UHCI1_INTR_MAP_V = 0x1F
const DPORT_APP_UHCI1_INTR_MAP_S = 0
const DPORT_APP_TG_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_T0_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_T1_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_WDT_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_LACT_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T0_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T1_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_WDT_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_LACT_LEVEL_INT_MAP_S = 0
const DPORT_APP_GPIO_INTERRUPT_APP_MAP = 0x0000001F
const DPORT_APP_GPIO_INTERRUPT_APP_MAP_V = 0x1F
const DPORT_APP_GPIO_INTERRUPT_APP_MAP_S = 0
const DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP = 0x0000001F
const DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP_V = 0x1F
const DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_0_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_0_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_0_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_1_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_1_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_1_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_2_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_2_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_2_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_3_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_3_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_3_MAP_S = 0
const DPORT_APP_SPI_INTR_0_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_0_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_0_MAP_S = 0
const DPORT_APP_SPI_INTR_1_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_1_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_1_MAP_S = 0
const DPORT_APP_SPI_INTR_2_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_2_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_2_MAP_S = 0
const DPORT_APP_SPI_INTR_3_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_3_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_3_MAP_S = 0
const DPORT_APP_I2S0_INT_MAP = 0x0000001F
const DPORT_APP_I2S0_INT_MAP_V = 0x1F
const DPORT_APP_I2S0_INT_MAP_S = 0
const DPORT_APP_I2S1_INT_MAP = 0x0000001F
const DPORT_APP_I2S1_INT_MAP_V = 0x1F
const DPORT_APP_I2S1_INT_MAP_S = 0
const DPORT_APP_UART_INTR_MAP = 0x0000001F
const DPORT_APP_UART_INTR_MAP_V = 0x1F
const DPORT_APP_UART_INTR_MAP_S = 0
const DPORT_APP_UART1_INTR_MAP = 0x0000001F
const DPORT_APP_UART1_INTR_MAP_V = 0x1F
const DPORT_APP_UART1_INTR_MAP_S = 0
const DPORT_APP_UART2_INTR_MAP = 0x0000001F
const DPORT_APP_UART2_INTR_MAP_V = 0x1F
const DPORT_APP_UART2_INTR_MAP_S = 0
const DPORT_APP_SDIO_HOST_INTERRUPT_MAP = 0x0000001F
const DPORT_APP_SDIO_HOST_INTERRUPT_MAP_V = 0x1F
const DPORT_APP_SDIO_HOST_INTERRUPT_MAP_S = 0
const DPORT_APP_EMAC_INT_MAP = 0x0000001F
const DPORT_APP_EMAC_INT_MAP_V = 0x1F
const DPORT_APP_EMAC_INT_MAP_S = 0
const DPORT_APP_PWM0_INTR_MAP = 0x0000001F
const DPORT_APP_PWM0_INTR_MAP_V = 0x1F
const DPORT_APP_PWM0_INTR_MAP_S = 0
const DPORT_APP_PWM1_INTR_MAP = 0x0000001F
const DPORT_APP_PWM1_INTR_MAP_V = 0x1F
const DPORT_APP_PWM1_INTR_MAP_S = 0
const DPORT_APP_PWM2_INTR_MAP = 0x0000001F
const DPORT_APP_PWM2_INTR_MAP_V = 0x1F
const DPORT_APP_PWM2_INTR_MAP_S = 0
const DPORT_APP_PWM3_INTR_MAP = 0x0000001F
const DPORT_APP_PWM3_INTR_MAP_V = 0x1F
const DPORT_APP_PWM3_INTR_MAP_S = 0
const DPORT_APP_LEDC_INT_MAP = 0x0000001F
const DPORT_APP_LEDC_INT_MAP_V = 0x1F
const DPORT_APP_LEDC_INT_MAP_S = 0
const DPORT_APP_EFUSE_INT_MAP = 0x0000001F
const DPORT_APP_EFUSE_INT_MAP_V = 0x1F
const DPORT_APP_EFUSE_INT_MAP_S = 0
const DPORT_APP_CAN_INT_MAP = 0x0000001F
const DPORT_APP_CAN_INT_MAP_V = 0x1F
const DPORT_APP_CAN_INT_MAP_S = 0
const DPORT_APP_RTC_CORE_INTR_MAP = 0x0000001F
const DPORT_APP_RTC_CORE_INTR_MAP_V = 0x1F
const DPORT_APP_RTC_CORE_INTR_MAP_S = 0
const DPORT_APP_RMT_INTR_MAP = 0x0000001F
const DPORT_APP_RMT_INTR_MAP_V = 0x1F
const DPORT_APP_RMT_INTR_MAP_S = 0
const DPORT_APP_PCNT_INTR_MAP = 0x0000001F
const DPORT_APP_PCNT_INTR_MAP_V = 0x1F
const DPORT_APP_PCNT_INTR_MAP_S = 0
const DPORT_APP_I2C_EXT0_INTR_MAP = 0x0000001F
const DPORT_APP_I2C_EXT0_INTR_MAP_V = 0x1F
const DPORT_APP_I2C_EXT0_INTR_MAP_S = 0
const DPORT_APP_I2C_EXT1_INTR_MAP = 0x0000001F
const DPORT_APP_I2C_EXT1_INTR_MAP_V = 0x1F
const DPORT_APP_I2C_EXT1_INTR_MAP_S = 0
const DPORT_APP_RSA_INTR_MAP = 0x0000001F
const DPORT_APP_RSA_INTR_MAP_V = 0x1F
const DPORT_APP_RSA_INTR_MAP_S = 0
const DPORT_APP_SPI1_DMA_INT_MAP = 0x0000001F
const DPORT_APP_SPI1_DMA_INT_MAP_V = 0x1F
const DPORT_APP_SPI1_DMA_INT_MAP_S = 0
const DPORT_APP_SPI2_DMA_INT_MAP = 0x0000001F
const DPORT_APP_SPI2_DMA_INT_MAP_V = 0x1F
const DPORT_APP_SPI2_DMA_INT_MAP_S = 0
const DPORT_APP_SPI3_DMA_INT_MAP = 0x0000001F
const DPORT_APP_SPI3_DMA_INT_MAP_V = 0x1F
const DPORT_APP_SPI3_DMA_INT_MAP_S = 0
const DPORT_APP_WDG_INT_MAP = 0x0000001F
const DPORT_APP_WDG_INT_MAP_V = 0x1F
const DPORT_APP_WDG_INT_MAP_S = 0
const DPORT_APP_TIMER_INT1_MAP = 0x0000001F
const DPORT_APP_TIMER_INT1_MAP_V = 0x1F
const DPORT_APP_TIMER_INT1_MAP_S = 0
const DPORT_APP_TIMER_INT2_MAP = 0x0000001F
const DPORT_APP_TIMER_INT2_MAP_V = 0x1F
const DPORT_APP_TIMER_INT2_MAP_S = 0
const DPORT_APP_TG_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_T0_EDGE_INT_MAP_S = 0
const DPORT_APP_TG_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_T1_EDGE_INT_MAP_S = 0
const DPORT_APP_TG_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_WDT_EDGE_INT_MAP_S = 0
const DPORT_APP_TG_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_LACT_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T0_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T1_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_WDT_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_LACT_EDGE_INT_MAP_S = 0
const DPORT_APP_MMU_IA_INT_MAP = 0x0000001F
const DPORT_APP_MMU_IA_INT_MAP_V = 0x1F
const DPORT_APP_MMU_IA_INT_MAP_S = 0
const DPORT_APP_MPU_IA_INT_MAP = 0x0000001F
const DPORT_APP_MPU_IA_INT_MAP_V = 0x1F
const DPORT_APP_MPU_IA_INT_MAP_S = 0
const DPORT_APP_CACHE_IA_INT_MAP = 0x0000001F
const DPORT_APP_CACHE_IA_INT_MAP_V = 0x1F
const DPORT_APP_CACHE_IA_INT_MAP_S = 0
const DPORT_UART_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UART_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UART_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_GPIO_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_GPIO_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_GPIO_ACCESS_GRANT_CONFIG_S = 0
const DPORT_FE2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_FE2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_FE2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_FE_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_FE_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_FE_ACCESS_GRANT_CONFIG_S = 0
const DPORT_TIMER_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_TIMER_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_TIMER_ACCESS_GRANT_CONFIG_S = 0
const DPORT_RTC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_RTC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_RTC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_IOMUX_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_IOMUX_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_IOMUX_ACCESS_GRANT_CONFIG_S = 0
const DPORT_WDG_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_WDG_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_WDG_ACCESS_GRANT_CONFIG_S = 0
const DPORT_HINF_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_HINF_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_HINF_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UHCI1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UHCI1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UHCI1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_MISC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_MISC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_MISC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2C_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2C_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2C_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2S0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2S0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2S0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UART1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UART1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UART1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BTBUFFER_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BTBUFFER_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BTBUFFER_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2CEXT0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2CEXT0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2CEXT0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UHCI0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UHCI0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UHCI0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SLCHOST_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SLCHOST_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SLCHOST_ACCESS_GRANT_CONFIG_S = 0
const DPORT_RMT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_RMT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_RMT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PCNT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PCNT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PCNT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SLC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SLC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SLC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_LEDC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_LEDC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_LEDC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_EFUSE_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_EFUSE_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_EFUSE_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BB_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BB_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BB_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG_S = 0
const DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI3_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI3_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI3_ACCESS_GRANT_CONFIG_S = 0
const DPORT_APBCTRL_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_APBCTRL_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_APBCTRL_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2CEXT1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2CEXT1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2CEXT1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SDIOHOST_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SDIOHOST_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SDIOHOST_ACCESS_GRANT_CONFIG_S = 0
const DPORT_EMAC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_EMAC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_EMAC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_CAN_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_CAN_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_CAN_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2S1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2S1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2S1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UART2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UART2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UART2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM3_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM3_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM3_ACCESS_GRANT_CONFIG_S = 0
const DPORT_RWBT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_RWBT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_RWBT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BTMAC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BTMAC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BTMAC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_WIFIMAC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_WIFIMAC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_WIFIMAC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWR_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWR_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWR_ACCESS_GRANT_CONFIG_S = 0
const DPORT_INTERNAL_SRAM_MMU_MULTI_HIT = 0x0000000F
const DPORT_INTERNAL_SRAM_MMU_MULTI_HIT_V = 0xF
const DPORT_INTERNAL_SRAM_MMU_MULTI_HIT_S = 26
const DPORT_INTERNAL_SRAM_IA = 0x00000FFF
const DPORT_INTERNAL_SRAM_IA_V = 0xFFF
const DPORT_INTERNAL_SRAM_IA_S = 14
const DPORT_INTERNAL_SRAM_MMU_AD = 0x0000000F
const DPORT_INTERNAL_SRAM_MMU_AD_V = 0xF
const DPORT_INTERNAL_SRAM_MMU_AD_S = 10
const DPORT_SHARE_ROM_IA = 0x0000000F
const DPORT_SHARE_ROM_IA_V = 0xF
const DPORT_SHARE_ROM_IA_S = 6
const DPORT_SHARE_ROM_MPU_AD = 0x00000003
const DPORT_SHARE_ROM_MPU_AD_V = 0x3
const DPORT_SHARE_ROM_MPU_AD_S = 4
const DPORT_APP_ROM_IA_V = 0x1
const DPORT_APP_ROM_IA_S = 3
const DPORT_APP_ROM_MPU_AD_V = 0x1
const DPORT_APP_ROM_MPU_AD_S = 2
const DPORT_PRO_ROM_IA_V = 0x1
const DPORT_PRO_ROM_IA_S = 1
const DPORT_PRO_ROM_MPU_AD_V = 0x1
const DPORT_PRO_ROM_MPU_AD_S = 0
const DPORT_AHBLITE_IA_V = 0x1
const DPORT_AHBLITE_IA_S = 10
const DPORT_AHBLITE_ACCESS_DENY_V = 0x1
const DPORT_AHBLITE_ACCESS_DENY_S = 9
const DPORT_AHB_ACCESS_DENY_V = 0x1
const DPORT_AHB_ACCESS_DENY_S = 8
const DPORT_PIDGEN_IA = 0x00000003
const DPORT_PIDGEN_IA_V = 0x3
const DPORT_PIDGEN_IA_S = 6
const DPORT_ARB_IA = 0x00000003
const DPORT_ARB_IA_V = 0x3
const DPORT_ARB_IA_S = 4
const DPORT_INTERNAL_SRAM_MMU_MISS = 0x0000000F
const DPORT_INTERNAL_SRAM_MMU_MISS_V = 0xF
const DPORT_INTERNAL_SRAM_MMU_MISS_S = 0
const DPORT_PRO_RX_END_V = 0x1
const DPORT_PRO_RX_END_S = 23
const DPORT_PRO_SLAVE_WDATA_V_V = 0x1
const DPORT_PRO_SLAVE_WDATA_V_S = 22
const DPORT_PRO_SLAVE_WR_V = 0x1
const DPORT_PRO_SLAVE_WR_S = 21
const DPORT_PRO_TX_END_V = 0x1
const DPORT_PRO_TX_END_S = 20
const DPORT_PRO_WR_BAK_TO_READ_V = 0x1
const DPORT_PRO_WR_BAK_TO_READ_S = 19
const DPORT_PRO_CACHE_STATE = 0x00000FFF
const DPORT_PRO_CACHE_STATE_V = 0xFFF
const DPORT_PRO_CACHE_STATE_S = 7
const DPORT_PRO_CACHE_IA = 0x0000003F
const DPORT_PRO_CACHE_IA_V = 0x3F
const DPORT_PRO_CACHE_IA_S = 1
const DPORT_PRO_CACHE_MMU_IA_V = 0x1
const DPORT_PRO_CACHE_MMU_IA_S = 0
const DPORT_PRO_CTAG_RAM_RDATA = 0xFFFFFFFF
const DPORT_PRO_CTAG_RAM_RDATA_V = 0xFFFFFFFF
const DPORT_PRO_CTAG_RAM_RDATA_S = 0
const DPORT_PRO_CACHE_VADDR = 0x07FFFFFF
const DPORT_PRO_CACHE_VADDR_V = 0x7FFFFFF
const DPORT_PRO_CACHE_VADDR_S = 0
const DPORT_PRO_CACHE_IRAM0_PID_ERROR_V = 0x1
const DPORT_PRO_CACHE_IRAM0_PID_ERROR_S = 15
const DPORT_PRO_CPU_DISABLED_CACHE_IA = 0x0000003F
const DPORT_PRO_CPU_DISABLED_CACHE_IA_V = 0x3F
const DPORT_PRO_CPU_DISABLED_CACHE_IA_S = 9
const DPORT_PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_S = 9
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DRAM1_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DRAM1_S = 10
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IROM0_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IROM0_S = 11
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM1_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM1_S = 12
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM0_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM0_S = 13
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DROM0_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DROM0_S = 14
const DPORT_PRO_MMU_RDATA = 0x000001FF
const DPORT_PRO_MMU_RDATA_V = 0x1FF
const DPORT_PRO_MMU_RDATA_S = 0
const DPORT_PRO_DRAM1ADDR0_IA = 0x000FFFFF
const DPORT_PRO_DRAM1ADDR0_IA_V = 0xFFFFF
const DPORT_PRO_DRAM1ADDR0_IA_S = 0
const DPORT_PRO_DROM0ADDR0_IA = 0x000FFFFF
const DPORT_PRO_DROM0ADDR0_IA_V = 0xFFFFF
const DPORT_PRO_DROM0ADDR0_IA_S = 0
const DPORT_PRO_IRAM0ADDR_IA = 0x000FFFFF
const DPORT_PRO_IRAM0ADDR_IA_V = 0xFFFFF
const DPORT_PRO_IRAM0ADDR_IA_S = 0
const DPORT_PRO_IRAM1ADDR_IA = 0x000FFFFF
const DPORT_PRO_IRAM1ADDR_IA_V = 0xFFFFF
const DPORT_PRO_IRAM1ADDR_IA_S = 0
const DPORT_PRO_IROM0ADDR_IA = 0x000FFFFF
const DPORT_PRO_IROM0ADDR_IA_V = 0xFFFFF
const DPORT_PRO_IROM0ADDR_IA_S = 0
const DPORT_PRO_OPSDRAMADDR_IA = 0x000FFFFF
const DPORT_PRO_OPSDRAMADDR_IA_V = 0xFFFFF
const DPORT_PRO_OPSDRAMADDR_IA_S = 0
const DPORT_APP_RX_END_V = 0x1
const DPORT_APP_RX_END_S = 23
const DPORT_APP_SLAVE_WDATA_V_V = 0x1
const DPORT_APP_SLAVE_WDATA_V_S = 22
const DPORT_APP_SLAVE_WR_V = 0x1
const DPORT_APP_SLAVE_WR_S = 21
const DPORT_APP_TX_END_V = 0x1
const DPORT_APP_TX_END_S = 20
const DPORT_APP_WR_BAK_TO_READ_V = 0x1
const DPORT_APP_WR_BAK_TO_READ_S = 19
const DPORT_APP_CACHE_STATE = 0x00000FFF
const DPORT_APP_CACHE_STATE_V = 0xFFF
const DPORT_APP_CACHE_STATE_S = 7
const DPORT_APP_CACHE_IA = 0x0000003F
const DPORT_APP_CACHE_IA_V = 0x3F
const DPORT_APP_CACHE_IA_S = 1
const DPORT_APP_CACHE_MMU_IA_V = 0x1
const DPORT_APP_CACHE_MMU_IA_S = 0
const DPORT_APP_CTAG_RAM_RDATA = 0xFFFFFFFF
const DPORT_APP_CTAG_RAM_RDATA_V = 0xFFFFFFFF
const DPORT_APP_CTAG_RAM_RDATA_S = 0
const DPORT_APP_CACHE_VADDR = 0x07FFFFFF
const DPORT_APP_CACHE_VADDR_V = 0x7FFFFFF
const DPORT_APP_CACHE_VADDR_S = 0
const DPORT_APP_CACHE_IRAM0_PID_ERROR_V = 0x1
const DPORT_APP_CACHE_IRAM0_PID_ERROR_S = 15
const DPORT_APP_CPU_DISABLED_CACHE_IA = 0x0000003F
const DPORT_APP_CPU_DISABLED_CACHE_IA_V = 0x3F
const DPORT_APP_CPU_DISABLED_CACHE_IA_S = 9
const DPORT_APP_CPU_DISABLED_CACHE_IA_OPPOSITE_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_OPPOSITE_S = 9
const DPORT_APP_CPU_DISABLED_CACHE_IA_DRAM1_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_DRAM1_S = 10
const DPORT_APP_CPU_DISABLED_CACHE_IA_IROM0_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_IROM0_S = 11
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM1_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM1_S = 12
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM0_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM0_S = 13
const DPORT_APP_CPU_DISABLED_CACHE_IA_DROM0_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_DROM0_S = 14
const DPORT_APP_MMU_RDATA = 0x000001FF
const DPORT_APP_MMU_RDATA_V = 0x1FF
const DPORT_APP_MMU_RDATA_S = 0
const DPORT_APP_DRAM1ADDR0_IA = 0x000FFFFF
const DPORT_APP_DRAM1ADDR0_IA_V = 0xFFFFF
const DPORT_APP_DRAM1ADDR0_IA_S = 0
const DPORT_APP_DROM0ADDR0_IA = 0x000FFFFF
const DPORT_APP_DROM0ADDR0_IA_V = 0xFFFFF
const DPORT_APP_DROM0ADDR0_IA_S = 0
const DPORT_APP_IRAM0ADDR_IA = 0x000FFFFF
const DPORT_APP_IRAM0ADDR_IA_V = 0xFFFFF
const DPORT_APP_IRAM0ADDR_IA_S = 0
const DPORT_APP_IRAM1ADDR_IA = 0x000FFFFF
const DPORT_APP_IRAM1ADDR_IA_V = 0xFFFFF
const DPORT_APP_IRAM1ADDR_IA_S = 0
const DPORT_APP_IROM0ADDR_IA = 0x000FFFFF
const DPORT_APP_IROM0ADDR_IA_V = 0xFFFFF
const DPORT_APP_IROM0ADDR_IA_S = 0
const DPORT_APP_OPSDRAMADDR_IA = 0x000FFFFF
const DPORT_APP_OPSDRAMADDR_IA_V = 0xFFFFF
const DPORT_APP_OPSDRAMADDR_IA_S = 0
const DPORT_PRO_CPU_PDEBUG_ENABLE_V = 0x1
const DPORT_PRO_CPU_PDEBUG_ENABLE_S = 8
const DPORT_PRO_CPU_RECORD_DISABLE_V = 0x1
const DPORT_PRO_CPU_RECORD_DISABLE_S = 4
const DPORT_PRO_CPU_RECORD_ENABLE_V = 0x1
const DPORT_PRO_CPU_RECORD_ENABLE_S = 0
const DPORT_PRO_CPU_RECORDING_V = 0x1
const DPORT_PRO_CPU_RECORDING_S = 0
const DPORT_RECORD_PRO_PID = 0x00000007
const DPORT_RECORD_PRO_PID_V = 0x7
const DPORT_RECORD_PRO_PID_S = 0
const DPORT_RECORD_PRO_PDEBUGINST = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGINST_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGINST_S = 0
const DPORT_RECORD_PDEBUGINST_SZ_V = 0xFF
const DPORT_RECORD_PDEBUGINST_SZ_S = 0
const DPORT_RECORD_PDEBUGINST_ISRC_V = 0x07
const DPORT_RECORD_PDEBUGINST_ISRC_S = 12
const DPORT_RECORD_PDEBUGINST_CINTL_V = 0x0F
const DPORT_RECORD_PDEBUGINST_CINTL_S = 24
const DPORT_RECORD_PRO_PDEBUGSTATUS = 0x000000FF
const DPORT_RECORD_PRO_PDEBUGSTATUS_V = 0xFF
const DPORT_RECORD_PRO_PDEBUGSTATUS_S = 0
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_V = 0x3F
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_S = 0
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_PSO = 0x00
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DEP = 0x02
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_CTL = 0x04
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_ICM = 0x08
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DCM = 0x0C
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_EXC0 = 0x10
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_EXC1 = 0x11
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_RPL = 0x14
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_ITLB = 0x18
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_ITLBM = 0x1A
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DTLB = 0x1C
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DTLBM = 0x1E
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_STALL = 0x20
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_HWMEC = 0x24
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_WAITI = 0x28
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_OTHER = 0x3C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_V = 0x3F
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_S = 0
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_JX = 0x00
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_CALLX = 0x04
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_CRET = 0x08
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_ERET = 0x0C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_B = 0x10
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_J = 0x14
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_CALL = 0x18
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_BN = 0x1C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_LOOP = 0x20
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_S32C1I = 0x24
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_WXSR2LB = 0x28
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_WSR2MMID = 0x2C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_RWXSR = 0x30
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_RWER = 0x34
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_DEF = 0x3C
const DPORT_RECORD_PRO_PDEBUGDATA = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGDATA_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGDATA_S = 0
const DPORT_RECORD_PDEBUGDATA_EXCCAUSE_V = 0x3F
const DPORT_RECORD_PDEBUGDATA_EXCCAUSE_S = 16
const DPORT_RECORD_PDEBUGDATA_EXCVEC_V = 0x1F
const DPORT_RECORD_PDEBUGDATA_EXCVEC_S = 0
const DPORT_RECORD_PDEBUGDATA_EXCVEC_NONE = 0x00
const DPORT_RECORD_PDEBUGDATA_EXCVEC_RST = 0x01
const DPORT_RECORD_PDEBUGDATA_EXCVEC_DBG = 0x02
const DPORT_RECORD_PDEBUGDATA_EXCVEC_NMI = 0x03
const DPORT_RECORD_PDEBUGDATA_EXCVEC_USR = 0x04
const DPORT_RECORD_PDEBUGDATA_EXCVEC_KRNL = 0x05
const DPORT_RECORD_PDEBUGDATA_EXCVEC_DBL = 0x06
const DPORT_RECORD_PDEBUGDATA_EXCVEC_EMEM = 0x07
const DPORT_RECORD_PDEBUGDATA_EXCVEC_OVF4 = 0x0A
const DPORT_RECORD_PDEBUGDATA_EXCVEC_UNF4 = 0x0B
const DPORT_RECORD_PDEBUGDATA_EXCVEC_OVF8 = 0x0C
const DPORT_RECORD_PDEBUGDATA_EXCVEC_UNF8 = 0x0D
const DPORT_RECORD_PDEBUGDATA_EXCVEC_OVF12 = 0x0E
const DPORT_RECORD_PDEBUGDATA_EXCVEC_UNF12 = 0x0F
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT2 = 0x10
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT3 = 0x11
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT4 = 0x12
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT5 = 0x13
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT6 = 0x14
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_SR_V = 0xFF
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_SR_S = 0
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_ER_V = 0xFFF
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_ER_S = 2
const DPORT_RECORD_PRO_PDEBUGPC = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGPC_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGPC_S = 0
const DPORT_RECORD_PRO_PDEBUGLS0STAT = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0STAT_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0STAT_S = 0
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_V = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_S = 0
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_NONE = 0x00
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_ITLBR = 0x01
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_DTLBR = 0x02
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_LD = 0x05
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_STR = 0x06
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_L32R = 0x08
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_S32CLI1 = 0x0A
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_CTI = 0x0C
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_RWXSR = 0x0E
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_RWER = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_SZ_V = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_SZ_S = 4
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_V = 0x03
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_S = 17
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_NONE = 0x0
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_SHARED = 0x1
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_EXCL = 0x2
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_MOD = 0x3
const DPORT_RECORD_PDEBUGLS0STAT_TGT_V = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_TGT_S = 20
const DPORT_RECORD_PDEBUGLS0STAT_TGT_EXT = 0x0
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IRAM0 = 0x2
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IRAM1 = 0x3
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IROM0 = 0x4
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IROM1 = 0x5
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DRAM0 = 0x0A
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DRAM1 = 0x0B
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DROM0 = 0xE
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DROM1 = 0xF
const DPORT_RECORD_PRO_PDEBUGLS0ADDR = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0ADDR_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0ADDR_S = 0
const DPORT_RECORD_PRO_PDEBUGLS0DATA = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0DATA_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0DATA_S = 0
const DPORT_APP_CPU_PDEBUG_ENABLE_V = 0x1
const DPORT_APP_CPU_PDEBUG_ENABLE_S = 8
const DPORT_APP_CPU_RECORD_DISABLE_V = 0x1
const DPORT_APP_CPU_RECORD_DISABLE_S = 4
const DPORT_APP_CPU_RECORD_ENABLE_V = 0x1
const DPORT_APP_CPU_RECORD_ENABLE_S = 0
const DPORT_APP_CPU_RECORDING_V = 0x1
const DPORT_APP_CPU_RECORDING_S = 0
const DPORT_RECORD_APP_PID = 0x00000007
const DPORT_RECORD_APP_PID_V = 0x7
const DPORT_RECORD_APP_PID_S = 0
const DPORT_RECORD_APP_PDEBUGINST = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGINST_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGINST_S = 0
const DPORT_RECORD_APP_PDEBUGSTATUS = 0x000000FF
const DPORT_RECORD_APP_PDEBUGSTATUS_V = 0xFF
const DPORT_RECORD_APP_PDEBUGSTATUS_S = 0
const DPORT_RECORD_APP_PDEBUGDATA = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGDATA_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGDATA_S = 0
const DPORT_RECORD_APP_PDEBUGPC = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGPC_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGPC_S = 0
const DPORT_RECORD_APP_PDEBUGLS0STAT = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0STAT_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0STAT_S = 0
const DPORT_RECORD_APP_PDEBUGLS0ADDR = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0ADDR_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0ADDR_S = 0
const DPORT_RECORD_APP_PDEBUGLS0DATA = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0DATA_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0DATA_S = 0
const DPORT_RSA_PD_V = 0x1
const DPORT_RSA_PD_S = 0
const DPORT_ROM_MPU_TABLE0 = 0x00000003
const DPORT_ROM_MPU_TABLE0_V = 0x3
const DPORT_ROM_MPU_TABLE0_S = 0
const DPORT_ROM_MPU_TABLE1 = 0x00000003
const DPORT_ROM_MPU_TABLE1_V = 0x3
const DPORT_ROM_MPU_TABLE1_S = 0
const DPORT_ROM_MPU_TABLE2 = 0x00000003
const DPORT_ROM_MPU_TABLE2_V = 0x3
const DPORT_ROM_MPU_TABLE2_S = 0
const DPORT_ROM_MPU_TABLE3 = 0x00000003
const DPORT_ROM_MPU_TABLE3_V = 0x3
const DPORT_ROM_MPU_TABLE3_S = 0
const DPORT_SHROM_MPU_TABLE0 = 0x00000003
const DPORT_SHROM_MPU_TABLE0_V = 0x3
const DPORT_SHROM_MPU_TABLE0_S = 0
const DPORT_SHROM_MPU_TABLE1 = 0x00000003
const DPORT_SHROM_MPU_TABLE1_V = 0x3
const DPORT_SHROM_MPU_TABLE1_S = 0
const DPORT_SHROM_MPU_TABLE2 = 0x00000003
const DPORT_SHROM_MPU_TABLE2_V = 0x3
const DPORT_SHROM_MPU_TABLE2_S = 0
const DPORT_SHROM_MPU_TABLE3 = 0x00000003
const DPORT_SHROM_MPU_TABLE3_V = 0x3
const DPORT_SHROM_MPU_TABLE3_S = 0
const DPORT_SHROM_MPU_TABLE4 = 0x00000003
const DPORT_SHROM_MPU_TABLE4_V = 0x3
const DPORT_SHROM_MPU_TABLE4_S = 0
const DPORT_SHROM_MPU_TABLE5 = 0x00000003
const DPORT_SHROM_MPU_TABLE5_V = 0x3
const DPORT_SHROM_MPU_TABLE5_S = 0
const DPORT_SHROM_MPU_TABLE6 = 0x00000003
const DPORT_SHROM_MPU_TABLE6_V = 0x3
const DPORT_SHROM_MPU_TABLE6_S = 0
const DPORT_SHROM_MPU_TABLE7 = 0x00000003
const DPORT_SHROM_MPU_TABLE7_V = 0x3
const DPORT_SHROM_MPU_TABLE7_S = 0
const DPORT_SHROM_MPU_TABLE8 = 0x00000003
const DPORT_SHROM_MPU_TABLE8_V = 0x3
const DPORT_SHROM_MPU_TABLE8_S = 0
const DPORT_SHROM_MPU_TABLE9 = 0x00000003
const DPORT_SHROM_MPU_TABLE9_V = 0x3
const DPORT_SHROM_MPU_TABLE9_S = 0
const DPORT_SHROM_MPU_TABLE10 = 0x00000003
const DPORT_SHROM_MPU_TABLE10_V = 0x3
const DPORT_SHROM_MPU_TABLE10_S = 0
const DPORT_SHROM_MPU_TABLE11 = 0x00000003
const DPORT_SHROM_MPU_TABLE11_V = 0x3
const DPORT_SHROM_MPU_TABLE11_S = 0
const DPORT_SHROM_MPU_TABLE12 = 0x00000003
const DPORT_SHROM_MPU_TABLE12_V = 0x3
const DPORT_SHROM_MPU_TABLE12_S = 0
const DPORT_SHROM_MPU_TABLE13 = 0x00000003
const DPORT_SHROM_MPU_TABLE13_V = 0x3
const DPORT_SHROM_MPU_TABLE13_S = 0
const DPORT_SHROM_MPU_TABLE14 = 0x00000003
const DPORT_SHROM_MPU_TABLE14_V = 0x3
const DPORT_SHROM_MPU_TABLE14_S = 0
const DPORT_SHROM_MPU_TABLE15 = 0x00000003
const DPORT_SHROM_MPU_TABLE15_V = 0x3
const DPORT_SHROM_MPU_TABLE15_S = 0
const DPORT_SHROM_MPU_TABLE16 = 0x00000003
const DPORT_SHROM_MPU_TABLE16_V = 0x3
const DPORT_SHROM_MPU_TABLE16_S = 0
const DPORT_SHROM_MPU_TABLE17 = 0x00000003
const DPORT_SHROM_MPU_TABLE17_V = 0x3
const DPORT_SHROM_MPU_TABLE17_S = 0
const DPORT_SHROM_MPU_TABLE18 = 0x00000003
const DPORT_SHROM_MPU_TABLE18_V = 0x3
const DPORT_SHROM_MPU_TABLE18_S = 0
const DPORT_SHROM_MPU_TABLE19 = 0x00000003
const DPORT_SHROM_MPU_TABLE19_V = 0x3
const DPORT_SHROM_MPU_TABLE19_S = 0
const DPORT_SHROM_MPU_TABLE20 = 0x00000003
const DPORT_SHROM_MPU_TABLE20_V = 0x3
const DPORT_SHROM_MPU_TABLE20_S = 0
const DPORT_SHROM_MPU_TABLE21 = 0x00000003
const DPORT_SHROM_MPU_TABLE21_V = 0x3
const DPORT_SHROM_MPU_TABLE21_S = 0
const DPORT_SHROM_MPU_TABLE22 = 0x00000003
const DPORT_SHROM_MPU_TABLE22_V = 0x3
const DPORT_SHROM_MPU_TABLE22_S = 0
const DPORT_SHROM_MPU_TABLE23 = 0x00000003
const DPORT_SHROM_MPU_TABLE23_V = 0x3
const DPORT_SHROM_MPU_TABLE23_S = 0
const DPORT_IMMU_TABLE0 = 0x0000007F
const DPORT_IMMU_TABLE0_V = 0x7F
const DPORT_IMMU_TABLE0_S = 0
const DPORT_IMMU_TABLE1 = 0x0000007F
const DPORT_IMMU_TABLE1_V = 0x7F
const DPORT_IMMU_TABLE1_S = 0
const DPORT_IMMU_TABLE2 = 0x0000007F
const DPORT_IMMU_TABLE2_V = 0x7F
const DPORT_IMMU_TABLE2_S = 0
const DPORT_IMMU_TABLE3 = 0x0000007F
const DPORT_IMMU_TABLE3_V = 0x7F
const DPORT_IMMU_TABLE3_S = 0
const DPORT_IMMU_TABLE4 = 0x0000007F
const DPORT_IMMU_TABLE4_V = 0x7F
const DPORT_IMMU_TABLE4_S = 0
const DPORT_IMMU_TABLE5 = 0x0000007F
const DPORT_IMMU_TABLE5_V = 0x7F
const DPORT_IMMU_TABLE5_S = 0
const DPORT_IMMU_TABLE6 = 0x0000007F
const DPORT_IMMU_TABLE6_V = 0x7F
const DPORT_IMMU_TABLE6_S = 0
const DPORT_IMMU_TABLE7 = 0x0000007F
const DPORT_IMMU_TABLE7_V = 0x7F
const DPORT_IMMU_TABLE7_S = 0
const DPORT_IMMU_TABLE8 = 0x0000007F
const DPORT_IMMU_TABLE8_V = 0x7F
const DPORT_IMMU_TABLE8_S = 0
const DPORT_IMMU_TABLE9 = 0x0000007F
const DPORT_IMMU_TABLE9_V = 0x7F
const DPORT_IMMU_TABLE9_S = 0
const DPORT_IMMU_TABLE10 = 0x0000007F
const DPORT_IMMU_TABLE10_V = 0x7F
const DPORT_IMMU_TABLE10_S = 0
const DPORT_IMMU_TABLE11 = 0x0000007F
const DPORT_IMMU_TABLE11_V = 0x7F
const DPORT_IMMU_TABLE11_S = 0
const DPORT_IMMU_TABLE12 = 0x0000007F
const DPORT_IMMU_TABLE12_V = 0x7F
const DPORT_IMMU_TABLE12_S = 0
const DPORT_IMMU_TABLE13 = 0x0000007F
const DPORT_IMMU_TABLE13_V = 0x7F
const DPORT_IMMU_TABLE13_S = 0
const DPORT_IMMU_TABLE14 = 0x0000007F
const DPORT_IMMU_TABLE14_V = 0x7F
const DPORT_IMMU_TABLE14_S = 0
const DPORT_IMMU_TABLE15 = 0x0000007F
const DPORT_IMMU_TABLE15_V = 0x7F
const DPORT_IMMU_TABLE15_S = 0
const DPORT_DMMU_TABLE0 = 0x0000007F
const DPORT_DMMU_TABLE0_V = 0x7F
const DPORT_DMMU_TABLE0_S = 0
const DPORT_DMMU_TABLE1 = 0x0000007F
const DPORT_DMMU_TABLE1_V = 0x7F
const DPORT_DMMU_TABLE1_S = 0
const DPORT_DMMU_TABLE2 = 0x0000007F
const DPORT_DMMU_TABLE2_V = 0x7F
const DPORT_DMMU_TABLE2_S = 0
const DPORT_DMMU_TABLE3 = 0x0000007F
const DPORT_DMMU_TABLE3_V = 0x7F
const DPORT_DMMU_TABLE3_S = 0
const DPORT_DMMU_TABLE4 = 0x0000007F
const DPORT_DMMU_TABLE4_V = 0x7F
const DPORT_DMMU_TABLE4_S = 0
const DPORT_DMMU_TABLE5 = 0x0000007F
const DPORT_DMMU_TABLE5_V = 0x7F
const DPORT_DMMU_TABLE5_S = 0
const DPORT_DMMU_TABLE6 = 0x0000007F
const DPORT_DMMU_TABLE6_V = 0x7F
const DPORT_DMMU_TABLE6_S = 0
const DPORT_DMMU_TABLE7 = 0x0000007F
const DPORT_DMMU_TABLE7_V = 0x7F
const DPORT_DMMU_TABLE7_S = 0
const DPORT_DMMU_TABLE8 = 0x0000007F
const DPORT_DMMU_TABLE8_V = 0x7F
const DPORT_DMMU_TABLE8_S = 0
const DPORT_DMMU_TABLE9 = 0x0000007F
const DPORT_DMMU_TABLE9_V = 0x7F
const DPORT_DMMU_TABLE9_S = 0
const DPORT_DMMU_TABLE10 = 0x0000007F
const DPORT_DMMU_TABLE10_V = 0x7F
const DPORT_DMMU_TABLE10_S = 0
const DPORT_DMMU_TABLE11 = 0x0000007F
const DPORT_DMMU_TABLE11_V = 0x7F
const DPORT_DMMU_TABLE11_S = 0
const DPORT_DMMU_TABLE12 = 0x0000007F
const DPORT_DMMU_TABLE12_V = 0x7F
const DPORT_DMMU_TABLE12_S = 0
const DPORT_DMMU_TABLE13 = 0x0000007F
const DPORT_DMMU_TABLE13_V = 0x7F
const DPORT_DMMU_TABLE13_S = 0
const DPORT_DMMU_TABLE14 = 0x0000007F
const DPORT_DMMU_TABLE14_V = 0x7F
const DPORT_DMMU_TABLE14_S = 0
const DPORT_DMMU_TABLE15 = 0x0000007F
const DPORT_DMMU_TABLE15_V = 0x7F
const DPORT_DMMU_TABLE15_S = 0
const DPORT_PRO_INTRUSION_RECORD_RESET_N_V = 0x1
const DPORT_PRO_INTRUSION_RECORD_RESET_N_S = 0
const DPORT_PRO_INTRUSION_RECORD = 0x0000000F
const DPORT_PRO_INTRUSION_RECORD_V = 0xF
const DPORT_PRO_INTRUSION_RECORD_S = 0
const DPORT_APP_INTRUSION_RECORD_RESET_N_V = 0x1
const DPORT_APP_INTRUSION_RECORD_RESET_N_S = 0
const DPORT_APP_INTRUSION_RECORD = 0x0000000F
const DPORT_APP_INTRUSION_RECORD_V = 0xF
const DPORT_APP_INTRUSION_RECORD_S = 0
const DPORT_PBUS_MEM_FORCE_PD_V = 0x1
const DPORT_PBUS_MEM_FORCE_PD_S = 3
const DPORT_PBUS_MEM_FORCE_PU_V = 0x1
const DPORT_PBUS_MEM_FORCE_PU_S = 2
const DPORT_AGC_MEM_FORCE_PD_V = 0x1
const DPORT_AGC_MEM_FORCE_PD_S = 1
const DPORT_AGC_MEM_FORCE_PU_V = 0x1
const DPORT_AGC_MEM_FORCE_PU_S = 0
const DPORT_MMU_IA_INT_EN = 0x00FFFFFF
const DPORT_MMU_IA_INT_EN_V = 0xFFFFFF
const DPORT_MMU_IA_INT_EN_S = 0
const DPORT_MPU_IA_INT_EN = 0x0001FFFF
const DPORT_MPU_IA_INT_EN_V = 0x1FFFF
const DPORT_MPU_IA_INT_EN_S = 0
const DPORT_CACHE_IA_INT_EN = 0x0FFFFFFF
const DPORT_CACHE_IA_INT_EN_V = 0xFFFFFFF
const DPORT_CACHE_IA_INT_EN_S = 0
const DPORT_SW_BOOTLOADER_SEL_V = 0x1
const DPORT_SW_BOOTLOADER_SEL_S = 0
const DPORT_SPI3_DMA_CHAN_SEL = 0x00000003
const DPORT_SPI3_DMA_CHAN_SEL_V = 0x3
const DPORT_SPI3_DMA_CHAN_SEL_S = 4
const DPORT_SPI2_DMA_CHAN_SEL = 0x00000003
const DPORT_SPI2_DMA_CHAN_SEL_V = 0x3
const DPORT_SPI2_DMA_CHAN_SEL_S = 2
const DPORT_SPI1_DMA_CHAN_SEL = 0x00000003
const DPORT_SPI1_DMA_CHAN_SEL_V = 0x3
const DPORT_SPI1_DMA_CHAN_SEL_S = 0
const DPORT_PRO_OUT_VECBASE_SEL = 0x00000003
const DPORT_PRO_OUT_VECBASE_SEL_V = 0x3
const DPORT_PRO_OUT_VECBASE_SEL_S = 0
const DPORT_PRO_OUT_VECBASE_REG = 0x003FFFFF
const DPORT_PRO_OUT_VECBASE_REG_V = 0x3FFFFF
const DPORT_PRO_OUT_VECBASE_REG_S = 0
const DPORT_APP_OUT_VECBASE_SEL = 0x00000003
const DPORT_APP_OUT_VECBASE_SEL_V = 0x3
const DPORT_APP_OUT_VECBASE_SEL_S = 0
const DPORT_APP_OUT_VECBASE_REG = 0x003FFFFF
const DPORT_APP_OUT_VECBASE_REG_V = 0x3FFFFF
const DPORT_APP_OUT_VECBASE_REG_S = 0
const DPORT_DATE = 0x0FFFFFFF
const DPORT_DATE_V = 0xFFFFFFF
const DPORT_DATE_S = 0
const DPORT_DPORT_DATE_VERSION = 0x1605190
const DPORT_FLASH_MMU_TABLE_SIZE = 0x100
const DPORT_FLASH_MMU_TABLE_INVALID_VAL = 0x100
const DPORT_MMU_ADDRESS_MASK = 0xff
const TRACEMEM_MUX_PROBLK0_APPBLK1 = 0
const TRACEMEM_MUX_BLK0_ONLY = 1
const TRACEMEM_MUX_BLK1_ONLY = 2
const TRACEMEM_MUX_PROBLK1_APPBLK0 = 3
