{"vcs1":{"timestamp_begin":1735213877.172495726, "rt":1.76, "ut":0.82, "st":0.32}}
{"vcselab":{"timestamp_begin":1735213879.037315392, "rt":1.06, "ut":0.31, "st":0.21}}
{"link":{"timestamp_begin":1735213880.187030818, "rt":0.53, "ut":0.19, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735213876.266182577}
{"VCS_COMP_START_TIME": 1735213876.266182577}
{"VCS_COMP_END_TIME": 1735213886.116185985}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331900}}
{"stitch_vcselab": {"peak_mem": 223368}}
