/* parasoft-begin-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" parasoft-begin-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */

/**********************************************************************
 * Copyright (C) 2012-2019 Cadence Design Systems, Inc.
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 
 * 1. Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holder nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 * 
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 * THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
 *
 **********************************************************************/

#ifndef REG_USB_SSP_DRD_REGS_MACROS_H_
#define REG_USB_SSP_DRD_REGS_MACROS_H_

#define USB__CDNS_DID_READ_MASK                                      0xFFFFFFFFU
#define USB__CDNS_DID_WRITE_MASK                                     0xFFFFFFFFU
#define USB__CDNS_DID__DID_MASK                                      0xFFFFFFFFU
#define USB__CDNS_DID__DID_SHIFT                                              0U
#define USB__CDNS_DID__DID_WIDTH                                             32U

#define USB__CDNS_RID_READ_MASK                                      0xFFFFFFFFU
#define USB__CDNS_RID_WRITE_MASK                                     0xFFFFFFFFU
#define USB__CDNS_RID__CDNS_RID_MASK                                 0x0000FFFFU
#define USB__CDNS_RID__CDNS_RID_SHIFT                                         0U
#define USB__CDNS_RID__CDNS_RID_WIDTH                                        16U
#define USB__CDNS_RID__RSVD1_MASK                                    0xFFFF0000U
#define USB__CDNS_RID__RSVD1_SHIFT                                           16U
#define USB__CDNS_RID__RSVD1_WIDTH                                           16U

#define USB__OTGCAPABILITY_READ_MASK                                 0xFFFFFFFFU
#define USB__OTGCAPABILITY_WRITE_MASK                                0xFFFFFFFFU
#define USB__OTGCAPABILITY__SRP_SUPPORT_MASK                         0x00000001U
#define USB__OTGCAPABILITY__SRP_SUPPORT_SHIFT                                 0U
#define USB__OTGCAPABILITY__SRP_SUPPORT_WIDTH                                 1U
#define USB__OTGCAPABILITY__SRP_SUPPORT_WOCLR                                 0U
#define USB__OTGCAPABILITY__SRP_SUPPORT_WOSET                                 0U
#define USB__OTGCAPABILITY__HNP_SUPPORT_MASK                         0x00000002U
#define USB__OTGCAPABILITY__HNP_SUPPORT_SHIFT                                 1U
#define USB__OTGCAPABILITY__HNP_SUPPORT_WIDTH                                 1U
#define USB__OTGCAPABILITY__HNP_SUPPORT_WOCLR                                 0U
#define USB__OTGCAPABILITY__HNP_SUPPORT_WOSET                                 0U
#define USB__OTGCAPABILITY__ADP_SUPPORT_MASK                         0x00000004U
#define USB__OTGCAPABILITY__ADP_SUPPORT_SHIFT                                 2U
#define USB__OTGCAPABILITY__ADP_SUPPORT_WIDTH                                 1U
#define USB__OTGCAPABILITY__ADP_SUPPORT_WOCLR                                 0U
#define USB__OTGCAPABILITY__ADP_SUPPORT_WOSET                                 0U
#define USB__OTGCAPABILITY__BC_SUPPORT_MASK                          0x00000008U
#define USB__OTGCAPABILITY__BC_SUPPORT_SHIFT                                  3U
#define USB__OTGCAPABILITY__BC_SUPPORT_WIDTH                                  1U
#define USB__OTGCAPABILITY__BC_SUPPORT_WOCLR                                  0U
#define USB__OTGCAPABILITY__BC_SUPPORT_WOSET                                  0U
#define USB__OTGCAPABILITY__RSP_SUPPORT_MASK                         0x00000010U
#define USB__OTGCAPABILITY__RSP_SUPPORT_SHIFT                                 4U
#define USB__OTGCAPABILITY__RSP_SUPPORT_WIDTH                                 1U
#define USB__OTGCAPABILITY__RSP_SUPPORT_WOCLR                                 0U
#define USB__OTGCAPABILITY__RSP_SUPPORT_WOSET                                 0U
#define USB__OTGCAPABILITY__REFCLK_DISABLE_MASK                      0x00000020U
#define USB__OTGCAPABILITY__REFCLK_DISABLE_SHIFT                              5U
#define USB__OTGCAPABILITY__REFCLK_DISABLE_WIDTH                              1U
#define USB__OTGCAPABILITY__REFCLK_DISABLE_WOCLR                              0U
#define USB__OTGCAPABILITY__REFCLK_DISABLE_WOSET                              0U
#define USB__OTGCAPABILITY__RSVD1_MASK                               0x000000C0U
#define USB__OTGCAPABILITY__RSVD1_SHIFT                                       6U
#define USB__OTGCAPABILITY__RSVD1_WIDTH                                       2U
#define USB__OTGCAPABILITY__OTG2REVISION_MASK                        0x000FFF00U
#define USB__OTGCAPABILITY__OTG2REVISION_SHIFT                                8U
#define USB__OTGCAPABILITY__OTG2REVISION_WIDTH                               12U
#define USB__OTGCAPABILITY__OTG3REVISION_MASK                        0xFFF00000U
#define USB__OTGCAPABILITY__OTG3REVISION_SHIFT                               20U
#define USB__OTGCAPABILITY__OTG3REVISION_WIDTH                               12U

#define USB__OTGCMD_READ_MASK                                        0x80000000U
#define USB__OTGCMD_WRITE_MASK                                       0x80000000U
#define USB__OTGCMD__DEV_BUS_REQ_MASK                                0x00000001U
#define USB__OTGCMD__DEV_BUS_REQ_SHIFT                                        0U
#define USB__OTGCMD__DEV_BUS_REQ_WIDTH                                        1U
#define USB__OTGCMD__DEV_BUS_REQ_WOCLR                                        0U
#define USB__OTGCMD__DEV_BUS_REQ_WOSET                                        0U
#define USB__OTGCMD__HOST_BUS_REQ_MASK                               0x00000002U
#define USB__OTGCMD__HOST_BUS_REQ_SHIFT                                       1U
#define USB__OTGCMD__HOST_BUS_REQ_WIDTH                                       1U
#define USB__OTGCMD__HOST_BUS_REQ_WOCLR                                       0U
#define USB__OTGCMD__HOST_BUS_REQ_WOSET                                       0U
#define USB__OTGCMD__OTG_EN_MASK                                     0x00000004U
#define USB__OTGCMD__OTG_EN_SHIFT                                             2U
#define USB__OTGCMD__OTG_EN_WIDTH                                             1U
#define USB__OTGCMD__OTG_EN_WOCLR                                             0U
#define USB__OTGCMD__OTG_EN_WOSET                                             0U
#define USB__OTGCMD__OTG_DIS_MASK                                    0x00000008U
#define USB__OTGCMD__OTG_DIS_SHIFT                                            3U
#define USB__OTGCMD__OTG_DIS_WIDTH                                            1U
#define USB__OTGCMD__OTG_DIS_WOCLR                                            0U
#define USB__OTGCMD__OTG_DIS_WOSET                                            0U
#define USB__OTGCMD__A_DEV_EN_MASK                                   0x00000010U
#define USB__OTGCMD__A_DEV_EN_SHIFT                                           4U
#define USB__OTGCMD__A_DEV_EN_WIDTH                                           1U
#define USB__OTGCMD__A_DEV_EN_WOCLR                                           0U
#define USB__OTGCMD__A_DEV_EN_WOSET                                           0U
#define USB__OTGCMD__A_DEV_DIS_MASK                                  0x00000020U
#define USB__OTGCMD__A_DEV_DIS_SHIFT                                          5U
#define USB__OTGCMD__A_DEV_DIS_WIDTH                                          1U
#define USB__OTGCMD__A_DEV_DIS_WOCLR                                          0U
#define USB__OTGCMD__A_DEV_DIS_WOSET                                          0U
#define USB__OTGCMD__DEV_SESS_VLD_USE_SET_MASK                       0x00000040U
#define USB__OTGCMD__DEV_SESS_VLD_USE_SET_SHIFT                               6U
#define USB__OTGCMD__DEV_SESS_VLD_USE_SET_WIDTH                               1U
#define USB__OTGCMD__DEV_SESS_VLD_USE_SET_WOCLR                               0U
#define USB__OTGCMD__DEV_SESS_VLD_USE_SET_WOSET                               0U
#define USB__OTGCMD__DEV_SESS_VLD_USE_CLR_MASK                       0x00000080U
#define USB__OTGCMD__DEV_SESS_VLD_USE_CLR_SHIFT                               7U
#define USB__OTGCMD__DEV_SESS_VLD_USE_CLR_WIDTH                               1U
#define USB__OTGCMD__DEV_SESS_VLD_USE_CLR_WOCLR                               0U
#define USB__OTGCMD__DEV_SESS_VLD_USE_CLR_WOSET                               0U
#define USB__OTGCMD__DEV_BUS_DROP_MASK                               0x00000100U
#define USB__OTGCMD__DEV_BUS_DROP_SHIFT                                       8U
#define USB__OTGCMD__DEV_BUS_DROP_WIDTH                                       1U
#define USB__OTGCMD__DEV_BUS_DROP_WOCLR                                       0U
#define USB__OTGCMD__DEV_BUS_DROP_WOSET                                       0U
#define USB__OTGCMD__HOST_BUS_DROP_MASK                              0x00000200U
#define USB__OTGCMD__HOST_BUS_DROP_SHIFT                                      9U
#define USB__OTGCMD__HOST_BUS_DROP_WIDTH                                      1U
#define USB__OTGCMD__HOST_BUS_DROP_WOCLR                                      0U
#define USB__OTGCMD__HOST_BUS_DROP_WOSET                                      0U
#define USB__OTGCMD__DIS_VBUS_DROP_MASK                              0x00000400U
#define USB__OTGCMD__DIS_VBUS_DROP_SHIFT                                     10U
#define USB__OTGCMD__DIS_VBUS_DROP_WIDTH                                      1U
#define USB__OTGCMD__DIS_VBUS_DROP_WOCLR                                      0U
#define USB__OTGCMD__DIS_VBUS_DROP_WOSET                                      0U
#define USB__OTGCMD__DEV_POWER_OFF_MASK                              0x00000800U
#define USB__OTGCMD__DEV_POWER_OFF_SHIFT                                     11U
#define USB__OTGCMD__DEV_POWER_OFF_WIDTH                                      1U
#define USB__OTGCMD__DEV_POWER_OFF_WOCLR                                      0U
#define USB__OTGCMD__DEV_POWER_OFF_WOSET                                      0U
#define USB__OTGCMD__HOST_POWER_OFF_MASK                             0x00001000U
#define USB__OTGCMD__HOST_POWER_OFF_SHIFT                                    12U
#define USB__OTGCMD__HOST_POWER_OFF_WIDTH                                     1U
#define USB__OTGCMD__HOST_POWER_OFF_WOCLR                                     0U
#define USB__OTGCMD__HOST_POWER_OFF_WOSET                                     0U
#define USB__OTGCMD__DEV_DEVEN_FORCE_SET_MASK                        0x00002000U
#define USB__OTGCMD__DEV_DEVEN_FORCE_SET_SHIFT                               13U
#define USB__OTGCMD__DEV_DEVEN_FORCE_SET_WIDTH                                1U
#define USB__OTGCMD__DEV_DEVEN_FORCE_SET_WOCLR                                0U
#define USB__OTGCMD__DEV_DEVEN_FORCE_SET_WOSET                                0U
#define USB__OTGCMD__DEV_DEVEN_FORCE_CLR_MASK                        0x00004000U
#define USB__OTGCMD__DEV_DEVEN_FORCE_CLR_SHIFT                               14U
#define USB__OTGCMD__DEV_DEVEN_FORCE_CLR_WIDTH                                1U
#define USB__OTGCMD__DEV_DEVEN_FORCE_CLR_WOCLR                                0U
#define USB__OTGCMD__DEV_DEVEN_FORCE_CLR_WOSET                                0U
#define USB__OTGCMD__H_WRST_FOR_SWAP_SET_MASK                        0x00008000U
#define USB__OTGCMD__H_WRST_FOR_SWAP_SET_SHIFT                               15U
#define USB__OTGCMD__H_WRST_FOR_SWAP_SET_WIDTH                                1U
#define USB__OTGCMD__H_WRST_FOR_SWAP_SET_WOCLR                                0U
#define USB__OTGCMD__H_WRST_FOR_SWAP_SET_WOSET                                0U
#define USB__OTGCMD__H_WRST_FOR_SWAP_CLR_MASK                        0x00010000U
#define USB__OTGCMD__H_WRST_FOR_SWAP_CLR_SHIFT                               16U
#define USB__OTGCMD__H_WRST_FOR_SWAP_CLR_WIDTH                                1U
#define USB__OTGCMD__H_WRST_FOR_SWAP_CLR_WOCLR                                0U
#define USB__OTGCMD__H_WRST_FOR_SWAP_CLR_WOSET                                0U
#define USB__OTGCMD__D_WRST_FOR_SWAP_SET_MASK                        0x00020000U
#define USB__OTGCMD__D_WRST_FOR_SWAP_SET_SHIFT                               17U
#define USB__OTGCMD__D_WRST_FOR_SWAP_SET_WIDTH                                1U
#define USB__OTGCMD__D_WRST_FOR_SWAP_SET_WOCLR                                0U
#define USB__OTGCMD__D_WRST_FOR_SWAP_SET_WOSET                                0U
#define USB__OTGCMD__D_WRST_FOR_SWAP_CLR_MASK                        0x00040000U
#define USB__OTGCMD__D_WRST_FOR_SWAP_CLR_SHIFT                               18U
#define USB__OTGCMD__D_WRST_FOR_SWAP_CLR_WIDTH                                1U
#define USB__OTGCMD__D_WRST_FOR_SWAP_CLR_WOCLR                                0U
#define USB__OTGCMD__D_WRST_FOR_SWAP_CLR_WOSET                                0U
#define USB__OTGCMD__SS_HOST_DISABLED_SET_MASK                       0x00080000U
#define USB__OTGCMD__SS_HOST_DISABLED_SET_SHIFT                              19U
#define USB__OTGCMD__SS_HOST_DISABLED_SET_WIDTH                               1U
#define USB__OTGCMD__SS_HOST_DISABLED_SET_WOCLR                               0U
#define USB__OTGCMD__SS_HOST_DISABLED_SET_WOSET                               0U
#define USB__OTGCMD__SS_HOST_DISABLED_CLR_MASK                       0x00100000U
#define USB__OTGCMD__SS_HOST_DISABLED_CLR_SHIFT                              20U
#define USB__OTGCMD__SS_HOST_DISABLED_CLR_WIDTH                               1U
#define USB__OTGCMD__SS_HOST_DISABLED_CLR_WOCLR                               0U
#define USB__OTGCMD__SS_HOST_DISABLED_CLR_WOSET                               0U
#define USB__OTGCMD__SS_PERIPH_DISABLED_SET_MASK                     0x00200000U
#define USB__OTGCMD__SS_PERIPH_DISABLED_SET_SHIFT                            21U
#define USB__OTGCMD__SS_PERIPH_DISABLED_SET_WIDTH                             1U
#define USB__OTGCMD__SS_PERIPH_DISABLED_SET_WOCLR                             0U
#define USB__OTGCMD__SS_PERIPH_DISABLED_SET_WOSET                             0U
#define USB__OTGCMD__SS_PERIPH_DISABLED_CLR_MASK                     0x00400000U
#define USB__OTGCMD__SS_PERIPH_DISABLED_CLR_SHIFT                            22U
#define USB__OTGCMD__SS_PERIPH_DISABLED_CLR_WIDTH                             1U
#define USB__OTGCMD__SS_PERIPH_DISABLED_CLR_WOCLR                             0U
#define USB__OTGCMD__SS_PERIPH_DISABLED_CLR_WOSET                             0U
#define USB__OTGCMD__A_SET_B_HNP_EN_SET_MASK                         0x00800000U
#define USB__OTGCMD__A_SET_B_HNP_EN_SET_SHIFT                                23U
#define USB__OTGCMD__A_SET_B_HNP_EN_SET_WIDTH                                 1U
#define USB__OTGCMD__A_SET_B_HNP_EN_SET_WOCLR                                 0U
#define USB__OTGCMD__A_SET_B_HNP_EN_SET_WOSET                                 0U
#define USB__OTGCMD__A_SET_B_HNP_EN_CLR_MASK                         0x01000000U
#define USB__OTGCMD__A_SET_B_HNP_EN_CLR_SHIFT                                24U
#define USB__OTGCMD__A_SET_B_HNP_EN_CLR_WIDTH                                 1U
#define USB__OTGCMD__A_SET_B_HNP_EN_CLR_WOCLR                                 0U
#define USB__OTGCMD__A_SET_B_HNP_EN_CLR_WOSET                                 0U
#define USB__OTGCMD__B_HNP_EN_SET_MASK                               0x02000000U
#define USB__OTGCMD__B_HNP_EN_SET_SHIFT                                      25U
#define USB__OTGCMD__B_HNP_EN_SET_WIDTH                                       1U
#define USB__OTGCMD__B_HNP_EN_SET_WOCLR                                       0U
#define USB__OTGCMD__B_HNP_EN_SET_WOSET                                       0U
#define USB__OTGCMD__B_HNP_EN_CLR_MASK                               0x04000000U
#define USB__OTGCMD__B_HNP_EN_CLR_SHIFT                                      26U
#define USB__OTGCMD__B_HNP_EN_CLR_WIDTH                                       1U
#define USB__OTGCMD__B_HNP_EN_CLR_WOCLR                                       0U
#define USB__OTGCMD__B_HNP_EN_CLR_WOSET                                       0U
#define USB__OTGCMD__OTG2_SWITCH_TO_PERIPH_MASK                      0x08000000U
#define USB__OTGCMD__OTG2_SWITCH_TO_PERIPH_SHIFT                             27U
#define USB__OTGCMD__OTG2_SWITCH_TO_PERIPH_WIDTH                              1U
#define USB__OTGCMD__OTG2_SWITCH_TO_PERIPH_WOCLR                              0U
#define USB__OTGCMD__OTG2_SWITCH_TO_PERIPH_WOSET                              0U
#define USB__OTGCMD__INIT_SRP_MASK                                   0x10000000U
#define USB__OTGCMD__INIT_SRP_SHIFT                                          28U
#define USB__OTGCMD__INIT_SRP_WIDTH                                           1U
#define USB__OTGCMD__INIT_SRP_WOCLR                                           0U
#define USB__OTGCMD__INIT_SRP_WOSET                                           0U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_SET_MASK                     0x20000000U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_SET_SHIFT                            29U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_SET_WIDTH                             1U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_SET_WOCLR                             0U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_SET_WOSET                             0U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_MASK                     0x40000000U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_SHIFT                            30U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_WIDTH                             1U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_WOCLR                             0U
#define USB__OTGCMD__DEV_VBUS_DEB_SHORT_CLR_WOSET                             0U
#define USB__OTGCMD__RSVD2_MASK                                      0x80000000U
#define USB__OTGCMD__RSVD2_SHIFT                                             31U
#define USB__OTGCMD__RSVD2_WIDTH                                              1U
#define USB__OTGCMD__RSVD2_WOCLR                                              0U
#define USB__OTGCMD__RSVD2_WOSET                                              0U

#define USB__OTGSTS_READ_MASK                                        0xFFFFFFFFU
#define USB__OTGSTS_WRITE_MASK                                       0xFFFFFFFFU
#define USB__OTGSTS__ID_VALUE_MASK                                   0x00000001U
#define USB__OTGSTS__ID_VALUE_SHIFT                                           0U
#define USB__OTGSTS__ID_VALUE_WIDTH                                           1U
#define USB__OTGSTS__ID_VALUE_WOCLR                                           0U
#define USB__OTGSTS__ID_VALUE_WOSET                                           0U
#define USB__OTGSTS__VBUS_VALID_MASK                                 0x00000002U
#define USB__OTGSTS__VBUS_VALID_SHIFT                                         1U
#define USB__OTGSTS__VBUS_VALID_WIDTH                                         1U
#define USB__OTGSTS__VBUS_VALID_WOCLR                                         0U
#define USB__OTGSTS__VBUS_VALID_WOSET                                         0U
#define USB__OTGSTS__SESSION_VALID_MASK                              0x00000004U
#define USB__OTGSTS__SESSION_VALID_SHIFT                                      2U
#define USB__OTGSTS__SESSION_VALID_WIDTH                                      1U
#define USB__OTGSTS__SESSION_VALID_WOCLR                                      0U
#define USB__OTGSTS__SESSION_VALID_WOSET                                      0U
#define USB__OTGSTS__DEV_ACTIVE_MASK                                 0x00000008U
#define USB__OTGSTS__DEV_ACTIVE_SHIFT                                         3U
#define USB__OTGSTS__DEV_ACTIVE_WIDTH                                         1U
#define USB__OTGSTS__DEV_ACTIVE_WOCLR                                         0U
#define USB__OTGSTS__DEV_ACTIVE_WOSET                                         0U
#define USB__OTGSTS__HOST_ACTIVE_MASK                                0x00000010U
#define USB__OTGSTS__HOST_ACTIVE_SHIFT                                        4U
#define USB__OTGSTS__HOST_ACTIVE_WIDTH                                        1U
#define USB__OTGSTS__HOST_ACTIVE_WOCLR                                        0U
#define USB__OTGSTS__HOST_ACTIVE_WOSET                                        0U
#define USB__OTGSTS__OTG_IS_ENABLED_MASK                             0x00000020U
#define USB__OTGSTS__OTG_IS_ENABLED_SHIFT                                     5U
#define USB__OTGSTS__OTG_IS_ENABLED_WIDTH                                     1U
#define USB__OTGSTS__OTG_IS_ENABLED_WOCLR                                     0U
#define USB__OTGSTS__OTG_IS_ENABLED_WOSET                                     0U
#define USB__OTGSTS__OTG_MODE_MASK                                   0x00000040U
#define USB__OTGSTS__OTG_MODE_SHIFT                                           6U
#define USB__OTGSTS__OTG_MODE_WIDTH                                           1U
#define USB__OTGSTS__OTG_MODE_WOCLR                                           0U
#define USB__OTGSTS__OTG_MODE_WOSET                                           0U
#define USB__OTGSTS__SS_HOST_DISABLED_MASK                           0x00000080U
#define USB__OTGSTS__SS_HOST_DISABLED_SHIFT                                   7U
#define USB__OTGSTS__SS_HOST_DISABLED_WIDTH                                   1U
#define USB__OTGSTS__SS_HOST_DISABLED_WOCLR                                   0U
#define USB__OTGSTS__SS_HOST_DISABLED_WOSET                                   0U
#define USB__OTGSTS__SS_PERIPH_DISABLED_MASK                         0x00000100U
#define USB__OTGSTS__SS_PERIPH_DISABLED_SHIFT                                 8U
#define USB__OTGSTS__SS_PERIPH_DISABLED_WIDTH                                 1U
#define USB__OTGSTS__SS_PERIPH_DISABLED_WOCLR                                 0U
#define USB__OTGSTS__SS_PERIPH_DISABLED_WOSET                                 0U
#define USB__OTGSTS__DEV_VBUS_DEB_SHORT_MASK                         0x00000200U
#define USB__OTGSTS__DEV_VBUS_DEB_SHORT_SHIFT                                 9U
#define USB__OTGSTS__DEV_VBUS_DEB_SHORT_WIDTH                                 1U
#define USB__OTGSTS__DEV_VBUS_DEB_SHORT_WOCLR                                 0U
#define USB__OTGSTS__DEV_VBUS_DEB_SHORT_WOSET                                 0U
#define USB__OTGSTS__DEV_SESS_VLD_USE_MASK                           0x00000400U
#define USB__OTGSTS__DEV_SESS_VLD_USE_SHIFT                                  10U
#define USB__OTGSTS__DEV_SESS_VLD_USE_WIDTH                                   1U
#define USB__OTGSTS__DEV_SESS_VLD_USE_WOCLR                                   0U
#define USB__OTGSTS__DEV_SESS_VLD_USE_WOSET                                   0U
#define USB__OTGSTS__OTG_NRDY_MASK                                   0x00000800U
#define USB__OTGSTS__OTG_NRDY_SHIFT                                          11U
#define USB__OTGSTS__OTG_NRDY_WIDTH                                           1U
#define USB__OTGSTS__OTG_NRDY_WOCLR                                           0U
#define USB__OTGSTS__OTG_NRDY_WOSET                                           0U
#define USB__OTGSTS__STRAP_MASK                                      0x00007000U
#define USB__OTGSTS__STRAP_SHIFT                                             12U
#define USB__OTGSTS__STRAP_WIDTH                                              3U
#define USB__OTGSTS__H_WRST_FOR_SWAP_MASK                            0x00008000U
#define USB__OTGSTS__H_WRST_FOR_SWAP_SHIFT                                   15U
#define USB__OTGSTS__H_WRST_FOR_SWAP_WIDTH                                    1U
#define USB__OTGSTS__H_WRST_FOR_SWAP_WOCLR                                    0U
#define USB__OTGSTS__H_WRST_FOR_SWAP_WOSET                                    0U
#define USB__OTGSTS__DEV_DEVEN_FORCE_MASK                            0x00010000U
#define USB__OTGSTS__DEV_DEVEN_FORCE_SHIFT                                   16U
#define USB__OTGSTS__DEV_DEVEN_FORCE_WIDTH                                    1U
#define USB__OTGSTS__DEV_DEVEN_FORCE_WOCLR                                    0U
#define USB__OTGSTS__DEV_DEVEN_FORCE_WOSET                                    0U
#define USB__OTGSTS__D_WRST_FOR_SWAP_MASK                            0x00020000U
#define USB__OTGSTS__D_WRST_FOR_SWAP_SHIFT                                   17U
#define USB__OTGSTS__D_WRST_FOR_SWAP_WIDTH                                    1U
#define USB__OTGSTS__D_WRST_FOR_SWAP_WOCLR                                    0U
#define USB__OTGSTS__D_WRST_FOR_SWAP_WOSET                                    0U
#define USB__OTGSTS__SRP_INITIAL_CONDITION_MET_MASK                  0x00040000U
#define USB__OTGSTS__SRP_INITIAL_CONDITION_MET_SHIFT                         18U
#define USB__OTGSTS__SRP_INITIAL_CONDITION_MET_WIDTH                          1U
#define USB__OTGSTS__SRP_INITIAL_CONDITION_MET_WOCLR                          0U
#define USB__OTGSTS__SRP_INITIAL_CONDITION_MET_WOSET                          0U
#define USB__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_MASK                  0x00080000U
#define USB__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_SHIFT                         19U
#define USB__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_WIDTH                          1U
#define USB__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_WOCLR                          0U
#define USB__OTGSTS__SRP_DET_NOT_COMPLIANT_DEV_WOSET                          0U
#define USB__OTGSTS__LINESTATE_MASK                                  0x00300000U
#define USB__OTGSTS__LINESTATE_SHIFT                                         20U
#define USB__OTGSTS__LINESTATE_WIDTH                                          2U
#define USB__OTGSTS__RSVD3_MASK                                      0x00400000U
#define USB__OTGSTS__RSVD3_SHIFT                                             22U
#define USB__OTGSTS__RSVD3_WIDTH                                              1U
#define USB__OTGSTS__RSVD3_WOCLR                                              0U
#define USB__OTGSTS__RSVD3_WOSET                                              0U
#define USB__OTGSTS__A_SET_B_HNP_EN_MASK                             0x00800000U
#define USB__OTGSTS__A_SET_B_HNP_EN_SHIFT                                    23U
#define USB__OTGSTS__A_SET_B_HNP_EN_WIDTH                                     1U
#define USB__OTGSTS__A_SET_B_HNP_EN_WOCLR                                     0U
#define USB__OTGSTS__A_SET_B_HNP_EN_WOSET                                     0U
#define USB__OTGSTS__RSVD4_MASK                                      0x01000000U
#define USB__OTGSTS__RSVD4_SHIFT                                             24U
#define USB__OTGSTS__RSVD4_WIDTH                                              1U
#define USB__OTGSTS__RSVD4_WOCLR                                              0U
#define USB__OTGSTS__RSVD4_WOSET                                              0U
#define USB__OTGSTS__B_HNP_EN_MASK                                   0x02000000U
#define USB__OTGSTS__B_HNP_EN_SHIFT                                          25U
#define USB__OTGSTS__B_HNP_EN_WIDTH                                           1U
#define USB__OTGSTS__B_HNP_EN_WOCLR                                           0U
#define USB__OTGSTS__B_HNP_EN_WOSET                                           0U
#define USB__OTGSTS__XHC_READY_MASK                                  0x04000000U
#define USB__OTGSTS__XHC_READY_SHIFT                                         26U
#define USB__OTGSTS__XHC_READY_WIDTH                                          1U
#define USB__OTGSTS__XHC_READY_WOCLR                                          0U
#define USB__OTGSTS__XHC_READY_WOSET                                          0U
#define USB__OTGSTS__DEV_READY_MASK                                  0x08000000U
#define USB__OTGSTS__DEV_READY_SHIFT                                         27U
#define USB__OTGSTS__DEV_READY_WIDTH                                          1U
#define USB__OTGSTS__DEV_READY_WOCLR                                          0U
#define USB__OTGSTS__DEV_READY_WOSET                                          0U
#define USB__OTGSTS__IDDIG_PHY_MASK                                  0x10000000U
#define USB__OTGSTS__IDDIG_PHY_SHIFT                                         28U
#define USB__OTGSTS__IDDIG_PHY_WIDTH                                          1U
#define USB__OTGSTS__IDDIG_PHY_WOCLR                                          0U
#define USB__OTGSTS__IDDIG_PHY_WOSET                                          0U
#define USB__OTGSTS__HOST_DISCONNECT_PHY_MASK                        0x20000000U
#define USB__OTGSTS__HOST_DISCONNECT_PHY_SHIFT                               29U
#define USB__OTGSTS__HOST_DISCONNECT_PHY_WIDTH                                1U
#define USB__OTGSTS__HOST_DISCONNECT_PHY_WOCLR                                0U
#define USB__OTGSTS__HOST_DISCONNECT_PHY_WOSET                                0U
#define USB__OTGSTS__SESS_VALID_PHY_MASK                             0x40000000U
#define USB__OTGSTS__SESS_VALID_PHY_SHIFT                                    30U
#define USB__OTGSTS__SESS_VALID_PHY_WIDTH                                     1U
#define USB__OTGSTS__SESS_VALID_PHY_WOCLR                                     0U
#define USB__OTGSTS__SESS_VALID_PHY_WOSET                                     0U
#define USB__OTGSTS__VBUS_VALID_PHY_MASK                             0x80000000U
#define USB__OTGSTS__VBUS_VALID_PHY_SHIFT                                    31U
#define USB__OTGSTS__VBUS_VALID_PHY_WIDTH                                     1U
#define USB__OTGSTS__VBUS_VALID_PHY_WOCLR                                     0U
#define USB__OTGSTS__VBUS_VALID_PHY_WOSET                                     0U

#define USB__OTGSTATE_READ_MASK                                      0xFFFFFFFFU
#define USB__OTGSTATE_WRITE_MASK                                     0xFFFFFFFFU
#define USB__OTGSTATE__DEV_OTG_STATE_MASK                            0x00000007U
#define USB__OTGSTATE__DEV_OTG_STATE_SHIFT                                    0U
#define USB__OTGSTATE__DEV_OTG_STATE_WIDTH                                    3U
#define USB__OTGSTATE__HOST_OTG_STATE_MASK                           0x00000038U
#define USB__OTGSTATE__HOST_OTG_STATE_SHIFT                                   3U
#define USB__OTGSTATE__HOST_OTG_STATE_WIDTH                                   3U
#define USB__OTGSTATE__RSVD1_MASK                                    0x000000C0U
#define USB__OTGSTATE__RSVD1_SHIFT                                            6U
#define USB__OTGSTATE__RSVD1_WIDTH                                            2U
#define USB__OTGSTATE__APB_AXI_CTRL_MASK                             0x00000300U
#define USB__OTGSTATE__APB_AXI_CTRL_SHIFT                                     8U
#define USB__OTGSTATE__APB_AXI_CTRL_WIDTH                                     2U
#define USB__OTGSTATE__PIPE_CTRL_MASK                                0x00000C00U
#define USB__OTGSTATE__PIPE_CTRL_SHIFT                                       10U
#define USB__OTGSTATE__PIPE_CTRL_WIDTH                                        2U
#define USB__OTGSTATE__UTMI_CTRL_MASK                                0x00003000U
#define USB__OTGSTATE__UTMI_CTRL_SHIFT                                       12U
#define USB__OTGSTATE__UTMI_CTRL_WIDTH                                        2U
#define USB__OTGSTATE__RSVD2_MASK                                    0x0000C000U
#define USB__OTGSTATE__RSVD2_SHIFT                                           14U
#define USB__OTGSTATE__RSVD2_WIDTH                                            2U
#define USB__OTGSTATE__DEV_POWER_STATE_MASK                          0x00070000U
#define USB__OTGSTATE__DEV_POWER_STATE_SHIFT                                 16U
#define USB__OTGSTATE__DEV_POWER_STATE_WIDTH                                  3U
#define USB__OTGSTATE__HOST_POWER_STATE_MASK                         0x00380000U
#define USB__OTGSTATE__HOST_POWER_STATE_SHIFT                                19U
#define USB__OTGSTATE__HOST_POWER_STATE_WIDTH                                 3U
#define USB__OTGSTATE__RSVD3_MASK                                    0xFFC00000U
#define USB__OTGSTATE__RSVD3_SHIFT                                           22U
#define USB__OTGSTATE__RSVD3_WIDTH                                           10U

#define USB__OTGIEN_READ_MASK                                        0xFFFFFFFFU
#define USB__OTGIEN_WRITE_MASK                                       0xFFFFFFFFU
#define USB__OTGIEN__ID_CHANGE_INT_EN_MASK                           0x00000001U
#define USB__OTGIEN__ID_CHANGE_INT_EN_SHIFT                                   0U
#define USB__OTGIEN__ID_CHANGE_INT_EN_WIDTH                                   1U
#define USB__OTGIEN__ID_CHANGE_INT_EN_WOCLR                                   0U
#define USB__OTGIEN__ID_CHANGE_INT_EN_WOSET                                   0U
#define USB__OTGIEN__VBUS_ON_FAILED_INT_EN_MASK                      0x00000002U
#define USB__OTGIEN__VBUS_ON_FAILED_INT_EN_SHIFT                              1U
#define USB__OTGIEN__VBUS_ON_FAILED_INT_EN_WIDTH                              1U
#define USB__OTGIEN__VBUS_ON_FAILED_INT_EN_WOCLR                              0U
#define USB__OTGIEN__VBUS_ON_FAILED_INT_EN_WOSET                              0U
#define USB__OTGIEN__OTGSESSVALID_RISE_INT_EN_MASK                   0x00000004U
#define USB__OTGIEN__OTGSESSVALID_RISE_INT_EN_SHIFT                           2U
#define USB__OTGIEN__OTGSESSVALID_RISE_INT_EN_WIDTH                           1U
#define USB__OTGIEN__OTGSESSVALID_RISE_INT_EN_WOCLR                           0U
#define USB__OTGIEN__OTGSESSVALID_RISE_INT_EN_WOSET                           0U
#define USB__OTGIEN__OTGSESSVALID_FALL_INT_EN_MASK                   0x00000008U
#define USB__OTGIEN__OTGSESSVALID_FALL_INT_EN_SHIFT                           3U
#define USB__OTGIEN__OTGSESSVALID_FALL_INT_EN_WIDTH                           1U
#define USB__OTGIEN__OTGSESSVALID_FALL_INT_EN_WOCLR                           0U
#define USB__OTGIEN__OTGSESSVALID_FALL_INT_EN_WOSET                           0U
#define USB__OTGIEN__VBUSVALID_RISE_INT_EN_MASK                      0x00000010U
#define USB__OTGIEN__VBUSVALID_RISE_INT_EN_SHIFT                              4U
#define USB__OTGIEN__VBUSVALID_RISE_INT_EN_WIDTH                              1U
#define USB__OTGIEN__VBUSVALID_RISE_INT_EN_WOCLR                              0U
#define USB__OTGIEN__VBUSVALID_RISE_INT_EN_WOSET                              0U
#define USB__OTGIEN__VBUSVALID_FALL_INT_EN_MASK                      0x00000020U
#define USB__OTGIEN__VBUSVALID_FALL_INT_EN_SHIFT                              5U
#define USB__OTGIEN__VBUSVALID_FALL_INT_EN_WIDTH                              1U
#define USB__OTGIEN__VBUSVALID_FALL_INT_EN_WOCLR                              0U
#define USB__OTGIEN__VBUSVALID_FALL_INT_EN_WOSET                              0U
#define USB__OTGIEN__SENSE_RISE_INT_EN_MASK                          0x00000040U
#define USB__OTGIEN__SENSE_RISE_INT_EN_SHIFT                                  6U
#define USB__OTGIEN__SENSE_RISE_INT_EN_WIDTH                                  1U
#define USB__OTGIEN__SENSE_RISE_INT_EN_WOCLR                                  0U
#define USB__OTGIEN__SENSE_RISE_INT_EN_WOSET                                  0U
#define USB__OTGIEN__PROBE_RISE_INT_EN_MASK                          0x00000080U
#define USB__OTGIEN__PROBE_RISE_INT_EN_SHIFT                                  7U
#define USB__OTGIEN__PROBE_RISE_INT_EN_WIDTH                                  1U
#define USB__OTGIEN__PROBE_RISE_INT_EN_WOCLR                                  0U
#define USB__OTGIEN__PROBE_RISE_INT_EN_WOSET                                  0U
#define USB__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_MASK                 0x00000100U
#define USB__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_SHIFT                         8U
#define USB__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_WIDTH                         1U
#define USB__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_WOCLR                         0U
#define USB__OTGIEN__ADP_PROBE_COMPLETED_INT_EN_WOSET                         0U
#define USB__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_MASK                  0x00000200U
#define USB__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_SHIFT                          9U
#define USB__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_WIDTH                          1U
#define USB__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_WOCLR                          0U
#define USB__OTGIEN__TA_AIDL_BDIS_TMOUT_INT_EN_WOSET                          0U
#define USB__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_MASK                  0x00000400U
#define USB__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_SHIFT                         10U
#define USB__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_WIDTH                          1U
#define USB__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_WOCLR                          0U
#define USB__OTGIEN__TA_BIDL_ADIS_TMOUT_INT_EN_WOSET                          0U
#define USB__OTGIEN__SRP_DET_INT_EN_MASK                             0x00000800U
#define USB__OTGIEN__SRP_DET_INT_EN_SHIFT                                    11U
#define USB__OTGIEN__SRP_DET_INT_EN_WIDTH                                     1U
#define USB__OTGIEN__SRP_DET_INT_EN_WOCLR                                     0U
#define USB__OTGIEN__SRP_DET_INT_EN_WOSET                                     0U
#define USB__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_MASK            0x00001000U
#define USB__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_SHIFT                   12U
#define USB__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_WIDTH                    1U
#define USB__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_WOCLR                    0U
#define USB__OTGIEN__SRP_NOT_COMP_DEV_REMOVED_INT_EN_WOSET                    0U
#define USB__OTGIEN__OVERCURRENT_INT_EN_MASK                         0x00002000U
#define USB__OTGIEN__OVERCURRENT_INT_EN_SHIFT                                13U
#define USB__OTGIEN__OVERCURRENT_INT_EN_WIDTH                                 1U
#define USB__OTGIEN__OVERCURRENT_INT_EN_WOCLR                                 0U
#define USB__OTGIEN__OVERCURRENT_INT_EN_WOSET                                 0U
#define USB__OTGIEN__SRP_FAIL_INT_EN_MASK                            0x00004000U
#define USB__OTGIEN__SRP_FAIL_INT_EN_SHIFT                                   14U
#define USB__OTGIEN__SRP_FAIL_INT_EN_WIDTH                                    1U
#define USB__OTGIEN__SRP_FAIL_INT_EN_WOCLR                                    0U
#define USB__OTGIEN__SRP_FAIL_INT_EN_WOSET                                    0U
#define USB__OTGIEN__SRP_CMPL_INT_EN_MASK                            0x00008000U
#define USB__OTGIEN__SRP_CMPL_INT_EN_SHIFT                                   15U
#define USB__OTGIEN__SRP_CMPL_INT_EN_WIDTH                                    1U
#define USB__OTGIEN__SRP_CMPL_INT_EN_WOCLR                                    0U
#define USB__OTGIEN__SRP_CMPL_INT_EN_WOSET                                    0U
#define USB__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_MASK                  0x00010000U
#define USB__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_SHIFT                         16U
#define USB__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_WIDTH                          1U
#define USB__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_WOCLR                          0U
#define USB__OTGIEN__TB_ASE0_BRST_TMOUT_INT_EN_WOSET                          0U
#define USB__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_MASK              0x00020000U
#define USB__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_SHIFT                     17U
#define USB__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_WIDTH                      1U
#define USB__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_WOCLR                      0U
#define USB__OTGIEN__TB_AIDL_BDIS_MIN_TMOUT_INT_EN_WOSET                      0U
#define USB__OTGIEN__TIMER_TMOUT_INT_EN_MASK                         0x00040000U
#define USB__OTGIEN__TIMER_TMOUT_INT_EN_SHIFT                                18U
#define USB__OTGIEN__TIMER_TMOUT_INT_EN_WIDTH                                 1U
#define USB__OTGIEN__TIMER_TMOUT_INT_EN_WOCLR                                 0U
#define USB__OTGIEN__TIMER_TMOUT_INT_EN_WOSET                                 0U
#define USB__OTGIEN__H_POLL_ENTRY_INT_EN_MASK                        0x00080000U
#define USB__OTGIEN__H_POLL_ENTRY_INT_EN_SHIFT                               19U
#define USB__OTGIEN__H_POLL_ENTRY_INT_EN_WIDTH                                1U
#define USB__OTGIEN__H_POLL_ENTRY_INT_EN_WOCLR                                0U
#define USB__OTGIEN__H_POLL_ENTRY_INT_EN_WOSET                                0U
#define USB__OTGIEN__H_WRST_GEN_CMPL_INT_EN_MASK                     0x00100000U
#define USB__OTGIEN__H_WRST_GEN_CMPL_INT_EN_SHIFT                            20U
#define USB__OTGIEN__H_WRST_GEN_CMPL_INT_EN_WIDTH                             1U
#define USB__OTGIEN__H_WRST_GEN_CMPL_INT_EN_WOCLR                             0U
#define USB__OTGIEN__H_WRST_GEN_CMPL_INT_EN_WOSET                             0U
#define USB__OTGIEN__RID_FLOAT_FALL_INT_EN_MASK                      0x00200000U
#define USB__OTGIEN__RID_FLOAT_FALL_INT_EN_SHIFT                             21U
#define USB__OTGIEN__RID_FLOAT_FALL_INT_EN_WIDTH                              1U
#define USB__OTGIEN__RID_FLOAT_FALL_INT_EN_WOCLR                              0U
#define USB__OTGIEN__RID_FLOAT_FALL_INT_EN_WOSET                              0U
#define USB__OTGIEN__RID_FLOAT_RISE_INT_EN_MASK                      0x00400000U
#define USB__OTGIEN__RID_FLOAT_RISE_INT_EN_SHIFT                             22U
#define USB__OTGIEN__RID_FLOAT_RISE_INT_EN_WIDTH                              1U
#define USB__OTGIEN__RID_FLOAT_RISE_INT_EN_WOCLR                              0U
#define USB__OTGIEN__RID_FLOAT_RISE_INT_EN_WOSET                              0U
#define USB__OTGIEN__RID_GND_RISE_INT_EN_MASK                        0x00800000U
#define USB__OTGIEN__RID_GND_RISE_INT_EN_SHIFT                               23U
#define USB__OTGIEN__RID_GND_RISE_INT_EN_WIDTH                                1U
#define USB__OTGIEN__RID_GND_RISE_INT_EN_WOCLR                                0U
#define USB__OTGIEN__RID_GND_RISE_INT_EN_WOSET                                0U
#define USB__OTGIEN__RID_C_RISE_INT_EN_MASK                          0x01000000U
#define USB__OTGIEN__RID_C_RISE_INT_EN_SHIFT                                 24U
#define USB__OTGIEN__RID_C_RISE_INT_EN_WIDTH                                  1U
#define USB__OTGIEN__RID_C_RISE_INT_EN_WOCLR                                  0U
#define USB__OTGIEN__RID_C_RISE_INT_EN_WOSET                                  0U
#define USB__OTGIEN__RID_B_RISE_INT_EN_MASK                          0x02000000U
#define USB__OTGIEN__RID_B_RISE_INT_EN_SHIFT                                 25U
#define USB__OTGIEN__RID_B_RISE_INT_EN_WIDTH                                  1U
#define USB__OTGIEN__RID_B_RISE_INT_EN_WOCLR                                  0U
#define USB__OTGIEN__RID_B_RISE_INT_EN_WOSET                                  0U
#define USB__OTGIEN__RID_A_RISE_INT_EN_MASK                          0x04000000U
#define USB__OTGIEN__RID_A_RISE_INT_EN_SHIFT                                 26U
#define USB__OTGIEN__RID_A_RISE_INT_EN_WIDTH                                  1U
#define USB__OTGIEN__RID_A_RISE_INT_EN_WOCLR                                  0U
#define USB__OTGIEN__RID_A_RISE_INT_EN_WOSET                                  0U
#define USB__OTGIEN__DM_VDAT_REF_RISE_INT_EN_MASK                    0x08000000U
#define USB__OTGIEN__DM_VDAT_REF_RISE_INT_EN_SHIFT                           27U
#define USB__OTGIEN__DM_VDAT_REF_RISE_INT_EN_WIDTH                            1U
#define USB__OTGIEN__DM_VDAT_REF_RISE_INT_EN_WOCLR                            0U
#define USB__OTGIEN__DM_VDAT_REF_RISE_INT_EN_WOSET                            0U
#define USB__OTGIEN__DP_VDAT_REF_RISE_INT_EN_MASK                    0x10000000U
#define USB__OTGIEN__DP_VDAT_REF_RISE_INT_EN_SHIFT                           28U
#define USB__OTGIEN__DP_VDAT_REF_RISE_INT_EN_WIDTH                            1U
#define USB__OTGIEN__DP_VDAT_REF_RISE_INT_EN_WOCLR                            0U
#define USB__OTGIEN__DP_VDAT_REF_RISE_INT_EN_WOSET                            0U
#define USB__OTGIEN__DCD_COMP_RISE_INT_EN_MASK                       0x20000000U
#define USB__OTGIEN__DCD_COMP_RISE_INT_EN_SHIFT                              29U
#define USB__OTGIEN__DCD_COMP_RISE_INT_EN_WIDTH                               1U
#define USB__OTGIEN__DCD_COMP_RISE_INT_EN_WOCLR                               0U
#define USB__OTGIEN__DCD_COMP_RISE_INT_EN_WOSET                               0U
#define USB__OTGIEN__DCD_COMP_FALL_INT_EN_MASK                       0x40000000U
#define USB__OTGIEN__DCD_COMP_FALL_INT_EN_SHIFT                              30U
#define USB__OTGIEN__DCD_COMP_FALL_INT_EN_WIDTH                               1U
#define USB__OTGIEN__DCD_COMP_FALL_INT_EN_WOCLR                               0U
#define USB__OTGIEN__DCD_COMP_FALL_INT_EN_WOSET                               0U
#define USB__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_MASK                   0x80000000U
#define USB__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_SHIFT                          31U
#define USB__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_WIDTH                           1U
#define USB__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_WOCLR                           0U
#define USB__OTGIEN__DM_VLGC_COMP_RISE_INT_EN_WOSET                           0U

#define USB__OTGIVECT_READ_MASK                                      0xFFFFFFFFU
#define USB__OTGIVECT_WRITE_MASK                                     0xFFFFFFFFU
#define USB__OTGIVECT_WOCLR_MASK                                     0xFFFFFFFFU
#define USB__OTGIVECT__ID_CHANGE_INT_MASK                            0x00000001U
#define USB__OTGIVECT__ID_CHANGE_INT_SHIFT                                    0U
#define USB__OTGIVECT__ID_CHANGE_INT_WIDTH                                    1U
#define USB__OTGIVECT__ID_CHANGE_INT_WOCLR                                    1U
#define USB__OTGIVECT__ID_CHANGE_INT_WOSET                                    0U
#define USB__OTGIVECT__VBUS_ON_FAILED_INT_MASK                       0x00000002U
#define USB__OTGIVECT__VBUS_ON_FAILED_INT_SHIFT                               1U
#define USB__OTGIVECT__VBUS_ON_FAILED_INT_WIDTH                               1U
#define USB__OTGIVECT__VBUS_ON_FAILED_INT_WOCLR                               1U
#define USB__OTGIVECT__VBUS_ON_FAILED_INT_WOSET                               0U
#define USB__OTGIVECT__OTGSESSVALID_RISE_INT_MASK                    0x00000004U
#define USB__OTGIVECT__OTGSESSVALID_RISE_INT_SHIFT                            2U
#define USB__OTGIVECT__OTGSESSVALID_RISE_INT_WIDTH                            1U
#define USB__OTGIVECT__OTGSESSVALID_RISE_INT_WOCLR                            1U
#define USB__OTGIVECT__OTGSESSVALID_RISE_INT_WOSET                            0U
#define USB__OTGIVECT__OTGSESSVALID_FALL_INT_MASK                    0x00000008U
#define USB__OTGIVECT__OTGSESSVALID_FALL_INT_SHIFT                            3U
#define USB__OTGIVECT__OTGSESSVALID_FALL_INT_WIDTH                            1U
#define USB__OTGIVECT__OTGSESSVALID_FALL_INT_WOCLR                            1U
#define USB__OTGIVECT__OTGSESSVALID_FALL_INT_WOSET                            0U
#define USB__OTGIVECT__VBUSVALID_RISE_INT_MASK                       0x00000010U
#define USB__OTGIVECT__VBUSVALID_RISE_INT_SHIFT                               4U
#define USB__OTGIVECT__VBUSVALID_RISE_INT_WIDTH                               1U
#define USB__OTGIVECT__VBUSVALID_RISE_INT_WOCLR                               1U
#define USB__OTGIVECT__VBUSVALID_RISE_INT_WOSET                               0U
#define USB__OTGIVECT__VBUSVALID_FALL_INT_MASK                       0x00000020U
#define USB__OTGIVECT__VBUSVALID_FALL_INT_SHIFT                               5U
#define USB__OTGIVECT__VBUSVALID_FALL_INT_WIDTH                               1U
#define USB__OTGIVECT__VBUSVALID_FALL_INT_WOCLR                               1U
#define USB__OTGIVECT__VBUSVALID_FALL_INT_WOSET                               0U
#define USB__OTGIVECT__SENSE_RISE_INT_MASK                           0x00000040U
#define USB__OTGIVECT__SENSE_RISE_INT_SHIFT                                   6U
#define USB__OTGIVECT__SENSE_RISE_INT_WIDTH                                   1U
#define USB__OTGIVECT__SENSE_RISE_INT_WOCLR                                   1U
#define USB__OTGIVECT__SENSE_RISE_INT_WOSET                                   0U
#define USB__OTGIVECT__PROBE_RISE_INT_MASK                           0x00000080U
#define USB__OTGIVECT__PROBE_RISE_INT_SHIFT                                   7U
#define USB__OTGIVECT__PROBE_RISE_INT_WIDTH                                   1U
#define USB__OTGIVECT__PROBE_RISE_INT_WOCLR                                   1U
#define USB__OTGIVECT__PROBE_RISE_INT_WOSET                                   0U
#define USB__OTGIVECT__ADP_PROBE_COMPLETED_INT_MASK                  0x00000100U
#define USB__OTGIVECT__ADP_PROBE_COMPLETED_INT_SHIFT                          8U
#define USB__OTGIVECT__ADP_PROBE_COMPLETED_INT_WIDTH                          1U
#define USB__OTGIVECT__ADP_PROBE_COMPLETED_INT_WOCLR                          1U
#define USB__OTGIVECT__ADP_PROBE_COMPLETED_INT_WOSET                          0U
#define USB__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_MASK                   0x00000200U
#define USB__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_SHIFT                           9U
#define USB__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_WIDTH                           1U
#define USB__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_WOCLR                           1U
#define USB__OTGIVECT__TA_AIDL_BDIS_TMOUT_INT_WOSET                           0U
#define USB__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_MASK                   0x00000400U
#define USB__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_SHIFT                          10U
#define USB__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_WIDTH                           1U
#define USB__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_WOCLR                           1U
#define USB__OTGIVECT__TA_BIDL_ADIS_TMOUT_INT_WOSET                           0U
#define USB__OTGIVECT__SRP_DET_INT_MASK                              0x00000800U
#define USB__OTGIVECT__SRP_DET_INT_SHIFT                                     11U
#define USB__OTGIVECT__SRP_DET_INT_WIDTH                                      1U
#define USB__OTGIVECT__SRP_DET_INT_WOCLR                                      1U
#define USB__OTGIVECT__SRP_DET_INT_WOSET                                      0U
#define USB__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_MASK             0x00001000U
#define USB__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_SHIFT                    12U
#define USB__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_WIDTH                     1U
#define USB__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_WOCLR                     1U
#define USB__OTGIVECT__SRP_NOT_COMP_DEV_REMOVED_INT_WOSET                     0U
#define USB__OTGIVECT__OVERCURRENT_INT_MASK                          0x00002000U
#define USB__OTGIVECT__OVERCURRENT_INT_SHIFT                                 13U
#define USB__OTGIVECT__OVERCURRENT_INT_WIDTH                                  1U
#define USB__OTGIVECT__OVERCURRENT_INT_WOCLR                                  1U
#define USB__OTGIVECT__OVERCURRENT_INT_WOSET                                  0U
#define USB__OTGIVECT__SRP_FAIL_INT_MASK                             0x00004000U
#define USB__OTGIVECT__SRP_FAIL_INT_SHIFT                                    14U
#define USB__OTGIVECT__SRP_FAIL_INT_WIDTH                                     1U
#define USB__OTGIVECT__SRP_FAIL_INT_WOCLR                                     1U
#define USB__OTGIVECT__SRP_FAIL_INT_WOSET                                     0U
#define USB__OTGIVECT__SRP_CMPL_INT_MASK                             0x00008000U
#define USB__OTGIVECT__SRP_CMPL_INT_SHIFT                                    15U
#define USB__OTGIVECT__SRP_CMPL_INT_WIDTH                                     1U
#define USB__OTGIVECT__SRP_CMPL_INT_WOCLR                                     1U
#define USB__OTGIVECT__SRP_CMPL_INT_WOSET                                     0U
#define USB__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_MASK                   0x00010000U
#define USB__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_SHIFT                          16U
#define USB__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_WIDTH                           1U
#define USB__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_WOCLR                           1U
#define USB__OTGIVECT__TB_ASE0_BRST_TMOUT_INT_WOSET                           0U
#define USB__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_MASK               0x00020000U
#define USB__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_SHIFT                      17U
#define USB__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_WIDTH                       1U
#define USB__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_WOCLR                       1U
#define USB__OTGIVECT__TB_AIDL_BDIS_MIN_TMOUT_INT_WOSET                       0U
#define USB__OTGIVECT__TIMER_TMOUT_INT_MASK                          0x00040000U
#define USB__OTGIVECT__TIMER_TMOUT_INT_SHIFT                                 18U
#define USB__OTGIVECT__TIMER_TMOUT_INT_WIDTH                                  1U
#define USB__OTGIVECT__TIMER_TMOUT_INT_WOCLR                                  1U
#define USB__OTGIVECT__TIMER_TMOUT_INT_WOSET                                  0U
#define USB__OTGIVECT__H_POLLTRY_INT_MASK                            0x00080000U
#define USB__OTGIVECT__H_POLLTRY_INT_SHIFT                                   19U
#define USB__OTGIVECT__H_POLLTRY_INT_WIDTH                                    1U
#define USB__OTGIVECT__H_POLLTRY_INT_WOCLR                                    1U
#define USB__OTGIVECT__H_POLLTRY_INT_WOSET                                    0U
#define USB__OTGIVECT__H_WRST_GEN_CMPL_INT_MASK                      0x00100000U
#define USB__OTGIVECT__H_WRST_GEN_CMPL_INT_SHIFT                             20U
#define USB__OTGIVECT__H_WRST_GEN_CMPL_INT_WIDTH                              1U
#define USB__OTGIVECT__H_WRST_GEN_CMPL_INT_WOCLR                              1U
#define USB__OTGIVECT__H_WRST_GEN_CMPL_INT_WOSET                              0U
#define USB__OTGIVECT__RID_FLOAT_FALL_INT_MASK                       0x00200000U
#define USB__OTGIVECT__RID_FLOAT_FALL_INT_SHIFT                              21U
#define USB__OTGIVECT__RID_FLOAT_FALL_INT_WIDTH                               1U
#define USB__OTGIVECT__RID_FLOAT_FALL_INT_WOCLR                               1U
#define USB__OTGIVECT__RID_FLOAT_FALL_INT_WOSET                               0U
#define USB__OTGIVECT__RID_FLOAT_RISE_INT_MASK                       0x00400000U
#define USB__OTGIVECT__RID_FLOAT_RISE_INT_SHIFT                              22U
#define USB__OTGIVECT__RID_FLOAT_RISE_INT_WIDTH                               1U
#define USB__OTGIVECT__RID_FLOAT_RISE_INT_WOCLR                               1U
#define USB__OTGIVECT__RID_FLOAT_RISE_INT_WOSET                               0U
#define USB__OTGIVECT__RID_GND_RISE_INT_MASK                         0x00800000U
#define USB__OTGIVECT__RID_GND_RISE_INT_SHIFT                                23U
#define USB__OTGIVECT__RID_GND_RISE_INT_WIDTH                                 1U
#define USB__OTGIVECT__RID_GND_RISE_INT_WOCLR                                 1U
#define USB__OTGIVECT__RID_GND_RISE_INT_WOSET                                 0U
#define USB__OTGIVECT__RID_C_RISE_INT_MASK                           0x01000000U
#define USB__OTGIVECT__RID_C_RISE_INT_SHIFT                                  24U
#define USB__OTGIVECT__RID_C_RISE_INT_WIDTH                                   1U
#define USB__OTGIVECT__RID_C_RISE_INT_WOCLR                                   1U
#define USB__OTGIVECT__RID_C_RISE_INT_WOSET                                   0U
#define USB__OTGIVECT__RID_B_RISE_INT_MASK                           0x02000000U
#define USB__OTGIVECT__RID_B_RISE_INT_SHIFT                                  25U
#define USB__OTGIVECT__RID_B_RISE_INT_WIDTH                                   1U
#define USB__OTGIVECT__RID_B_RISE_INT_WOCLR                                   1U
#define USB__OTGIVECT__RID_B_RISE_INT_WOSET                                   0U
#define USB__OTGIVECT__RID_A_RISE_INT_MASK                           0x04000000U
#define USB__OTGIVECT__RID_A_RISE_INT_SHIFT                                  26U
#define USB__OTGIVECT__RID_A_RISE_INT_WIDTH                                   1U
#define USB__OTGIVECT__RID_A_RISE_INT_WOCLR                                   1U
#define USB__OTGIVECT__RID_A_RISE_INT_WOSET                                   0U
#define USB__OTGIVECT__DM_VDAT_REF_RISE_INT_MASK                     0x08000000U
#define USB__OTGIVECT__DM_VDAT_REF_RISE_INT_SHIFT                            27U
#define USB__OTGIVECT__DM_VDAT_REF_RISE_INT_WIDTH                             1U
#define USB__OTGIVECT__DM_VDAT_REF_RISE_INT_WOCLR                             1U
#define USB__OTGIVECT__DM_VDAT_REF_RISE_INT_WOSET                             0U
#define USB__OTGIVECT__DP_VDAT_REF_RISE_INT_MASK                     0x10000000U
#define USB__OTGIVECT__DP_VDAT_REF_RISE_INT_SHIFT                            28U
#define USB__OTGIVECT__DP_VDAT_REF_RISE_INT_WIDTH                             1U
#define USB__OTGIVECT__DP_VDAT_REF_RISE_INT_WOCLR                             1U
#define USB__OTGIVECT__DP_VDAT_REF_RISE_INT_WOSET                             0U
#define USB__OTGIVECT__DCD_COMP_RISE_INT_MASK                        0x20000000U
#define USB__OTGIVECT__DCD_COMP_RISE_INT_SHIFT                               29U
#define USB__OTGIVECT__DCD_COMP_RISE_INT_WIDTH                                1U
#define USB__OTGIVECT__DCD_COMP_RISE_INT_WOCLR                                1U
#define USB__OTGIVECT__DCD_COMP_RISE_INT_WOSET                                0U
#define USB__OTGIVECT__DCD_COMP_FALL_INT_MASK                        0x40000000U
#define USB__OTGIVECT__DCD_COMP_FALL_INT_SHIFT                               30U
#define USB__OTGIVECT__DCD_COMP_FALL_INT_WIDTH                                1U
#define USB__OTGIVECT__DCD_COMP_FALL_INT_WOCLR                                1U
#define USB__OTGIVECT__DCD_COMP_FALL_INT_WOSET                                0U
#define USB__OTGIVECT__DM_VLGC_COMP_RISE_INT_MASK                    0x80000000U
#define USB__OTGIVECT__DM_VLGC_COMP_RISE_INT_SHIFT                           31U
#define USB__OTGIVECT__DM_VLGC_COMP_RISE_INT_WIDTH                            1U
#define USB__OTGIVECT__DM_VLGC_COMP_RISE_INT_WOCLR                            1U
#define USB__OTGIVECT__DM_VLGC_COMP_RISE_INT_WOSET                            0U

#define USB__CLK_FREQ_READ_MASK                                      0xFFFFFFFFU
#define USB__CLK_FREQ_WRITE_MASK                                     0xFFFFFFFFU
#define USB__CLK_FREQ__RSVD1_MASK                                    0x0000FFFFU
#define USB__CLK_FREQ__RSVD1_SHIFT                                            0U
#define USB__CLK_FREQ__RSVD1_WIDTH                                           16U
#define USB__CLK_FREQ__CLK_FREQ_KHZ_MASK                             0xFFFF0000U
#define USB__CLK_FREQ__CLK_FREQ_KHZ_SHIFT                                    16U
#define USB__CLK_FREQ__CLK_FREQ_KHZ_WIDTH                                    16U

#define USB__OTGTMR_READ_MASK                                        0x7FE00000U
#define USB__OTGTMR_WRITE_MASK                                       0x7FE00000U
#define USB__OTGTMR__TIMEOUT_VALUE_MASK                              0x0000FFFFU
#define USB__OTGTMR__TIMEOUT_VALUE_SHIFT                                      0U
#define USB__OTGTMR__TIMEOUT_VALUE_WIDTH                                     16U
#define USB__OTGTMR__TIMEOUT_UNITS_MASK                              0x00030000U
#define USB__OTGTMR__TIMEOUT_UNITS_SHIFT                                     16U
#define USB__OTGTMR__TIMEOUT_UNITS_WIDTH                                      2U
#define USB__OTGTMR__TIMER_WRITE_MASK                                0x00040000U
#define USB__OTGTMR__TIMER_WRITE_SHIFT                                       18U
#define USB__OTGTMR__TIMER_WRITE_WIDTH                                        1U
#define USB__OTGTMR__TIMER_WRITE_WOCLR                                        0U
#define USB__OTGTMR__TIMER_WRITE_WOSET                                        0U
#define USB__OTGTMR__TIMER_START_MASK                                0x00080000U
#define USB__OTGTMR__TIMER_START_SHIFT                                       19U
#define USB__OTGTMR__TIMER_START_WIDTH                                        1U
#define USB__OTGTMR__TIMER_START_WOCLR                                        0U
#define USB__OTGTMR__TIMER_START_WOSET                                        0U
#define USB__OTGTMR__TIMER_STOP_MASK                                 0x00100000U
#define USB__OTGTMR__TIMER_STOP_SHIFT                                        20U
#define USB__OTGTMR__TIMER_STOP_WIDTH                                         1U
#define USB__OTGTMR__TIMER_STOP_WOCLR                                         0U
#define USB__OTGTMR__TIMER_STOP_WOSET                                         0U
#define USB__OTGTMR__RSVD1_MASK                                      0x7FE00000U
#define USB__OTGTMR__RSVD1_SHIFT                                             21U
#define USB__OTGTMR__RSVD1_WIDTH                                             10U
#define USB__OTGTMR__ITC_EN_MASK                                     0x80000000U
#define USB__OTGTMR__ITC_EN_SHIFT                                            31U
#define USB__OTGTMR__ITC_EN_WIDTH                                             1U
#define USB__OTGTMR__ITC_EN_WOCLR                                             0U
#define USB__OTGTMR__ITC_EN_WOSET                                             0U

#define USB__OTGSIMULATE_READ_MASK                                   0xFFFFFFFFU
#define USB__OTGSIMULATE_WRITE_MASK                                  0xFFFFFFFFU
#define USB__OTGSIMULATE__OTG_CFG_FAST_SIMS_MASK                     0x00000001U
#define USB__OTGSIMULATE__OTG_CFG_FAST_SIMS_SHIFT                             0U
#define USB__OTGSIMULATE__OTG_CFG_FAST_SIMS_WIDTH                             1U
#define USB__OTGSIMULATE__OTG_CFG_FAST_SIMS_WOCLR                             0U
#define USB__OTGSIMULATE__OTG_CFG_FAST_SIMS_WOSET                             0U
#define USB__OTGSIMULATE__RSVD1_MASK                                 0xFFFFFFFEU
#define USB__OTGSIMULATE__RSVD1_SHIFT                                         1U
#define USB__OTGSIMULATE__RSVD1_WIDTH                                        31U

#define USB__OVERRIDE_READ_MASK                                      0xFFFFFFFFU
#define USB__OVERRIDE_WRITE_MASK                                     0xFFFFFFFFU
#define USB__OVERRIDE__IDPULLUP_MASK                                 0x00000001U
#define USB__OVERRIDE__IDPULLUP_SHIFT                                         0U
#define USB__OVERRIDE__IDPULLUP_WIDTH                                         1U
#define USB__OVERRIDE__IDPULLUP_WOCLR                                         0U
#define USB__OVERRIDE__IDPULLUP_WOSET                                         0U
#define USB__OVERRIDE__BC_PULLDOWNCTRL_MASK                          0x00000002U
#define USB__OVERRIDE__BC_PULLDOWNCTRL_SHIFT                                  1U
#define USB__OVERRIDE__BC_PULLDOWNCTRL_WIDTH                                  1U
#define USB__OVERRIDE__BC_PULLDOWNCTRL_WOCLR                                  0U
#define USB__OVERRIDE__BC_PULLDOWNCTRL_WOSET                                  0U
#define USB__OVERRIDE__BC_DPPULLDOWN_MASK                            0x00000004U
#define USB__OVERRIDE__BC_DPPULLDOWN_SHIFT                                    2U
#define USB__OVERRIDE__BC_DPPULLDOWN_WIDTH                                    1U
#define USB__OVERRIDE__BC_DPPULLDOWN_WOCLR                                    0U
#define USB__OVERRIDE__BC_DPPULLDOWN_WOSET                                    0U
#define USB__OVERRIDE__BC_DMPULLDOWN_MASK                            0x00000008U
#define USB__OVERRIDE__BC_DMPULLDOWN_SHIFT                                    3U
#define USB__OVERRIDE__BC_DMPULLDOWN_WIDTH                                    1U
#define USB__OVERRIDE__BC_DMPULLDOWN_WOCLR                                    0U
#define USB__OVERRIDE__BC_DMPULLDOWN_WOSET                                    0U
#define USB__OVERRIDE__RSVD1_MASK                                    0x00000010U
#define USB__OVERRIDE__RSVD1_SHIFT                                            4U
#define USB__OVERRIDE__RSVD1_WIDTH                                            1U
#define USB__OVERRIDE__RSVD1_WOCLR                                            0U
#define USB__OVERRIDE__RSVD1_WOSET                                            0U
#define USB__OVERRIDE__DRIVE_VBUS_SEL_MASK                           0x00000020U
#define USB__OVERRIDE__DRIVE_VBUS_SEL_SHIFT                                   5U
#define USB__OVERRIDE__DRIVE_VBUS_SEL_WIDTH                                   1U
#define USB__OVERRIDE__DRIVE_VBUS_SEL_WOCLR                                   0U
#define USB__OVERRIDE__DRIVE_VBUS_SEL_WOSET                                   0U
#define USB__OVERRIDE__DRIVE_VBUS_SFR_MASK                           0x00000040U
#define USB__OVERRIDE__DRIVE_VBUS_SFR_SHIFT                                   6U
#define USB__OVERRIDE__DRIVE_VBUS_SFR_WIDTH                                   1U
#define USB__OVERRIDE__DRIVE_VBUS_SFR_WOCLR                                   0U
#define USB__OVERRIDE__DRIVE_VBUS_SFR_WOSET                                   0U
#define USB__OVERRIDE__RSVD2_MASK                                    0x00000080U
#define USB__OVERRIDE__RSVD2_SHIFT                                            7U
#define USB__OVERRIDE__RSVD2_WIDTH                                            1U
#define USB__OVERRIDE__RSVD2_WOCLR                                            0U
#define USB__OVERRIDE__RSVD2_WOSET                                            0U
#define USB__OVERRIDE__IDDIG_SEL_MASK                                0x00000100U
#define USB__OVERRIDE__IDDIG_SEL_SHIFT                                        8U
#define USB__OVERRIDE__IDDIG_SEL_WIDTH                                        1U
#define USB__OVERRIDE__IDDIG_SEL_WOCLR                                        0U
#define USB__OVERRIDE__IDDIG_SEL_WOSET                                        0U
#define USB__OVERRIDE__IDDIG_SFR_MASK                                0x00000200U
#define USB__OVERRIDE__IDDIG_SFR_SHIFT                                        9U
#define USB__OVERRIDE__IDDIG_SFR_WIDTH                                        1U
#define USB__OVERRIDE__IDDIG_SFR_WOCLR                                        0U
#define USB__OVERRIDE__IDDIG_SFR_WOSET                                        0U
#define USB__OVERRIDE__SESS_VLD_SEL_MASK                             0x00000400U
#define USB__OVERRIDE__SESS_VLD_SEL_SHIFT                                    10U
#define USB__OVERRIDE__SESS_VLD_SEL_WIDTH                                     1U
#define USB__OVERRIDE__SESS_VLD_SEL_WOCLR                                     0U
#define USB__OVERRIDE__SESS_VLD_SEL_WOSET                                     0U
#define USB__OVERRIDE__SESS_VLD_SFR_MASK                             0x00000800U
#define USB__OVERRIDE__SESS_VLD_SFR_SHIFT                                    11U
#define USB__OVERRIDE__SESS_VLD_SFR_WIDTH                                     1U
#define USB__OVERRIDE__SESS_VLD_SFR_WOCLR                                     0U
#define USB__OVERRIDE__SESS_VLD_SFR_WOSET                                     0U
#define USB__OVERRIDE__OVERCURRENT_SEL_MASK                          0x00001000U
#define USB__OVERRIDE__OVERCURRENT_SEL_SHIFT                                 12U
#define USB__OVERRIDE__OVERCURRENT_SEL_WIDTH                                  1U
#define USB__OVERRIDE__OVERCURRENT_SEL_WOCLR                                  0U
#define USB__OVERRIDE__OVERCURRENT_SEL_WOSET                                  0U
#define USB__OVERRIDE__OVERCURRENT_SFR_MASK                          0x00002000U
#define USB__OVERRIDE__OVERCURRENT_SFR_SHIFT                                 13U
#define USB__OVERRIDE__OVERCURRENT_SFR_WIDTH                                  1U
#define USB__OVERRIDE__OVERCURRENT_SFR_WOCLR                                  0U
#define USB__OVERRIDE__OVERCURRENT_SFR_WOSET                                  0U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SEL_MASK                     0x00004000U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SEL_SHIFT                            14U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SEL_WIDTH                             1U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SEL_WOCLR                             0U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SEL_WOSET                             0U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SFR_MASK                     0x00008000U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SFR_SHIFT                            15U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SFR_WIDTH                             1U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SFR_WOCLR                             0U
#define USB__OVERRIDE__OVERRIDE_TERMSEL_SFR_WOSET                             0U
#define USB__OVERRIDE__OVERRIDE_OPMODE_SEL_MASK                      0x00010000U
#define USB__OVERRIDE__OVERRIDE_OPMODE_SEL_SHIFT                             16U
#define USB__OVERRIDE__OVERRIDE_OPMODE_SEL_WIDTH                              1U
#define USB__OVERRIDE__OVERRIDE_OPMODE_SEL_WOCLR                              0U
#define USB__OVERRIDE__OVERRIDE_OPMODE_SEL_WOSET                              0U
#define USB__OVERRIDE__OVERRIDE_OPMODE_SFR_MASK                      0x00060000U
#define USB__OVERRIDE__OVERRIDE_OPMODE_SFR_SHIFT                             17U
#define USB__OVERRIDE__OVERRIDE_OPMODE_SFR_WIDTH                              2U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_MASK                  0x00080000U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_SHIFT                         19U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_WIDTH                          1U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_WOCLR                          0U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SEL_WOSET                          0U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_MASK                  0x00100000U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_SHIFT                         20U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_WIDTH                          1U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_WOCLR                          0U
#define USB__OVERRIDE__OVERRIDE_TXBITSTUFF_SFR_WOSET                          0U
#define USB__OVERRIDE__OVERRIDE_XCVRSEL_SEL_MASK                     0x00200000U
#define USB__OVERRIDE__OVERRIDE_XCVRSEL_SEL_SHIFT                            21U
#define USB__OVERRIDE__OVERRIDE_XCVRSEL_SEL_WIDTH                             1U
#define USB__OVERRIDE__OVERRIDE_XCVRSEL_SEL_WOCLR                             0U
#define USB__OVERRIDE__OVERRIDE_XCVRSEL_SEL_WOSET                             0U
#define USB__OVERRIDE__OVERRIDE_XCVRSEL_SFR_MASK                     0x00C00000U
#define USB__OVERRIDE__OVERRIDE_XCVRSEL_SFR_SHIFT                            22U
#define USB__OVERRIDE__OVERRIDE_XCVRSEL_SFR_WIDTH                             2U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SEL_MASK                    0x01000000U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SEL_SHIFT                           24U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SEL_WIDTH                            1U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SEL_WOCLR                            0U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SEL_WOSET                            0U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SFR_MASK                    0x02000000U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SFR_SHIFT                           25U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SFR_WIDTH                            1U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SFR_WOCLR                            0U
#define USB__OVERRIDE__OVERRIDE_SUSPENDM_SFR_WOSET                            0U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SEL_MASK                      0x04000000U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SEL_SHIFT                             26U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SEL_WIDTH                              1U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SEL_WOCLR                              0U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SEL_WOSET                              0U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SFR_MASK                      0x08000000U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SFR_SHIFT                             27U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SFR_WIDTH                              1U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SFR_WOCLR                              0U
#define USB__OVERRIDE__OVERRIDE_SLEEPM_SFR_WOSET                              0U
#define USB__OVERRIDE__RSVD3_MASK                                    0xF0000000U
#define USB__OVERRIDE__RSVD3_SHIFT                                           28U
#define USB__OVERRIDE__RSVD3_WIDTH                                            4U

#define USB__SUSP_CTRL_READ_MASK                                     0xFFFFFFFFU
#define USB__SUSP_CTRL_WRITE_MASK                                    0xFFFFFFFFU
#define USB__SUSP_CTRL__SUSPEND_DELAY_MASK                           0x000000FFU
#define USB__SUSP_CTRL__SUSPEND_DELAY_SHIFT                                   0U
#define USB__SUSP_CTRL__SUSPEND_DELAY_WIDTH                                   8U
#define USB__SUSP_CTRL__SUSPEND_RESIDENCY_MASK                       0x0000FF00U
#define USB__SUSP_CTRL__SUSPEND_RESIDENCY_SHIFT                               8U
#define USB__SUSP_CTRL__SUSPEND_RESIDENCY_WIDTH                               8U
#define USB__SUSP_CTRL__SUSPEND_DELAY_ENABLE_MASK                    0x00010000U
#define USB__SUSP_CTRL__SUSPEND_DELAY_ENABLE_SHIFT                           16U
#define USB__SUSP_CTRL__SUSPEND_DELAY_ENABLE_WIDTH                            1U
#define USB__SUSP_CTRL__SUSPEND_DELAY_ENABLE_WOCLR                            0U
#define USB__SUSP_CTRL__SUSPEND_DELAY_ENABLE_WOSET                            0U
#define USB__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_MASK                0x00020000U
#define USB__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_SHIFT                       17U
#define USB__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_WIDTH                        1U
#define USB__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_WOCLR                        0U
#define USB__SUSP_CTRL__SUSPEND_RESIDENCY_ENABLE_WOSET                        0U
#define USB__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_MASK                  0x00040000U
#define USB__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_SHIFT                         18U
#define USB__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_WIDTH                          1U
#define USB__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_WOCLR                          0U
#define USB__SUSP_CTRL__SLEEP_RESIDENCY_ENABLE_WOSET                          0U
#define USB__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_MASK                0x00080000U
#define USB__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_SHIFT                       19U
#define USB__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_WIDTH                        1U
#define USB__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_WOCLR                        0U
#define USB__SUSP_CTRL__SUSPEND_DELAY_CAPABILITY_WOSET                        0U
#define USB__SUSP_CTRL__RSVD1_MASK                                   0xFFF00000U
#define USB__SUSP_CTRL__RSVD1_SHIFT                                          20U
#define USB__SUSP_CTRL__RSVD1_WIDTH                                          12U

#define USB__OTGANASTS_READ_MASK                                     0xFFFFFFFFU
#define USB__OTGANASTS_WRITE_MASK                                    0xFFFFFFFFU
#define USB__OTGANASTS__DP_VDAT_REF_COMP_STS_MASK                    0x00000001U
#define USB__OTGANASTS__DP_VDAT_REF_COMP_STS_SHIFT                            0U
#define USB__OTGANASTS__DP_VDAT_REF_COMP_STS_WIDTH                            1U
#define USB__OTGANASTS__DP_VDAT_REF_COMP_STS_WOCLR                            0U
#define USB__OTGANASTS__DP_VDAT_REF_COMP_STS_WOSET                            0U
#define USB__OTGANASTS__DM_VDAT_REF_COMP_STS_MASK                    0x00000002U
#define USB__OTGANASTS__DM_VDAT_REF_COMP_STS_SHIFT                            1U
#define USB__OTGANASTS__DM_VDAT_REF_COMP_STS_WIDTH                            1U
#define USB__OTGANASTS__DM_VDAT_REF_COMP_STS_WOCLR                            0U
#define USB__OTGANASTS__DM_VDAT_REF_COMP_STS_WOSET                            0U
#define USB__OTGANASTS__DM_VLGC_COMP_STS_MASK                        0x00000004U
#define USB__OTGANASTS__DM_VLGC_COMP_STS_SHIFT                                2U
#define USB__OTGANASTS__DM_VLGC_COMP_STS_WIDTH                                1U
#define USB__OTGANASTS__DM_VLGC_COMP_STS_WOCLR                                0U
#define USB__OTGANASTS__DM_VLGC_COMP_STS_WOSET                                0U
#define USB__OTGANASTS__DCD_COMP_STS_MASK                            0x00000008U
#define USB__OTGANASTS__DCD_COMP_STS_SHIFT                                    3U
#define USB__OTGANASTS__DCD_COMP_STS_WIDTH                                    1U
#define USB__OTGANASTS__DCD_COMP_STS_WOCLR                                    0U
#define USB__OTGANASTS__DCD_COMP_STS_WOSET                                    0U
#define USB__OTGANASTS__OTGSESSVALID_MASK                            0x00000010U
#define USB__OTGANASTS__OTGSESSVALID_SHIFT                                    4U
#define USB__OTGANASTS__OTGSESSVALID_WIDTH                                    1U
#define USB__OTGANASTS__OTGSESSVALID_WOCLR                                    0U
#define USB__OTGANASTS__OTGSESSVALID_WOSET                                    0U
#define USB__OTGANASTS__ADP_PROBE_ANA_MASK                           0x00000020U
#define USB__OTGANASTS__ADP_PROBE_ANA_SHIFT                                   5U
#define USB__OTGANASTS__ADP_PROBE_ANA_WIDTH                                   1U
#define USB__OTGANASTS__ADP_PROBE_ANA_WOCLR                                   0U
#define USB__OTGANASTS__ADP_PROBE_ANA_WOSET                                   0U
#define USB__OTGANASTS__ADP_SENSE_ANA_MASK                           0x00000040U
#define USB__OTGANASTS__ADP_SENSE_ANA_SHIFT                                   6U
#define USB__OTGANASTS__ADP_SENSE_ANA_WIDTH                                   1U
#define USB__OTGANASTS__ADP_SENSE_ANA_WOCLR                                   0U
#define USB__OTGANASTS__ADP_SENSE_ANA_WOSET                                   0U
#define USB__OTGANASTS__SESSEND_MASK                                 0x00000080U
#define USB__OTGANASTS__SESSEND_SHIFT                                         7U
#define USB__OTGANASTS__SESSEND_WIDTH                                         1U
#define USB__OTGANASTS__SESSEND_WOCLR                                         0U
#define USB__OTGANASTS__SESSEND_WOSET                                         0U
#define USB__OTGANASTS__RID_FLOAT_COMP_STS_MASK                      0x00000100U
#define USB__OTGANASTS__RID_FLOAT_COMP_STS_SHIFT                              8U
#define USB__OTGANASTS__RID_FLOAT_COMP_STS_WIDTH                              1U
#define USB__OTGANASTS__RID_FLOAT_COMP_STS_WOCLR                              0U
#define USB__OTGANASTS__RID_FLOAT_COMP_STS_WOSET                              0U
#define USB__OTGANASTS__RID_GND_COMP_STS_MASK                        0x00000200U
#define USB__OTGANASTS__RID_GND_COMP_STS_SHIFT                                9U
#define USB__OTGANASTS__RID_GND_COMP_STS_WIDTH                                1U
#define USB__OTGANASTS__RID_GND_COMP_STS_WOCLR                                0U
#define USB__OTGANASTS__RID_GND_COMP_STS_WOSET                                0U
#define USB__OTGANASTS__RID_C_COMP_STS_MASK                          0x00000400U
#define USB__OTGANASTS__RID_C_COMP_STS_SHIFT                                 10U
#define USB__OTGANASTS__RID_C_COMP_STS_WIDTH                                  1U
#define USB__OTGANASTS__RID_C_COMP_STS_WOCLR                                  0U
#define USB__OTGANASTS__RID_C_COMP_STS_WOSET                                  0U
#define USB__OTGANASTS__RID_B_COMP_STS_MASK                          0x00000800U
#define USB__OTGANASTS__RID_B_COMP_STS_SHIFT                                 11U
#define USB__OTGANASTS__RID_B_COMP_STS_WIDTH                                  1U
#define USB__OTGANASTS__RID_B_COMP_STS_WOCLR                                  0U
#define USB__OTGANASTS__RID_B_COMP_STS_WOSET                                  0U
#define USB__OTGANASTS__RID_A_COMP_STS_MASK                          0x00001000U
#define USB__OTGANASTS__RID_A_COMP_STS_SHIFT                                 12U
#define USB__OTGANASTS__RID_A_COMP_STS_WIDTH                                  1U
#define USB__OTGANASTS__RID_A_COMP_STS_WOCLR                                  0U
#define USB__OTGANASTS__RID_A_COMP_STS_WOSET                                  0U
#define USB__OTGANASTS__IDDIG_MASK                                   0x00002000U
#define USB__OTGANASTS__IDDIG_SHIFT                                          13U
#define USB__OTGANASTS__IDDIG_WIDTH                                           1U
#define USB__OTGANASTS__IDDIG_WOCLR                                           0U
#define USB__OTGANASTS__IDDIG_WOSET                                           0U
#define USB__OTGANASTS__LINESTATE_MASK                               0x0000C000U
#define USB__OTGANASTS__LINESTATE_SHIFT                                      14U
#define USB__OTGANASTS__LINESTATE_WIDTH                                       2U
#define USB__OTGANASTS__RID_FLOAT_MASK                               0x00010000U
#define USB__OTGANASTS__RID_FLOAT_SHIFT                                      16U
#define USB__OTGANASTS__RID_FLOAT_WIDTH                                       1U
#define USB__OTGANASTS__RID_FLOAT_WOCLR                                       0U
#define USB__OTGANASTS__RID_FLOAT_WOSET                                       0U
#define USB__OTGANASTS__RID_GND_MASK                                 0x00020000U
#define USB__OTGANASTS__RID_GND_SHIFT                                        17U
#define USB__OTGANASTS__RID_GND_WIDTH                                         1U
#define USB__OTGANASTS__RID_GND_WOCLR                                         0U
#define USB__OTGANASTS__RID_GND_WOSET                                         0U
#define USB__OTGANASTS__RID_C_MASK                                   0x00040000U
#define USB__OTGANASTS__RID_C_SHIFT                                          18U
#define USB__OTGANASTS__RID_C_WIDTH                                           1U
#define USB__OTGANASTS__RID_C_WOCLR                                           0U
#define USB__OTGANASTS__RID_C_WOSET                                           0U
#define USB__OTGANASTS__RID_B_MASK                                   0x00080000U
#define USB__OTGANASTS__RID_B_SHIFT                                          19U
#define USB__OTGANASTS__RID_B_WIDTH                                           1U
#define USB__OTGANASTS__RID_B_WOCLR                                           0U
#define USB__OTGANASTS__RID_B_WOSET                                           0U
#define USB__OTGANASTS__RID_A_MASK                                   0x00100000U
#define USB__OTGANASTS__RID_A_SHIFT                                          20U
#define USB__OTGANASTS__RID_A_WIDTH                                           1U
#define USB__OTGANASTS__RID_A_WOCLR                                           0U
#define USB__OTGANASTS__RID_A_WOSET                                           0U
#define USB__OTGANASTS__RSVD1_MASK                                   0x00E00000U
#define USB__OTGANASTS__RSVD1_SHIFT                                          21U
#define USB__OTGANASTS__RSVD1_WIDTH                                           3U
#define USB__OTGANASTS__ADP_CHRG_TMOUT_DET_MASK                      0x01000000U
#define USB__OTGANASTS__ADP_CHRG_TMOUT_DET_SHIFT                             24U
#define USB__OTGANASTS__ADP_CHRG_TMOUT_DET_WIDTH                              1U
#define USB__OTGANASTS__ADP_CHRG_TMOUT_DET_WOCLR                              0U
#define USB__OTGANASTS__ADP_CHRG_TMOUT_DET_WOSET                              0U
#define USB__OTGANASTS__RSVD2_MASK                                   0xFE000000U
#define USB__OTGANASTS__RSVD2_SHIFT                                          25U
#define USB__OTGANASTS__RSVD2_WIDTH                                           7U

#define USB__ADP_RAMP_TIME_READ_MASK                                 0xFFFFFFFFU
#define USB__ADP_RAMP_TIME_WRITE_MASK                                0xFFFFFFFFU
#define USB__ADP_RAMP_TIME__ADP_RAMP_TIME_MASK                       0xFFFFFFFFU
#define USB__ADP_RAMP_TIME__ADP_RAMP_TIME_SHIFT                               0U
#define USB__ADP_RAMP_TIME__ADP_RAMP_TIME_WIDTH                              32U

#define USB__OTGCTRL1_READ_MASK                                      0xFFFFFFFFU
#define USB__OTGCTRL1_WRITE_MASK                                     0xFFFFFFFFU
#define USB__OTGCTRL1__ADP_EN_MASK                                   0x00000001U
#define USB__OTGCTRL1__ADP_EN_SHIFT                                           0U
#define USB__OTGCTRL1__ADP_EN_WIDTH                                           1U
#define USB__OTGCTRL1__ADP_EN_WOCLR                                           0U
#define USB__OTGCTRL1__ADP_EN_WOSET                                           0U
#define USB__OTGCTRL1__ADP_PROBE_EN_MASK                             0x00000002U
#define USB__OTGCTRL1__ADP_PROBE_EN_SHIFT                                     1U
#define USB__OTGCTRL1__ADP_PROBE_EN_WIDTH                                     1U
#define USB__OTGCTRL1__ADP_PROBE_EN_WOCLR                                     0U
#define USB__OTGCTRL1__ADP_PROBE_EN_WOSET                                     0U
#define USB__OTGCTRL1__ADP_SENSE_EN_MASK                             0x00000004U
#define USB__OTGCTRL1__ADP_SENSE_EN_SHIFT                                     2U
#define USB__OTGCTRL1__ADP_SENSE_EN_WIDTH                                     1U
#define USB__OTGCTRL1__ADP_SENSE_EN_WOCLR                                     0U
#define USB__OTGCTRL1__ADP_SENSE_EN_WOSET                                     0U
#define USB__OTGCTRL1__ADP_SINK_CURRENT_EN_MASK                      0x00000008U
#define USB__OTGCTRL1__ADP_SINK_CURRENT_EN_SHIFT                              3U
#define USB__OTGCTRL1__ADP_SINK_CURRENT_EN_WIDTH                              1U
#define USB__OTGCTRL1__ADP_SINK_CURRENT_EN_WOCLR                              0U
#define USB__OTGCTRL1__ADP_SINK_CURRENT_EN_WOSET                              0U
#define USB__OTGCTRL1__ADP_SOURCE_CURRENT_EN_MASK                    0x00000010U
#define USB__OTGCTRL1__ADP_SOURCE_CURRENT_EN_SHIFT                            4U
#define USB__OTGCTRL1__ADP_SOURCE_CURRENT_EN_WIDTH                            1U
#define USB__OTGCTRL1__ADP_SOURCE_CURRENT_EN_WOCLR                            0U
#define USB__OTGCTRL1__ADP_SOURCE_CURRENT_EN_WOSET                            0U
#define USB__OTGCTRL1__DO_ADP_PRB_MASK                               0x00000020U
#define USB__OTGCTRL1__DO_ADP_PRB_SHIFT                                       5U
#define USB__OTGCTRL1__DO_ADP_PRB_WIDTH                                       1U
#define USB__OTGCTRL1__DO_ADP_PRB_WOCLR                                       0U
#define USB__OTGCTRL1__DO_ADP_PRB_WOSET                                       0U
#define USB__OTGCTRL1__DO_ADP_SNS_MASK                               0x00000040U
#define USB__OTGCTRL1__DO_ADP_SNS_SHIFT                                       6U
#define USB__OTGCTRL1__DO_ADP_SNS_WIDTH                                       1U
#define USB__OTGCTRL1__DO_ADP_SNS_WOCLR                                       0U
#define USB__OTGCTRL1__DO_ADP_SNS_WOSET                                       0U
#define USB__OTGCTRL1__ADP_AUTO_MASK                                 0x00000080U
#define USB__OTGCTRL1__ADP_AUTO_SHIFT                                         7U
#define USB__OTGCTRL1__ADP_AUTO_WIDTH                                         1U
#define USB__OTGCTRL1__ADP_AUTO_WOCLR                                         0U
#define USB__OTGCTRL1__ADP_AUTO_WOSET                                         0U
#define USB__OTGCTRL1__BC_EN_MASK                                    0x00000100U
#define USB__OTGCTRL1__BC_EN_SHIFT                                            8U
#define USB__OTGCTRL1__BC_EN_WIDTH                                            1U
#define USB__OTGCTRL1__BC_EN_WOCLR                                            0U
#define USB__OTGCTRL1__BC_EN_WOSET                                            0U
#define USB__OTGCTRL1__IDM_SINK_EN_MASK                              0x00000200U
#define USB__OTGCTRL1__IDM_SINK_EN_SHIFT                                      9U
#define USB__OTGCTRL1__IDM_SINK_EN_WIDTH                                      1U
#define USB__OTGCTRL1__IDM_SINK_EN_WOCLR                                      0U
#define USB__OTGCTRL1__IDM_SINK_EN_WOSET                                      0U
#define USB__OTGCTRL1__IDP_SINK_EN_MASK                              0x00000400U
#define USB__OTGCTRL1__IDP_SINK_EN_SHIFT                                     10U
#define USB__OTGCTRL1__IDP_SINK_EN_WIDTH                                      1U
#define USB__OTGCTRL1__IDP_SINK_EN_WOCLR                                      0U
#define USB__OTGCTRL1__IDP_SINK_EN_WOSET                                      0U
#define USB__OTGCTRL1__IDP_SRC_EN_MASK                               0x00000800U
#define USB__OTGCTRL1__IDP_SRC_EN_SHIFT                                      11U
#define USB__OTGCTRL1__IDP_SRC_EN_WIDTH                                       1U
#define USB__OTGCTRL1__IDP_SRC_EN_WOCLR                                       0U
#define USB__OTGCTRL1__IDP_SRC_EN_WOSET                                       0U
#define USB__OTGCTRL1__VDM_SRC_EN_MASK                               0x00001000U
#define USB__OTGCTRL1__VDM_SRC_EN_SHIFT                                      12U
#define USB__OTGCTRL1__VDM_SRC_EN_WIDTH                                       1U
#define USB__OTGCTRL1__VDM_SRC_EN_WOCLR                                       0U
#define USB__OTGCTRL1__VDM_SRC_EN_WOSET                                       0U
#define USB__OTGCTRL1__VDP_SRC_EN_MASK                               0x00002000U
#define USB__OTGCTRL1__VDP_SRC_EN_SHIFT                                      13U
#define USB__OTGCTRL1__VDP_SRC_EN_WIDTH                                       1U
#define USB__OTGCTRL1__VDP_SRC_EN_WOCLR                                       0U
#define USB__OTGCTRL1__VDP_SRC_EN_WOSET                                       0U
#define USB__OTGCTRL1__RSVD1_MASK                                    0x0000C000U
#define USB__OTGCTRL1__RSVD1_SHIFT                                           14U
#define USB__OTGCTRL1__RSVD1_WIDTH                                            2U
#define USB__OTGCTRL1__DM_VDAT_REF_COMP_EN_MASK                      0x00010000U
#define USB__OTGCTRL1__DM_VDAT_REF_COMP_EN_SHIFT                             16U
#define USB__OTGCTRL1__DM_VDAT_REF_COMP_EN_WIDTH                              1U
#define USB__OTGCTRL1__DM_VDAT_REF_COMP_EN_WOCLR                              0U
#define USB__OTGCTRL1__DM_VDAT_REF_COMP_EN_WOSET                              0U
#define USB__OTGCTRL1__DM_VLGC_COMP_EN_MASK                          0x00020000U
#define USB__OTGCTRL1__DM_VLGC_COMP_EN_SHIFT                                 17U
#define USB__OTGCTRL1__DM_VLGC_COMP_EN_WIDTH                                  1U
#define USB__OTGCTRL1__DM_VLGC_COMP_EN_WOCLR                                  0U
#define USB__OTGCTRL1__DM_VLGC_COMP_EN_WOSET                                  0U
#define USB__OTGCTRL1__DP_VDAT_REF_COMP_EN_MASK                      0x00040000U
#define USB__OTGCTRL1__DP_VDAT_REF_COMP_EN_SHIFT                             18U
#define USB__OTGCTRL1__DP_VDAT_REF_COMP_EN_WIDTH                              1U
#define USB__OTGCTRL1__DP_VDAT_REF_COMP_EN_WOCLR                              0U
#define USB__OTGCTRL1__DP_VDAT_REF_COMP_EN_WOSET                              0U
#define USB__OTGCTRL1__RID_FLOAT_COMP_EN_MASK                        0x00080000U
#define USB__OTGCTRL1__RID_FLOAT_COMP_EN_SHIFT                               19U
#define USB__OTGCTRL1__RID_FLOAT_COMP_EN_WIDTH                                1U
#define USB__OTGCTRL1__RID_FLOAT_COMP_EN_WOCLR                                0U
#define USB__OTGCTRL1__RID_FLOAT_COMP_EN_WOSET                                0U
#define USB__OTGCTRL1__RID_NONFLOAT_COMP_EN_MASK                     0x00100000U
#define USB__OTGCTRL1__RID_NONFLOAT_COMP_EN_SHIFT                            20U
#define USB__OTGCTRL1__RID_NONFLOAT_COMP_EN_WIDTH                             1U
#define USB__OTGCTRL1__RID_NONFLOAT_COMP_EN_WOCLR                             0U
#define USB__OTGCTRL1__RID_NONFLOAT_COMP_EN_WOSET                             0U
#define USB__OTGCTRL1__RSVD2_MASK                                    0xFFE00000U
#define USB__OTGCTRL1__RSVD2_SHIFT                                           21U
#define USB__OTGCTRL1__RSVD2_WIDTH                                           11U

#define USB__OTGCTRL2_READ_MASK                                      0xFFFFFFFFU
#define USB__OTGCTRL2_WRITE_MASK                                     0xFFFFFFFFU
#define USB__OTGCTRL2__TA_ADP_PRB_MASK                               0x000000FFU
#define USB__OTGCTRL2__TA_ADP_PRB_SHIFT                                       0U
#define USB__OTGCTRL2__TA_ADP_PRB_WIDTH                                       8U
#define USB__OTGCTRL2__TB_ADP_PRB_MASK                               0x0000FF00U
#define USB__OTGCTRL2__TB_ADP_PRB_SHIFT                                       8U
#define USB__OTGCTRL2__TB_ADP_PRB_WIDTH                                       8U
#define USB__OTGCTRL2__ADP_CHRG_TMOUT_MASK                           0x00FF0000U
#define USB__OTGCTRL2__ADP_CHRG_TMOUT_SHIFT                                  16U
#define USB__OTGCTRL2__ADP_CHRG_TMOUT_WIDTH                                   8U
#define USB__OTGCTRL2__T_ADP_DSCHG_MASK                              0xFF000000U
#define USB__OTGCTRL2__T_ADP_DSCHG_SHIFT                                     24U
#define USB__OTGCTRL2__T_ADP_DSCHG_WIDTH                                      8U

#define USB__VBUSVALID_DBNC_CFG_READ_MASK                            0xFFFFFFFFU
#define USB__VBUSVALID_DBNC_CFG_WRITE_MASK                           0xFFFFFFFFU
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_RISE_DBNC_VAL_MASK        0x000003FFU
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_RISE_DBNC_VAL_SHIFT                0U
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_RISE_DBNC_VAL_WIDTH               10U
#define USB__VBUSVALID_DBNC_CFG__RSVD1_MASK                          0x0000FC00U
#define USB__VBUSVALID_DBNC_CFG__RSVD1_SHIFT                                 10U
#define USB__VBUSVALID_DBNC_CFG__RSVD1_WIDTH                                  6U
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_FALL_DBNC_VAL_MASK        0x03FF0000U
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_FALL_DBNC_VAL_SHIFT               16U
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_FALL_DBNC_VAL_WIDTH               10U
#define USB__VBUSVALID_DBNC_CFG__RSVD2_MASK                          0x7C000000U
#define USB__VBUSVALID_DBNC_CFG__RSVD2_SHIFT                                 26U
#define USB__VBUSVALID_DBNC_CFG__RSVD2_WIDTH                                  5U
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_MASK             0x80000000U
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_SHIFT                    31U
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_WIDTH                     1U
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_WOCLR                     0U
#define USB__VBUSVALID_DBNC_CFG__VBUSVALID_DBNC_DIS_WOSET                     0U

#define USB__SESSVALID_DBNC_CFG_READ_MASK                            0xFFFFFFFFU
#define USB__SESSVALID_DBNC_CFG_WRITE_MASK                           0xFFFFFFFFU
#define USB__SESSVALID_DBNC_CFG__SESSVALID_ON_DBNC_VAL_MASK          0x000003FFU
#define USB__SESSVALID_DBNC_CFG__SESSVALID_ON_DBNC_VAL_SHIFT                  0U
#define USB__SESSVALID_DBNC_CFG__SESSVALID_ON_DBNC_VAL_WIDTH                 10U
#define USB__SESSVALID_DBNC_CFG__RSVD1_MASK                          0x0000FC00U
#define USB__SESSVALID_DBNC_CFG__RSVD1_SHIFT                                 10U
#define USB__SESSVALID_DBNC_CFG__RSVD1_WIDTH                                  6U
#define USB__SESSVALID_DBNC_CFG__SESSVALID_OFF_DBNC_VAL_MASK         0x03FF0000U
#define USB__SESSVALID_DBNC_CFG__SESSVALID_OFF_DBNC_VAL_SHIFT                16U
#define USB__SESSVALID_DBNC_CFG__SESSVALID_OFF_DBNC_VAL_WIDTH                10U
#define USB__SESSVALID_DBNC_CFG__RSVD2_MASK                          0x7C000000U
#define USB__SESSVALID_DBNC_CFG__RSVD2_SHIFT                                 26U
#define USB__SESSVALID_DBNC_CFG__RSVD2_WIDTH                                  5U
#define USB__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_MASK             0x80000000U
#define USB__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_SHIFT                    31U
#define USB__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_WIDTH                     1U
#define USB__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_WOCLR                     0U
#define USB__SESSVALID_DBNC_CFG__SESSVALID_DBNC_DIS_WOSET                     0U

#define USB__IDDIG_DBNC_CFG_READ_MASK                                0xFFFFFFFFU
#define USB__IDDIG_DBNC_CFG_WRITE_MASK                               0xFFFFFFFFU
#define USB__IDDIG_DBNC_CFG__IDDIG_ON_DBNC_VAL_MASK                  0x000003FFU
#define USB__IDDIG_DBNC_CFG__IDDIG_ON_DBNC_VAL_SHIFT                          0U
#define USB__IDDIG_DBNC_CFG__IDDIG_ON_DBNC_VAL_WIDTH                         10U
#define USB__IDDIG_DBNC_CFG__RSVD1_MASK                              0x0000FC00U
#define USB__IDDIG_DBNC_CFG__RSVD1_SHIFT                                     10U
#define USB__IDDIG_DBNC_CFG__RSVD1_WIDTH                                      6U
#define USB__IDDIG_DBNC_CFG__IDDIG_OFF_DBNC_VAL_MASK                 0x03FF0000U
#define USB__IDDIG_DBNC_CFG__IDDIG_OFF_DBNC_VAL_SHIFT                        16U
#define USB__IDDIG_DBNC_CFG__IDDIG_OFF_DBNC_VAL_WIDTH                        10U
#define USB__IDDIG_DBNC_CFG__RSVD2_MASK                              0x7C000000U
#define USB__IDDIG_DBNC_CFG__RSVD2_SHIFT                                     26U
#define USB__IDDIG_DBNC_CFG__RSVD2_WIDTH                                      5U
#define USB__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_MASK                     0x80000000U
#define USB__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_SHIFT                            31U
#define USB__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_WIDTH                             1U
#define USB__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_WOCLR                             0U
#define USB__IDDIG_DBNC_CFG__IDDIG_DBNC_DIS_WOSET                             0U

#define USB__DB_ASF_MEM_MASK_READ_MASK                               0xFFFFFFFFU
#define USB__DB_ASF_MEM_MASK_WRITE_MASK                              0xFFFFFFFFU
#define USB__DB_ASF_MEM_MASK__DB_ASF_MEM_MASK_MASK                   0xFFFFFFFFU
#define USB__DB_ASF_MEM_MASK__DB_ASF_MEM_MASK_SHIFT                           0U
#define USB__DB_ASF_MEM_MASK__DB_ASF_MEM_MASK_WIDTH                          32U

#endif /* REG_USB_SSP_DRD_REGS_MACROS_H_ */

/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */

