#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan 30 12:59:53 2019
# Process ID: 32285
# Current directory: /home/junhonglin/Xilinx/PYNQ_Car
# Command line: vivado
# Log file: /home/junhonglin/Xilinx/PYNQ_Car/vivado.log
# Journal file: /home/junhonglin/Xilinx/PYNQ_Car/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/junhonglin/Xilinx/PYNQ_Dirty/boards/Pynq-Z2/base/base/base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/junhonglin/Xilinx/PYNQ_Dirty/boards/Pynq-Z2/base/ip_repo/pulseCounter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/junhonglin/Xilinx/PYNQ_Dirty/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:03:41 ; elapsed = 00:02:43 . Memory (MB): peak = 6721.191 ; gain = 668.578 ; free physical = 114 ; free virtual = 4522
update_compile_order -fileset sources_1
open_bd_design {/home/junhonglin/Xilinx/PYNQ_Dirty/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:audio_codec_ctrl:1.0 - audio_codec_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_10MHz
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_interrupts
Adding cell -- xilinx.com:ip:xlconcat:2.1 - iop_interrupts
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - leds_gpio
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_arduino_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_arduino_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_rpi_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_rpi_reset
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - pmoda_rp_pin_sel
Adding cell -- xilinx.com:ip:processing_system7:5.5 - ps7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - rgbleds_gpio
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches_gpio
Adding cell -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
WARNING: [BD 41-1731] Type mismatch between connected pins: /system_interrupts/irq(undef) and /ps7_0/IRQ_F2P(intr)
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_pixelclk
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk
Adding cell -- xilinx:user:color_swap:1.0 - color_swap_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - hdmi_out_hpd_video
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_out
WARNING: [BD 41-1731] Type mismatch between connected pins: /video/hdmi_out/frontend/axi_dynclk/LOCKED_O(undef) and /video/hdmi_out/frontend/rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmiin
Adding cell -- xilinx:user:color_swap:1.0 - color_swap_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.7 - dvi2rgb_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_in
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx.com:hls:trace_cntrl_32:1.4 - trace_cntrl_32_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx.com:hls:trace_cntrl_64:1.4 - trace_cntrl_64_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
WARNING: [BD 41-176] The physical port 'ss0_i' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'ss1_i' specified in the portmap, is not found on the block! 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - rpi_gpio
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - uartlite
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_rpi/clk_100M(clk) and /iop_rpi/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb4_timer_pwm
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb4_timers_interrupt
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_1
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m11_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m10_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic_1
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
WARNING: [BD 41-176] The physical port 'ss0_i' specified in the portmap, is not found on the block! 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmodb/clk_100M(clk) and /iop_pmodb/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
WARNING: [BD 41-176] The physical port 'ss0_i' specified in the portmap, is not found on the block! 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmoda/clk_100M(clk) and /iop_pmoda/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - arduino_gpio
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic_direct
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - interrupt_concat
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
WARNING: [BD 41-176] The physical port 'ss0_i' specified in the portmap, is not found on the block! 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - uartlite
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_arduino/clk_100M(clk) and /iop_arduino/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_generate
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_pwm
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timers_interrupt
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_1
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_2
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_3
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_4
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_5
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_direct
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_shared
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m16_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m15_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m14_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m13_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m12_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m11_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m10_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_pmodb
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_rp
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_8bit_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/junhonglin/Xilinx/PYNQ_Dirty/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 6870.055 ; gain = 128.676 ; free physical = 138 ; free virtual = 4404
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
