diff --git a/reg_top.sv.tpl b/reg_top.sv.tpl
index 828ceb1..c686fdd 100644
--- a/reg_top.sv.tpl
+++ b/reg_top.sv.tpl
@@ -217,10 +217,11 @@ module ${mod_name} (
 % if rb.all_regs:
   // incoming payload check
   logic intg_err;
-  tlul_cmd_intg_chk u_chk (
-    .tl_i(${tl_h2d_expr}),
-    .err_o(intg_err)
-  );
+  //tlul_cmd_intg_chk u_chk (
+  //  .tl_i(${tl_h2d_expr}),
+  //  .err_o(intg_err)
+  //);
+  assign intg_err = 1'b0;
 
   // also check for spurious write enables
   logic reg_we_err;
diff --git a/reg_top.sv.tpl b/reg_top.sv.tpl
index c686fdd..07c45f4 100644
--- a/reg_top.sv.tpl
+++ b/reg_top.sv.tpl
@@ -272,8 +272,8 @@ module ${mod_name} (
   // outgoing integrity generation
   tlul_pkg::tl_d2h_t tl_o_pre;
   tlul_rsp_intg_gen #(
-    .EnableRspIntgGen(1),
-    .EnableDataIntgGen(${common_data_intg_gen})
+    .EnableRspIntgGen(0),
+    .EnableDataIntgGen(0)
   ) u_rsp_intg_gen (
     .tl_i(tl_o_pre),
     .tl_o(${tl_d2h_expr})
