library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity test is
end entity;
architecture prencoder_a of prencoder is
component prencoder is
port(
    d: in std_logic_vector(7 downto 0);
    y: out std_logic_vector(2 downto 0));
 end component;
    signal d: std_logic_vector(7 downto 0):="00000000";
    signal y: std_logic_vector(2 downto 0):="000";
    begin
    uut: prencoder port map(d,y);
    process
    begin
    for i in 0 to 7 loop
    d(i)<='1';
    wait for 5ns;
    d(i)<='0';
    end loop;
    end process;
    end;