//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30794723
// Cuda compilation tools, release 11.6, V11.6.55
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_52
.address_size 64

	// .globl	_Z11fmad_kernelddPd

.visible .entry _Z11fmad_kernelddPd(
	.param .f64 _Z11fmad_kernelddPd_param_0,
	.param .f64 _Z11fmad_kernelddPd_param_1,
	.param .u64 _Z11fmad_kernelddPd_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd1, [_Z11fmad_kernelddPd_param_0];
	ld.param.f64 	%fd2, [_Z11fmad_kernelddPd_param_1];
	ld.param.u64 	%rd1, [_Z11fmad_kernelddPd_param_2];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	neg.s32 	%r5, %r4;
	setp.ne.s32 	%p1, %r3, %r5;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	fma.rn.f64 	%fd3, %fd1, %fd1, %fd2;
	st.global.f64 	[%rd2], %fd3;

$L__BB0_2:
	ret;

}

