{
  "module_name": "frontend.h",
  "hash_id": "38ba68b9549718ee13bdd97deedbc7ebe038c69ed6ff2fdab70dee52524ac0b6",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/dvb/frontend.h",
  "human_readable_source": " \n \n\n#ifndef _DVBFRONTEND_H_\n#define _DVBFRONTEND_H_\n\n#include <linux/types.h>\n\n \nenum fe_caps {\n\tFE_IS_STUPID\t\t\t= 0,\n\tFE_CAN_INVERSION_AUTO\t\t= 0x1,\n\tFE_CAN_FEC_1_2\t\t\t= 0x2,\n\tFE_CAN_FEC_2_3\t\t\t= 0x4,\n\tFE_CAN_FEC_3_4\t\t\t= 0x8,\n\tFE_CAN_FEC_4_5\t\t\t= 0x10,\n\tFE_CAN_FEC_5_6\t\t\t= 0x20,\n\tFE_CAN_FEC_6_7\t\t\t= 0x40,\n\tFE_CAN_FEC_7_8\t\t\t= 0x80,\n\tFE_CAN_FEC_8_9\t\t\t= 0x100,\n\tFE_CAN_FEC_AUTO\t\t\t= 0x200,\n\tFE_CAN_QPSK\t\t\t= 0x400,\n\tFE_CAN_QAM_16\t\t\t= 0x800,\n\tFE_CAN_QAM_32\t\t\t= 0x1000,\n\tFE_CAN_QAM_64\t\t\t= 0x2000,\n\tFE_CAN_QAM_128\t\t\t= 0x4000,\n\tFE_CAN_QAM_256\t\t\t= 0x8000,\n\tFE_CAN_QAM_AUTO\t\t\t= 0x10000,\n\tFE_CAN_TRANSMISSION_MODE_AUTO\t= 0x20000,\n\tFE_CAN_BANDWIDTH_AUTO\t\t= 0x40000,\n\tFE_CAN_GUARD_INTERVAL_AUTO\t= 0x80000,\n\tFE_CAN_HIERARCHY_AUTO\t\t= 0x100000,\n\tFE_CAN_8VSB\t\t\t= 0x200000,\n\tFE_CAN_16VSB\t\t\t= 0x400000,\n\tFE_HAS_EXTENDED_CAPS\t\t= 0x800000,\n\tFE_CAN_MULTISTREAM\t\t= 0x4000000,\n\tFE_CAN_TURBO_FEC\t\t= 0x8000000,\n\tFE_CAN_2G_MODULATION\t\t= 0x10000000,\n\tFE_NEEDS_BENDING\t\t= 0x20000000,\n\tFE_CAN_RECOVER\t\t\t= 0x40000000,\n\tFE_CAN_MUTE_TS\t\t\t= 0x80000000\n};\n\n \nenum fe_type {\n\tFE_QPSK,\n\tFE_QAM,\n\tFE_OFDM,\n\tFE_ATSC\n};\n\n \nstruct dvb_frontend_info {\n\tchar       name[128];\n\tenum fe_type type;\t \n\t__u32      frequency_min;\n\t__u32      frequency_max;\n\t__u32      frequency_stepsize;\n\t__u32      frequency_tolerance;\n\t__u32      symbol_rate_min;\n\t__u32      symbol_rate_max;\n\t__u32      symbol_rate_tolerance;\n\t__u32      notifier_delay;\t\t \n\tenum fe_caps caps;\n};\n\n \nstruct dvb_diseqc_master_cmd {\n\t__u8 msg[6];\n\t__u8 msg_len;\n};\n\n \nstruct dvb_diseqc_slave_reply {\n\t__u8 msg[4];\n\t__u8 msg_len;\n\tint  timeout;\n};\n\n \nenum fe_sec_voltage {\n\tSEC_VOLTAGE_13,\n\tSEC_VOLTAGE_18,\n\tSEC_VOLTAGE_OFF\n};\n\n \nenum fe_sec_tone_mode {\n\tSEC_TONE_ON,\n\tSEC_TONE_OFF\n};\n\n \nenum fe_sec_mini_cmd {\n\tSEC_MINI_A,\n\tSEC_MINI_B\n};\n\n \nenum fe_status {\n\tFE_NONE\t\t\t= 0x00,\n\tFE_HAS_SIGNAL\t\t= 0x01,\n\tFE_HAS_CARRIER\t\t= 0x02,\n\tFE_HAS_VITERBI\t\t= 0x04,\n\tFE_HAS_SYNC\t\t= 0x08,\n\tFE_HAS_LOCK\t\t= 0x10,\n\tFE_TIMEDOUT\t\t= 0x20,\n\tFE_REINIT\t\t= 0x40,\n};\n\n \nenum fe_spectral_inversion {\n\tINVERSION_OFF,\n\tINVERSION_ON,\n\tINVERSION_AUTO\n};\n\n \nenum fe_code_rate {\n\tFEC_NONE = 0,\n\tFEC_1_2,\n\tFEC_2_3,\n\tFEC_3_4,\n\tFEC_4_5,\n\tFEC_5_6,\n\tFEC_6_7,\n\tFEC_7_8,\n\tFEC_8_9,\n\tFEC_AUTO,\n\tFEC_3_5,\n\tFEC_9_10,\n\tFEC_2_5,\n\tFEC_1_3,\n\tFEC_1_4,\n\tFEC_5_9,\n\tFEC_7_9,\n\tFEC_8_15,\n\tFEC_11_15,\n\tFEC_13_18,\n\tFEC_9_20,\n\tFEC_11_20,\n\tFEC_23_36,\n\tFEC_25_36,\n\tFEC_13_45,\n\tFEC_26_45,\n\tFEC_28_45,\n\tFEC_32_45,\n\tFEC_77_90,\n\tFEC_11_45,\n\tFEC_4_15,\n\tFEC_14_45,\n\tFEC_7_15,\n};\n\n \nenum fe_modulation {\n\tQPSK,\n\tQAM_16,\n\tQAM_32,\n\tQAM_64,\n\tQAM_128,\n\tQAM_256,\n\tQAM_AUTO,\n\tVSB_8,\n\tVSB_16,\n\tPSK_8,\n\tAPSK_16,\n\tAPSK_32,\n\tDQPSK,\n\tQAM_4_NR,\n\tQAM_1024,\n\tQAM_4096,\n\tAPSK_8_L,\n\tAPSK_16_L,\n\tAPSK_32_L,\n\tAPSK_64,\n\tAPSK_64_L,\n};\n\n \nenum fe_transmit_mode {\n\tTRANSMISSION_MODE_2K,\n\tTRANSMISSION_MODE_8K,\n\tTRANSMISSION_MODE_AUTO,\n\tTRANSMISSION_MODE_4K,\n\tTRANSMISSION_MODE_1K,\n\tTRANSMISSION_MODE_16K,\n\tTRANSMISSION_MODE_32K,\n\tTRANSMISSION_MODE_C1,\n\tTRANSMISSION_MODE_C3780,\n};\n\n \nenum fe_guard_interval {\n\tGUARD_INTERVAL_1_32,\n\tGUARD_INTERVAL_1_16,\n\tGUARD_INTERVAL_1_8,\n\tGUARD_INTERVAL_1_4,\n\tGUARD_INTERVAL_AUTO,\n\tGUARD_INTERVAL_1_128,\n\tGUARD_INTERVAL_19_128,\n\tGUARD_INTERVAL_19_256,\n\tGUARD_INTERVAL_PN420,\n\tGUARD_INTERVAL_PN595,\n\tGUARD_INTERVAL_PN945,\n\tGUARD_INTERVAL_1_64,\n};\n\n \nenum fe_hierarchy {\n\tHIERARCHY_NONE,\n\tHIERARCHY_1,\n\tHIERARCHY_2,\n\tHIERARCHY_4,\n\tHIERARCHY_AUTO\n};\n\n \nenum fe_interleaving {\n\tINTERLEAVING_NONE,\n\tINTERLEAVING_AUTO,\n\tINTERLEAVING_240,\n\tINTERLEAVING_720,\n};\n\n \n\n#define DTV_UNDEFINED\t\t0\n#define DTV_TUNE\t\t1\n#define DTV_CLEAR\t\t2\n#define DTV_FREQUENCY\t\t3\n#define DTV_MODULATION\t\t4\n#define DTV_BANDWIDTH_HZ\t5\n#define DTV_INVERSION\t\t6\n#define DTV_DISEQC_MASTER\t7\n#define DTV_SYMBOL_RATE\t\t8\n#define DTV_INNER_FEC\t\t9\n#define DTV_VOLTAGE\t\t10\n#define DTV_TONE\t\t11\n#define DTV_PILOT\t\t12\n#define DTV_ROLLOFF\t\t13\n#define DTV_DISEQC_SLAVE_REPLY\t14\n\n \n#define DTV_FE_CAPABILITY_COUNT\t15\n#define DTV_FE_CAPABILITY\t16\n#define DTV_DELIVERY_SYSTEM\t17\n\n \n#define DTV_ISDBT_PARTIAL_RECEPTION\t18\n#define DTV_ISDBT_SOUND_BROADCASTING\t19\n\n#define DTV_ISDBT_SB_SUBCHANNEL_ID\t20\n#define DTV_ISDBT_SB_SEGMENT_IDX\t21\n#define DTV_ISDBT_SB_SEGMENT_COUNT\t22\n\n#define DTV_ISDBT_LAYERA_FEC\t\t\t23\n#define DTV_ISDBT_LAYERA_MODULATION\t\t24\n#define DTV_ISDBT_LAYERA_SEGMENT_COUNT\t\t25\n#define DTV_ISDBT_LAYERA_TIME_INTERLEAVING\t26\n\n#define DTV_ISDBT_LAYERB_FEC\t\t\t27\n#define DTV_ISDBT_LAYERB_MODULATION\t\t28\n#define DTV_ISDBT_LAYERB_SEGMENT_COUNT\t\t29\n#define DTV_ISDBT_LAYERB_TIME_INTERLEAVING\t30\n\n#define DTV_ISDBT_LAYERC_FEC\t\t\t31\n#define DTV_ISDBT_LAYERC_MODULATION\t\t32\n#define DTV_ISDBT_LAYERC_SEGMENT_COUNT\t\t33\n#define DTV_ISDBT_LAYERC_TIME_INTERLEAVING\t34\n\n#define DTV_API_VERSION\t\t35\n\n#define DTV_CODE_RATE_HP\t36\n#define DTV_CODE_RATE_LP\t37\n#define DTV_GUARD_INTERVAL\t38\n#define DTV_TRANSMISSION_MODE\t39\n#define DTV_HIERARCHY\t\t40\n\n#define DTV_ISDBT_LAYER_ENABLED\t41\n\n#define DTV_STREAM_ID\t\t42\n#define DTV_ISDBS_TS_ID_LEGACY\tDTV_STREAM_ID\n#define DTV_DVBT2_PLP_ID_LEGACY\t43\n\n#define DTV_ENUM_DELSYS\t\t44\n\n \n#define DTV_ATSCMH_FIC_VER\t\t45\n#define DTV_ATSCMH_PARADE_ID\t\t46\n#define DTV_ATSCMH_NOG\t\t\t47\n#define DTV_ATSCMH_TNOG\t\t\t48\n#define DTV_ATSCMH_SGN\t\t\t49\n#define DTV_ATSCMH_PRC\t\t\t50\n#define DTV_ATSCMH_RS_FRAME_MODE\t51\n#define DTV_ATSCMH_RS_FRAME_ENSEMBLE\t52\n#define DTV_ATSCMH_RS_CODE_MODE_PRI\t53\n#define DTV_ATSCMH_RS_CODE_MODE_SEC\t54\n#define DTV_ATSCMH_SCCC_BLOCK_MODE\t55\n#define DTV_ATSCMH_SCCC_CODE_MODE_A\t56\n#define DTV_ATSCMH_SCCC_CODE_MODE_B\t57\n#define DTV_ATSCMH_SCCC_CODE_MODE_C\t58\n#define DTV_ATSCMH_SCCC_CODE_MODE_D\t59\n\n#define DTV_INTERLEAVING\t\t\t60\n#define DTV_LNA\t\t\t\t\t61\n\n \n#define DTV_STAT_SIGNAL_STRENGTH\t62\n#define DTV_STAT_CNR\t\t\t63\n#define DTV_STAT_PRE_ERROR_BIT_COUNT\t64\n#define DTV_STAT_PRE_TOTAL_BIT_COUNT\t65\n#define DTV_STAT_POST_ERROR_BIT_COUNT\t66\n#define DTV_STAT_POST_TOTAL_BIT_COUNT\t67\n#define DTV_STAT_ERROR_BLOCK_COUNT\t68\n#define DTV_STAT_TOTAL_BLOCK_COUNT\t69\n\n \n#define DTV_SCRAMBLING_SEQUENCE_INDEX\t70\n\n#define DTV_MAX_COMMAND\t\tDTV_SCRAMBLING_SEQUENCE_INDEX\n\n \nenum fe_pilot {\n\tPILOT_ON,\n\tPILOT_OFF,\n\tPILOT_AUTO,\n};\n\n \nenum fe_rolloff {\n\tROLLOFF_35,\n\tROLLOFF_20,\n\tROLLOFF_25,\n\tROLLOFF_AUTO,\n\tROLLOFF_15,\n\tROLLOFF_10,\n\tROLLOFF_5,\n};\n\n \nenum fe_delivery_system {\n\tSYS_UNDEFINED,\n\tSYS_DVBC_ANNEX_A,\n\tSYS_DVBC_ANNEX_B,\n\tSYS_DVBT,\n\tSYS_DSS,\n\tSYS_DVBS,\n\tSYS_DVBS2,\n\tSYS_DVBH,\n\tSYS_ISDBT,\n\tSYS_ISDBS,\n\tSYS_ISDBC,\n\tSYS_ATSC,\n\tSYS_ATSCMH,\n\tSYS_DTMB,\n\tSYS_CMMB,\n\tSYS_DAB,\n\tSYS_DVBT2,\n\tSYS_TURBO,\n\tSYS_DVBC_ANNEX_C,\n\tSYS_DVBC2,\n};\n\n \n#define SYS_DVBC_ANNEX_AC\tSYS_DVBC_ANNEX_A\n#define SYS_DMBTH\t\tSYS_DTMB  \n\n \n\n \nenum atscmh_sccc_block_mode {\n\tATSCMH_SCCC_BLK_SEP      = 0,\n\tATSCMH_SCCC_BLK_COMB     = 1,\n\tATSCMH_SCCC_BLK_RES      = 2,\n};\n\n \nenum atscmh_sccc_code_mode {\n\tATSCMH_SCCC_CODE_HLF     = 0,\n\tATSCMH_SCCC_CODE_QTR     = 1,\n\tATSCMH_SCCC_CODE_RES     = 2,\n};\n\n \nenum atscmh_rs_frame_ensemble {\n\tATSCMH_RSFRAME_ENS_PRI   = 0,\n\tATSCMH_RSFRAME_ENS_SEC   = 1,\n};\n\n \nenum atscmh_rs_frame_mode {\n\tATSCMH_RSFRAME_PRI_ONLY  = 0,\n\tATSCMH_RSFRAME_PRI_SEC   = 1,\n\tATSCMH_RSFRAME_RES       = 2,\n};\n\n \nenum atscmh_rs_code_mode {\n\tATSCMH_RSCODE_211_187    = 0,\n\tATSCMH_RSCODE_223_187    = 1,\n\tATSCMH_RSCODE_235_187    = 2,\n\tATSCMH_RSCODE_RES        = 3,\n};\n\n#define NO_STREAM_ID_FILTER\t(~0U)\n#define LNA_AUTO                (~0U)\n\n \nenum fecap_scale_params {\n\tFE_SCALE_NOT_AVAILABLE = 0,\n\tFE_SCALE_DECIBEL,\n\tFE_SCALE_RELATIVE,\n\tFE_SCALE_COUNTER\n};\n\n \nstruct dtv_stats {\n\t__u8 scale;\t \n\tunion {\n\t\t__u64 uvalue;\t \n\t\t__s64 svalue;\t \n\t};\n} __attribute__ ((packed));\n\n\n#define MAX_DTV_STATS   4\n\n \nstruct dtv_fe_stats {\n\t__u8 len;\n\tstruct dtv_stats stat[MAX_DTV_STATS];\n} __attribute__ ((packed));\n\n \nstruct dtv_property {\n\t__u32 cmd;\n\t__u32 reserved[3];\n\tunion {\n\t\t__u32 data;\n\t\tstruct dtv_fe_stats st;\n\t\tstruct {\n\t\t\t__u8 data[32];\n\t\t\t__u32 len;\n\t\t\t__u32 reserved1[3];\n\t\t\tvoid *reserved2;\n\t\t} buffer;\n\t} u;\n\tint result;\n} __attribute__ ((packed));\n\n \n#define DTV_IOCTL_MAX_MSGS 64\n\n \nstruct dtv_properties {\n\t__u32 num;\n\tstruct dtv_property *props;\n};\n\n \n#define FE_TUNE_MODE_ONESHOT 0x01\n\n \n\n#define FE_GET_INFO\t\t   _IOR('o', 61, struct dvb_frontend_info)\n\n#define FE_DISEQC_RESET_OVERLOAD   _IO('o', 62)\n#define FE_DISEQC_SEND_MASTER_CMD  _IOW('o', 63, struct dvb_diseqc_master_cmd)\n#define FE_DISEQC_RECV_SLAVE_REPLY _IOR('o', 64, struct dvb_diseqc_slave_reply)\n#define FE_DISEQC_SEND_BURST       _IO('o', 65)   \n\n#define FE_SET_TONE\t\t   _IO('o', 66)   \n#define FE_SET_VOLTAGE\t\t   _IO('o', 67)   \n#define FE_ENABLE_HIGH_LNB_VOLTAGE _IO('o', 68)   \n\n#define FE_READ_STATUS\t\t   _IOR('o', 69, fe_status_t)\n#define FE_READ_BER\t\t   _IOR('o', 70, __u32)\n#define FE_READ_SIGNAL_STRENGTH    _IOR('o', 71, __u16)\n#define FE_READ_SNR\t\t   _IOR('o', 72, __u16)\n#define FE_READ_UNCORRECTED_BLOCKS _IOR('o', 73, __u32)\n\n#define FE_SET_FRONTEND_TUNE_MODE  _IO('o', 81)  \n#define FE_GET_EVENT\t\t   _IOR('o', 78, struct dvb_frontend_event)\n\n#define FE_DISHNETWORK_SEND_LEGACY_CMD _IO('o', 80)  \n\n#define FE_SET_PROPERTY\t\t   _IOW('o', 82, struct dtv_properties)\n#define FE_GET_PROPERTY\t\t   _IOR('o', 83, struct dtv_properties)\n\n#if defined(__DVB_CORE__) || !defined(__KERNEL__)\n\n \n\n \n\nenum fe_bandwidth {\n\tBANDWIDTH_8_MHZ,\n\tBANDWIDTH_7_MHZ,\n\tBANDWIDTH_6_MHZ,\n\tBANDWIDTH_AUTO,\n\tBANDWIDTH_5_MHZ,\n\tBANDWIDTH_10_MHZ,\n\tBANDWIDTH_1_712_MHZ,\n};\n\n \ntypedef enum fe_sec_voltage fe_sec_voltage_t;\ntypedef enum fe_caps fe_caps_t;\ntypedef enum fe_type fe_type_t;\ntypedef enum fe_sec_tone_mode fe_sec_tone_mode_t;\ntypedef enum fe_sec_mini_cmd fe_sec_mini_cmd_t;\ntypedef enum fe_status fe_status_t;\ntypedef enum fe_spectral_inversion fe_spectral_inversion_t;\ntypedef enum fe_code_rate fe_code_rate_t;\ntypedef enum fe_modulation fe_modulation_t;\ntypedef enum fe_transmit_mode fe_transmit_mode_t;\ntypedef enum fe_bandwidth fe_bandwidth_t;\ntypedef enum fe_guard_interval fe_guard_interval_t;\ntypedef enum fe_hierarchy fe_hierarchy_t;\ntypedef enum fe_pilot fe_pilot_t;\ntypedef enum fe_rolloff fe_rolloff_t;\ntypedef enum fe_delivery_system fe_delivery_system_t;\n\n \n\nstruct dvb_qpsk_parameters {\n\t__u32\t\tsymbol_rate;   \n\tfe_code_rate_t\tfec_inner;     \n};\n\nstruct dvb_qam_parameters {\n\t__u32\t\tsymbol_rate;  \n\tfe_code_rate_t\tfec_inner;    \n\tfe_modulation_t\tmodulation;   \n};\n\nstruct dvb_vsb_parameters {\n\tfe_modulation_t\tmodulation;   \n};\n\nstruct dvb_ofdm_parameters {\n\tfe_bandwidth_t      bandwidth;\n\tfe_code_rate_t      code_rate_HP;   \n\tfe_code_rate_t      code_rate_LP;   \n\tfe_modulation_t     constellation;  \n\tfe_transmit_mode_t  transmission_mode;\n\tfe_guard_interval_t guard_interval;\n\tfe_hierarchy_t      hierarchy_information;\n};\n\nstruct dvb_frontend_parameters {\n\t__u32 frequency;   \n\t\t\t   \n\tfe_spectral_inversion_t inversion;\n\tunion {\n\t\tstruct dvb_qpsk_parameters qpsk;\t \n\t\tstruct dvb_qam_parameters  qam;\t\t \n\t\tstruct dvb_ofdm_parameters ofdm;\t \n\t\tstruct dvb_vsb_parameters vsb;\t\t \n\t} u;\n};\n\nstruct dvb_frontend_event {\n\tfe_status_t status;\n\tstruct dvb_frontend_parameters parameters;\n};\n\n \n\n#define FE_SET_FRONTEND\t\t   _IOW('o', 76, struct dvb_frontend_parameters)\n#define FE_GET_FRONTEND\t\t   _IOR('o', 77, struct dvb_frontend_parameters)\n\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}