INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:57:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 2.880ns (33.647%)  route 5.679ns (66.353%))
  Logic Levels:           29  (CARRY4=16 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2778, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X39Y129        FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y129        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.556     1.262    mulf1/operator/sigProdExt_c2[23]
    SLICE_X38Y129        LUT6 (Prop_lut6_I1_O)        0.120     1.382 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.169     1.550    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I3_O)        0.043     1.593 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.192     1.785    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X36Y129        LUT5 (Prop_lut5_I1_O)        0.043     1.828 r  mulf1/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.828    mulf1/operator/RoundingAdder/S[0]
    SLICE_X36Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.079 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.079    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X36Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.128 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.128    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5__0_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.177 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.177    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.226 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.226    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.275 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.275    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.324 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.324    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.373 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.422 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.422    mulf1/operator/RoundingAdder/ltOp_carry__2_i_13_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.526 r  mulf1/operator/RoundingAdder/ltOp_carry__1_i_11/O[0]
                         net (fo=14, routed)          0.728     3.254    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X20Y136        LUT4 (Prop_lut4_I2_O)        0.129     3.383 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0/O
                         net (fo=8, routed)           0.174     3.557    mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0_n_0
    SLICE_X20Y137        LUT6 (Prop_lut6_I4_O)        0.132     3.689 f  mulf1/operator/RoundingAdder/level5_c1[2]_i_7/O
                         net (fo=1, routed)           0.338     4.027    mulf1/operator/RoundingAdder/level5_c1[2]_i_7_n_0
    SLICE_X21Y137        LUT5 (Prop_lut5_I4_O)        0.043     4.070 r  mulf1/operator/RoundingAdder/level5_c1[2]_i_5/O
                         net (fo=3, routed)           0.301     4.371    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X20Y136        LUT4 (Prop_lut4_I0_O)        0.043     4.414 r  mulf1/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=26, routed)          0.326     4.740    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X21Y133        LUT6 (Prop_lut6_I1_O)        0.043     4.783 r  mulf1/operator/RoundingAdder/level5_c1[4]_i_3__0/O
                         net (fo=4, routed)           0.473     5.256    load3/data_tehb/control/excExpFracY_c0[1]
    SLICE_X19Y136        LUT6 (Prop_lut6_I4_O)        0.043     5.299 r  load3/data_tehb/control/ltOp_carry_i_3__0/O
                         net (fo=1, routed)           0.292     5.591    addf1/operator/DI[1]
    SLICE_X18Y136        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.836 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.836    addf1/operator/ltOp_carry_n_0
    SLICE_X18Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.886 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.886    addf1/operator/ltOp_carry__0_n_0
    SLICE_X18Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.936 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    addf1/operator/ltOp_carry__1_n_0
    SLICE_X18Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.986 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.986    addf1/operator/ltOp_carry__2_n_0
    SLICE_X18Y140        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.108 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.330     6.438    addf1/operator/CO[0]
    SLICE_X16Y140        LUT2 (Prop_lut2_I0_O)        0.135     6.573 r  addf1/operator/i__carry_i_2__0/O
                         net (fo=1, routed)           0.253     6.826    addf1/operator/p_1_in[2]
    SLICE_X17Y139        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.280     7.106 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.106    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X17Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.210 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.511     7.721    addf1/operator/RightShifterComponent/ps_c1_reg[4]_0[0]
    SLICE_X16Y139        LUT6 (Prop_lut6_I3_O)        0.120     7.841 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0/O
                         net (fo=5, routed)           0.329     8.170    addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0_n_0
    SLICE_X16Y139        LUT3 (Prop_lut3_I0_O)        0.051     8.221 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_1__0/O
                         net (fo=21, routed)          0.428     8.649    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X13Y138        LUT2 (Prop_lut2_I0_O)        0.138     8.787 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.281     9.067    addf1/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=2778, unset)         0.483    10.183    addf1/operator/RightShifterComponent/clk
    SLICE_X13Y137        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X13Y137        FDRE (Setup_fdre_C_R)       -0.381     9.766    addf1/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  0.699    




