# CollatzCircuit
This is a simple circuit made in VHDL which elaborates a sequence with the Collatz's conjecture given an input

![Circuit Scheme](https://user-images.githubusercontent.com/63858958/197408935-5f5d4ff4-7e56-4c1f-8f44-80b30d418c8b.jpg)

In fact the scheme uses the technology of clock gating for the 'enable' signal, but in the project it has been updated using sequential components with enable input.
