

================================================================
== Vivado HLS Report for 'shuffle_96'
================================================================
* Date:           Tue Dec 11 23:30:32 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8065|  8065|  8065|  8065|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  8064|  8064|        42|          -|          -|   192|    no    |
        | + Loop 1.1      |    40|    40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     8|     8|         2|          -|          -|     4|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (4)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:507
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (6)  [1/1] 0.00ns
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_15, %.loopexit.loopexit ]

ST_2: tmp_96 (7)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.loopexit:1  %tmp_96 = trunc i8 %co to i1

ST_2: exitcond2 (8)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:507
.loopexit:2  %exitcond2 = icmp eq i8 %co, -64

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_2: co_15 (10)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:507
.loopexit:4  %co_15 = add i8 1, %co

ST_2: StgValue_12 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.loopexit:5  br i1 %exitcond2, label %5, label %.preheader3.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.preheader3.preheader:0  %tmp = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.preheader3.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp, i2 0)

ST_2: tmp_243_cast (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.preheader3.preheader:2  %tmp_243_cast = zext i9 %tmp_s to i10

ST_2: tmp_151 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.preheader3.preheader:3  %tmp_151 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %co, i2 0)

ST_2: tmp_245_cast (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:508
.preheader3.preheader:4  %tmp_245_cast = zext i10 %tmp_151 to i11

ST_2: StgValue_18 (18)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:508
.preheader3.preheader:5  br label %.preheader3

ST_2: StgValue_19 (65)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:515
:0  ret void


 <State 3>: 2.32ns
ST_3: h (20)  [1/1] 0.00ns
.preheader3:0  %h = phi i3 [ 0, %.preheader3.preheader ], [ %h_15, %.preheader3.loopexit ]

ST_3: exitcond1 (21)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:508
.preheader3:1  %exitcond1 = icmp eq i3 %h, -4

ST_3: empty_66 (22)  [1/1] 0.00ns
.preheader3:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: h_15 (23)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:508
.preheader3:3  %h_15 = add i3 %h, 1

ST_3: StgValue_24 (24)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:508
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast2 (26)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:0  %tmp_cast2 = zext i3 %h to i11

ST_3: tmp_cast (27)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:1  %tmp_cast = zext i3 %h to i10

ST_3: tmp_152 (28)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:2  %tmp_152 = add i10 %tmp_cast, %tmp_243_cast

ST_3: tmp_248_cast (29)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:3  %tmp_248_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_152, i2 0)

ST_3: tmp_153 (30)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:4  %tmp_153 = add i11 %tmp_cast2, %tmp_245_cast

ST_3: tmp_251_cast (31)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:509
.preheader.preheader:5  %tmp_251_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_153, i2 0)

ST_3: StgValue_31 (32)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:509
.preheader.preheader:6  br label %.preheader

ST_3: StgValue_32 (63)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.58ns
ST_4: w (34)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_15, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (35)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:509
.preheader:1  %exitcond = icmp eq i3 %w, -4

ST_4: empty_67 (36)  [1/1] 0.00ns
.preheader:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: w_15 (37)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:509
.preheader:3  %w_15 = add i3 %w, 1

ST_4: StgValue_37 (38)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:509
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_4: tmp_99_cast1 (40)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:0  %tmp_99_cast1 = zext i3 %w to i13

ST_4: tmp_99_cast (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:1  %tmp_99_cast = zext i3 %w to i12

ST_4: tmp_154 (42)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:510
:2  %tmp_154 = add i12 %tmp_248_cast, %tmp_99_cast

ST_4: tmp_252_cast (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:3  %tmp_252_cast = zext i12 %tmp_154 to i64

ST_4: left_addr (44)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:4  %left_addr = getelementptr [1536 x float]* %left_r, i64 0, i64 %tmp_252_cast

ST_4: tmp_155 (45)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:510
:5  %tmp_155 = add i13 %tmp_251_cast, %tmp_99_cast1

ST_4: tmp_253_cast (46)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:6  %tmp_253_cast = zext i13 %tmp_155 to i64

ST_4: output_addr (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:7  %output_addr = getelementptr [3072 x float]* %output_r, i64 0, i64 %tmp_253_cast

ST_4: buffer1_1_96_4x4_add (48)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:511
:8  %buffer1_1_96_4x4_add = getelementptr [1536 x float]* @buffer1_1_96_4x4, i64 0, i64 %tmp_252_cast

ST_4: StgValue_47 (49)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:9  br i1 %tmp_96, label %3, label %2

ST_4: left_load (51)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:510
:0  %left_load = load float* %left_addr, align 4

ST_4: buffer1_1_96_4x4_loa (54)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:511
:0  %buffer1_1_96_4x4_loa = load float* %buffer1_1_96_4x4_add, align 4

ST_4: StgValue_50 (61)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 8.10ns
ST_5: left_load (51)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:510
:0  %left_load = load float* %left_addr, align 4

ST_5: StgValue_52 (52)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:510
:1  br label %4

ST_5: buffer1_1_96_4x4_loa (54)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:511
:0  %buffer1_1_96_4x4_loa = load float* %buffer1_1_96_4x4_add, align 4

ST_5: StgValue_54 (55)  [1/1] 1.59ns
:1  br label %4

ST_5: storemerge (57)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:0  %storemerge = phi float [ %left_load, %2 ], [ %buffer1_1_96_4x4_loa, %3 ]

ST_5: StgValue_56 (58)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:511
:1  store float %storemerge, float* %output_addr, align 4

ST_5: StgValue_57 (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:509
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6           (br               ) [ 011111]
co                   (phi              ) [ 001000]
tmp_96               (trunc            ) [ 000111]
exitcond2            (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
co_15                (add              ) [ 011111]
StgValue_12          (br               ) [ 000000]
tmp                  (partselect       ) [ 000000]
tmp_s                (bitconcatenate   ) [ 000000]
tmp_243_cast         (zext             ) [ 000111]
tmp_151              (bitconcatenate   ) [ 000000]
tmp_245_cast         (zext             ) [ 000111]
StgValue_18          (br               ) [ 001111]
StgValue_19          (ret              ) [ 000000]
h                    (phi              ) [ 000100]
exitcond1            (icmp             ) [ 001111]
empty_66             (speclooptripcount) [ 000000]
h_15                 (add              ) [ 001111]
StgValue_24          (br               ) [ 000000]
tmp_cast2            (zext             ) [ 000000]
tmp_cast             (zext             ) [ 000000]
tmp_152              (add              ) [ 000000]
tmp_248_cast         (bitconcatenate   ) [ 000011]
tmp_153              (add              ) [ 000000]
tmp_251_cast         (bitconcatenate   ) [ 000011]
StgValue_31          (br               ) [ 001111]
StgValue_32          (br               ) [ 011111]
w                    (phi              ) [ 000010]
exitcond             (icmp             ) [ 001111]
empty_67             (speclooptripcount) [ 000000]
w_15                 (add              ) [ 001111]
StgValue_37          (br               ) [ 000000]
tmp_99_cast1         (zext             ) [ 000000]
tmp_99_cast          (zext             ) [ 000000]
tmp_154              (add              ) [ 000000]
tmp_252_cast         (zext             ) [ 000000]
left_addr            (getelementptr    ) [ 000001]
tmp_155              (add              ) [ 000000]
tmp_253_cast         (zext             ) [ 000000]
output_addr          (getelementptr    ) [ 000001]
buffer1_1_96_4x4_add (getelementptr    ) [ 000001]
StgValue_47          (br               ) [ 000000]
StgValue_50          (br               ) [ 001111]
left_load            (load             ) [ 000000]
StgValue_52          (br               ) [ 000000]
buffer1_1_96_4x4_loa (load             ) [ 000000]
StgValue_54          (br               ) [ 000000]
storemerge           (phi              ) [ 000000]
StgValue_56          (store            ) [ 000000]
StgValue_57          (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_96_4x4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="left_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="12" slack="0"/>
<pin id="46" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_addr/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="output_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="13" slack="0"/>
<pin id="53" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buffer1_1_96_4x4_add_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="12" slack="0"/>
<pin id="60" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_add/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="11" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_load/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_loa/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="StgValue_56_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="1"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/5 "/>
</bind>
</comp>

<comp id="77" class="1005" name="co_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="1"/>
<pin id="79" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="co_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="h_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="1"/>
<pin id="90" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="h_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="w_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="1"/>
<pin id="101" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="w_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="storemerge_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="storemerge_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_96_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_96/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="exitcond2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="co_15_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_15/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_243_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_243_cast/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_151_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_151/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_245_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_245_cast/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="h_15_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_15/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_cast2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_152_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="9" slack="1"/>
<pin id="195" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_152/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_248_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_248_cast/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_153_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="1"/>
<pin id="208" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_153/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_251_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="13" slack="0"/>
<pin id="212" dir="0" index="1" bw="11" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_251_cast/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="w_15_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_15/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_99_cast1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99_cast1/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_99_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99_cast/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_154_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="1"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_154/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_252_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_252_cast/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_155_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="1"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_155/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_253_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="13" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_253_cast/4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_96_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="2"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="266" class="1005" name="co_15_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="co_15 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_243_cast_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="1"/>
<pin id="273" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_243_cast "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_245_cast_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="1"/>
<pin id="278" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_245_cast "/>
</bind>
</comp>

<comp id="284" class="1005" name="h_15_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_15 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_248_cast_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="1"/>
<pin id="291" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_248_cast "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_251_cast_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="1"/>
<pin id="296" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_251_cast "/>
</bind>
</comp>

<comp id="302" class="1005" name="w_15_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_15 "/>
</bind>
</comp>

<comp id="307" class="1005" name="left_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="1"/>
<pin id="309" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="left_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="output_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="1"/>
<pin id="314" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="buffer1_1_96_4x4_add_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="1"/>
<pin id="319" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="40" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="40" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="40" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="42" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="119"><net_src comp="63" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="68" pin="2"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="4"/><net_sink comp="73" pin=1"/></net>

<net id="125"><net_src comp="81" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="81" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="81" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="81" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="138" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="81" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="92" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="92" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="92" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="92" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="184" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="103" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="103" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="103" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="103" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="253"><net_src comp="230" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="262"><net_src comp="122" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="132" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="274"><net_src comp="156" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="279"><net_src comp="168" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="287"><net_src comp="178" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="292"><net_src comp="197" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="297"><net_src comp="210" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="305"><net_src comp="224" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="310"><net_src comp="42" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="315"><net_src comp="49" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="320"><net_src comp="56" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: shuffle_96 : left_r | {4 5 }
	Port: shuffle_96 : buffer1_1_96_4x4 | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_96 : 1
		exitcond2 : 1
		co_15 : 1
		StgValue_12 : 2
		tmp : 1
		tmp_s : 2
		tmp_243_cast : 3
		tmp_151 : 1
		tmp_245_cast : 2
	State 3
		exitcond1 : 1
		h_15 : 1
		StgValue_24 : 2
		tmp_cast2 : 1
		tmp_cast : 1
		tmp_152 : 2
		tmp_248_cast : 3
		tmp_153 : 2
		tmp_251_cast : 3
	State 4
		exitcond : 1
		w_15 : 1
		StgValue_37 : 2
		tmp_99_cast1 : 1
		tmp_99_cast : 1
		tmp_154 : 2
		tmp_252_cast : 3
		left_addr : 4
		tmp_155 : 2
		tmp_253_cast : 3
		output_addr : 4
		buffer1_1_96_4x4_add : 4
		left_load : 5
		buffer1_1_96_4x4_loa : 5
	State 5
		storemerge : 1
		StgValue_56 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     co_15_fu_132    |    29   |    13   |
|          |     h_15_fu_178     |    14   |    9    |
|          |    tmp_152_fu_192   |    32   |    14   |
|    add   |    tmp_153_fu_205   |    35   |    15   |
|          |     w_15_fu_224     |    14   |    9    |
|          |    tmp_154_fu_238   |    41   |    17   |
|          |    tmp_155_fu_249   |    44   |    18   |
|----------|---------------------|---------|---------|
|          |   exitcond2_fu_126  |    0    |    4    |
|   icmp   |   exitcond1_fu_172  |    0    |    1    |
|          |   exitcond_fu_218   |    0    |    1    |
|----------|---------------------|---------|---------|
|   trunc  |    tmp_96_fu_122    |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_138     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_148    |    0    |    0    |
|bitconcatenate|    tmp_151_fu_160   |    0    |    0    |
|          | tmp_248_cast_fu_197 |    0    |    0    |
|          | tmp_251_cast_fu_210 |    0    |    0    |
|----------|---------------------|---------|---------|
|          | tmp_243_cast_fu_156 |    0    |    0    |
|          | tmp_245_cast_fu_168 |    0    |    0    |
|          |   tmp_cast2_fu_184  |    0    |    0    |
|   zext   |   tmp_cast_fu_188   |    0    |    0    |
|          | tmp_99_cast1_fu_230 |    0    |    0    |
|          |  tmp_99_cast_fu_234 |    0    |    0    |
|          | tmp_252_cast_fu_243 |    0    |    0    |
|          | tmp_253_cast_fu_254 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   209   |   101   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|buffer1_1_96_4x4_add_reg_317|   11   |
|        co_15_reg_266       |    8   |
|          co_reg_77         |    8   |
|        h_15_reg_284        |    3   |
|          h_reg_88          |    3   |
|      left_addr_reg_307     |   11   |
|     output_addr_reg_312    |   12   |
|     storemerge_reg_110     |   32   |
|    tmp_243_cast_reg_271    |   10   |
|    tmp_245_cast_reg_276    |   11   |
|    tmp_248_cast_reg_289    |   12   |
|    tmp_251_cast_reg_294    |   13   |
|       tmp_96_reg_259       |    1   |
|        w_15_reg_302        |    3   |
|          w_reg_99          |    3   |
+----------------------------+--------+
|            Total           |   141  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_68 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   209  |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   141  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   350  |   119  |
+-----------+--------+--------+--------+
