module module_0 (
    id_1,
    id_2,
    output id_3,
    input [1 : id_2] id_4,
    id_5,
    id_6,
    input [id_2 : 1] id_7,
    output logic [id_5 : 1] id_8,
    id_9,
    input logic id_10,
    id_11,
    id_12,
    output logic id_13,
    input logic id_14,
    input logic [id_9 : 1] id_15,
    id_16,
    output logic id_17,
    output logic id_18,
    output [id_13[id_11] : 1] id_19,
    id_20,
    input logic id_21,
    id_22,
    id_23
);
  assign id_9 = 1'b0;
  logic id_24;
  id_25 id_26 (
      .id_10(id_25 | id_19[id_24]),
      .id_23(1)
  );
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1 ps
