
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setfacl_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e8 <.init>:
  4017e8:	stp	x29, x30, [sp, #-16]!
  4017ec:	mov	x29, sp
  4017f0:	bl	401ce0 <ferror@plt+0x60>
  4017f4:	ldp	x29, x30, [sp], #16
  4017f8:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x14380>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15380>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <acl_error@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15380>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15380>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <exit@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15380>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <acl_add_perm@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15380>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <acl_delete_perm@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15380>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <acl_entries@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15380>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <acl_cmp@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15380>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <acl_get_permset@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <getgrnam@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <opendir@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <acl_delete_def_file@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <fclose@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <fopen@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <malloc@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15380>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <acl_set_tag_type@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15380>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <chmod@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15380>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <acl_create_entry@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15380>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <strncmp@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15380>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <bindtextdomain@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15380>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <__libc_start_main@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15380>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fgetc@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15380>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <acl_get_tag_type@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15380>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <getpwnam@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15380>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <acl_equiv_mode@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <acl_copy_entry@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <seekdir@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__xpg_basename@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <readdir@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <realloc@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <acl_set_file@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <getpagesize@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <acl_from_mode@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <closedir@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <strerror@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <__gmon_start__@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <acl_set_qualifier@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <abort@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <acl_to_any_text@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <feof@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <textdomain@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <getopt_long@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <strcmp@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <acl_get_file@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <strtol@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <acl_init@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <free@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <ungetc@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <acl_get_entry@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <telldir@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <strchr@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <getrlimit@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <acl_get_qualifier@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <__lxstat@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <acl_delete_entry@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <acl_get_perm@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <acl_dup@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <acl_calc_mask@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <__xstat@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <chown@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <acl_check@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <fprintf@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <fgets@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <setlocale@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <acl_free@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

0000000000401c80 <ferror@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c84:	ldr	x17, [x16, #560]
  401c88:	add	x16, x16, #0x230
  401c8c:	br	x17

Disassembly of section .text:

0000000000401c90 <.text>:
  401c90:	mov	x29, #0x0                   	// #0
  401c94:	mov	x30, #0x0                   	// #0
  401c98:	mov	x5, x0
  401c9c:	ldr	x1, [sp]
  401ca0:	add	x2, sp, #0x8
  401ca4:	mov	x6, sp
  401ca8:	movz	x0, #0x0, lsl #48
  401cac:	movk	x0, #0x0, lsl #32
  401cb0:	movk	x0, #0x40, lsl #16
  401cb4:	movk	x0, #0x4834
  401cb8:	movz	x3, #0x0, lsl #48
  401cbc:	movk	x3, #0x0, lsl #32
  401cc0:	movk	x3, #0x40, lsl #16
  401cc4:	movk	x3, #0x5a88
  401cc8:	movz	x4, #0x0, lsl #48
  401ccc:	movk	x4, #0x0, lsl #32
  401cd0:	movk	x4, #0x40, lsl #16
  401cd4:	movk	x4, #0x5b08
  401cd8:	bl	401960 <__libc_start_main@plt>
  401cdc:	bl	401a70 <abort@plt>
  401ce0:	adrp	x0, 416000 <ferror@plt+0x14380>
  401ce4:	ldr	x0, [x0, #4064]
  401ce8:	cbz	x0, 401cf0 <ferror@plt+0x70>
  401cec:	b	401a50 <__gmon_start__@plt>
  401cf0:	ret
  401cf4:	nop
  401cf8:	adrp	x0, 417000 <ferror@plt+0x15380>
  401cfc:	add	x0, x0, #0x4e8
  401d00:	adrp	x1, 417000 <ferror@plt+0x15380>
  401d04:	add	x1, x1, #0x4e8
  401d08:	cmp	x1, x0
  401d0c:	b.eq	401d24 <ferror@plt+0xa4>  // b.none
  401d10:	adrp	x1, 405000 <ferror@plt+0x3380>
  401d14:	ldr	x1, [x1, #2856]
  401d18:	cbz	x1, 401d24 <ferror@plt+0xa4>
  401d1c:	mov	x16, x1
  401d20:	br	x16
  401d24:	ret
  401d28:	adrp	x0, 417000 <ferror@plt+0x15380>
  401d2c:	add	x0, x0, #0x4e8
  401d30:	adrp	x1, 417000 <ferror@plt+0x15380>
  401d34:	add	x1, x1, #0x4e8
  401d38:	sub	x1, x1, x0
  401d3c:	lsr	x2, x1, #63
  401d40:	add	x1, x2, x1, asr #3
  401d44:	cmp	xzr, x1, asr #1
  401d48:	asr	x1, x1, #1
  401d4c:	b.eq	401d64 <ferror@plt+0xe4>  // b.none
  401d50:	adrp	x2, 405000 <ferror@plt+0x3380>
  401d54:	ldr	x2, [x2, #2864]
  401d58:	cbz	x2, 401d64 <ferror@plt+0xe4>
  401d5c:	mov	x16, x2
  401d60:	br	x16
  401d64:	ret
  401d68:	stp	x29, x30, [sp, #-32]!
  401d6c:	mov	x29, sp
  401d70:	str	x19, [sp, #16]
  401d74:	adrp	x19, 417000 <ferror@plt+0x15380>
  401d78:	ldrb	w0, [x19, #1296]
  401d7c:	cbnz	w0, 401d8c <ferror@plt+0x10c>
  401d80:	bl	401cf8 <ferror@plt+0x78>
  401d84:	mov	w0, #0x1                   	// #1
  401d88:	strb	w0, [x19, #1296]
  401d8c:	ldr	x19, [sp, #16]
  401d90:	ldp	x29, x30, [sp], #32
  401d94:	ret
  401d98:	b	401d28 <ferror@plt+0xa8>
  401d9c:	sub	sp, sp, #0x40
  401da0:	stp	x22, x21, [sp, #32]
  401da4:	stp	x20, x19, [sp, #48]
  401da8:	mov	w21, w2
  401dac:	mov	w19, w1
  401db0:	add	x2, sp, #0x8
  401db4:	mov	w1, wzr
  401db8:	stp	x29, x30, [sp, #16]
  401dbc:	add	x29, sp, #0x10
  401dc0:	mov	x20, x0
  401dc4:	bl	401b20 <acl_get_entry@plt>
  401dc8:	cmp	w0, #0x1
  401dcc:	b.ne	401e64 <ferror@plt+0x1e4>  // b.any
  401dd0:	cmn	w21, #0x1
  401dd4:	b.ne	401df4 <ferror@plt+0x174>  // b.any
  401dd8:	b	401e44 <ferror@plt+0x1c4>
  401ddc:	add	x2, sp, #0x8
  401de0:	mov	w1, #0x1                   	// #1
  401de4:	mov	x0, x20
  401de8:	bl	401b20 <acl_get_entry@plt>
  401dec:	cmp	w0, #0x1
  401df0:	b.ne	401e64 <ferror@plt+0x1e4>  // b.any
  401df4:	ldr	x0, [sp, #8]
  401df8:	add	x1, sp, #0x4
  401dfc:	bl	401980 <acl_get_tag_type@plt>
  401e00:	ldr	w8, [sp, #4]
  401e04:	cmp	w8, w19
  401e08:	b.ne	401ddc <ferror@plt+0x15c>  // b.any
  401e0c:	ldr	x0, [sp, #8]
  401e10:	bl	401b70 <acl_get_qualifier@plt>
  401e14:	cbz	x0, 401e68 <ferror@plt+0x1e8>
  401e18:	ldr	w22, [x0]
  401e1c:	bl	401c70 <acl_free@plt>
  401e20:	cmp	w22, w21
  401e24:	b.ne	401ddc <ferror@plt+0x15c>  // b.any
  401e28:	b	401e5c <ferror@plt+0x1dc>
  401e2c:	add	x2, sp, #0x8
  401e30:	mov	w1, #0x1                   	// #1
  401e34:	mov	x0, x20
  401e38:	bl	401b20 <acl_get_entry@plt>
  401e3c:	cmp	w0, #0x1
  401e40:	b.ne	401e64 <ferror@plt+0x1e4>  // b.any
  401e44:	ldr	x0, [sp, #8]
  401e48:	add	x1, sp, #0x4
  401e4c:	bl	401980 <acl_get_tag_type@plt>
  401e50:	ldr	w8, [sp, #4]
  401e54:	cmp	w8, w19
  401e58:	b.ne	401e2c <ferror@plt+0x1ac>  // b.any
  401e5c:	ldr	x0, [sp, #8]
  401e60:	b	401e68 <ferror@plt+0x1e8>
  401e64:	mov	x0, xzr
  401e68:	ldp	x20, x19, [sp, #48]
  401e6c:	ldp	x22, x21, [sp, #32]
  401e70:	ldp	x29, x30, [sp, #16]
  401e74:	add	sp, sp, #0x40
  401e78:	ret
  401e7c:	sub	sp, sp, #0x30
  401e80:	stp	x29, x30, [sp, #16]
  401e84:	add	x29, sp, #0x10
  401e88:	add	x2, x29, #0x18
  401e8c:	mov	w1, wzr
  401e90:	str	x19, [sp, #32]
  401e94:	mov	x19, x0
  401e98:	bl	401b20 <acl_get_entry@plt>
  401e9c:	cmp	w0, #0x1
  401ea0:	mov	w0, wzr
  401ea4:	b.ne	401ee0 <ferror@plt+0x260>  // b.any
  401ea8:	ldr	x0, [x29, #24]
  401eac:	add	x1, sp, #0x8
  401eb0:	bl	4018a0 <acl_get_permset@plt>
  401eb4:	ldr	x0, [sp, #8]
  401eb8:	mov	w1, #0x1                   	// #1
  401ebc:	bl	401ba0 <acl_get_perm@plt>
  401ec0:	cbnz	w0, 401ef0 <ferror@plt+0x270>
  401ec4:	add	x2, x29, #0x18
  401ec8:	mov	w1, #0x1                   	// #1
  401ecc:	mov	x0, x19
  401ed0:	bl	401b20 <acl_get_entry@plt>
  401ed4:	cmp	w0, #0x1
  401ed8:	b.eq	401ea8 <ferror@plt+0x228>  // b.none
  401edc:	mov	w0, wzr
  401ee0:	ldr	x19, [sp, #32]
  401ee4:	ldp	x29, x30, [sp, #16]
  401ee8:	add	sp, sp, #0x30
  401eec:	ret
  401ef0:	mov	w0, #0x1                   	// #1
  401ef4:	ldr	x19, [sp, #32]
  401ef8:	ldp	x29, x30, [sp, #16]
  401efc:	add	sp, sp, #0x30
  401f00:	ret
  401f04:	sub	sp, sp, #0x40
  401f08:	stp	x22, x21, [sp, #32]
  401f0c:	stp	x20, x19, [sp, #48]
  401f10:	mov	w19, w3
  401f14:	mov	x20, x2
  401f18:	mov	w21, w1
  401f1c:	mov	x22, x0
  401f20:	add	x2, sp, #0x8
  401f24:	mov	w1, wzr
  401f28:	stp	x29, x30, [sp, #16]
  401f2c:	add	x29, sp, #0x10
  401f30:	bl	401b20 <acl_get_entry@plt>
  401f34:	cmp	w0, #0x1
  401f38:	b.ne	401f6c <ferror@plt+0x2ec>  // b.any
  401f3c:	ldr	x0, [sp, #8]
  401f40:	add	x1, sp, #0x4
  401f44:	bl	401980 <acl_get_tag_type@plt>
  401f48:	ldr	w8, [sp, #4]
  401f4c:	cmp	w8, w21
  401f50:	b.eq	401f84 <ferror@plt+0x304>  // b.none
  401f54:	add	x2, sp, #0x8
  401f58:	mov	w1, #0x1                   	// #1
  401f5c:	mov	x0, x22
  401f60:	bl	401b20 <acl_get_entry@plt>
  401f64:	cmp	w0, #0x1
  401f68:	b.eq	401f3c <ferror@plt+0x2bc>  // b.none
  401f6c:	mov	w0, #0x1                   	// #1
  401f70:	ldp	x20, x19, [sp, #48]
  401f74:	ldp	x22, x21, [sp, #32]
  401f78:	ldp	x29, x30, [sp, #16]
  401f7c:	add	sp, sp, #0x40
  401f80:	ret
  401f84:	ldr	x21, [sp, #8]
  401f88:	cbz	x21, 401f6c <ferror@plt+0x2ec>
  401f8c:	add	x1, sp, #0x8
  401f90:	mov	x0, x20
  401f94:	bl	401930 <acl_create_entry@plt>
  401f98:	cbz	w0, 401fa4 <ferror@plt+0x324>
  401f9c:	mov	w0, #0xffffffff            	// #-1
  401fa0:	b	401f70 <ferror@plt+0x2f0>
  401fa4:	ldr	x0, [sp, #8]
  401fa8:	mov	x1, x21
  401fac:	bl	4019b0 <acl_copy_entry@plt>
  401fb0:	ldr	x0, [sp, #8]
  401fb4:	mov	w1, w19
  401fb8:	bl	401910 <acl_set_tag_type@plt>
  401fbc:	mov	w0, wzr
  401fc0:	b	401f70 <ferror@plt+0x2f0>
  401fc4:	stp	x29, x30, [sp, #-48]!
  401fc8:	mov	x8, x3
  401fcc:	stp	x22, x21, [sp, #16]
  401fd0:	stp	x20, x19, [sp, #32]
  401fd4:	mov	x20, x1
  401fd8:	mov	x21, x0
  401fdc:	mov	w2, #0x2c                  	// #44
  401fe0:	mov	w3, #0x10                  	// #16
  401fe4:	mov	x0, x8
  401fe8:	mov	x1, xzr
  401fec:	mov	x29, sp
  401ff0:	mov	x19, x4
  401ff4:	bl	401a80 <acl_to_any_text@plt>
  401ff8:	adrp	x1, 405000 <ferror@plt+0x3380>
  401ffc:	mov	x22, x0
  402000:	add	x1, x1, #0xb44
  402004:	mov	w2, #0x2c                  	// #44
  402008:	mov	w3, #0x10                  	// #16
  40200c:	mov	x0, x19
  402010:	bl	401a80 <acl_to_any_text@plt>
  402014:	adrp	x8, 405000 <ferror@plt+0x3380>
  402018:	add	x8, x8, #0xb52
  40201c:	cmp	x22, #0x0
  402020:	csel	x3, x8, x22, eq  // eq = none
  402024:	cmp	x0, #0x0
  402028:	adrp	x1, 405000 <ferror@plt+0x3380>
  40202c:	mov	x19, x0
  402030:	csel	x4, x8, x0, eq  // eq = none
  402034:	add	x1, x1, #0xb47
  402038:	mov	x0, x21
  40203c:	mov	x2, x20
  402040:	bl	401c40 <fprintf@plt>
  402044:	mov	x0, x22
  402048:	bl	401c70 <acl_free@plt>
  40204c:	mov	x0, x19
  402050:	ldp	x20, x19, [sp, #32]
  402054:	ldp	x22, x21, [sp, #16]
  402058:	ldp	x29, x30, [sp], #48
  40205c:	b	401c70 <acl_free@plt>
  402060:	sub	sp, sp, #0x150
  402064:	stp	x29, x30, [sp, #240]
  402068:	stp	x20, x19, [sp, #320]
  40206c:	add	x29, sp, #0xf0
  402070:	mov	x19, x0
  402074:	stp	x28, x27, [sp, #256]
  402078:	stp	x26, x25, [sp, #272]
  40207c:	stp	x24, x23, [sp, #288]
  402080:	stp	x22, x21, [sp, #304]
  402084:	stp	x1, x3, [sp, #16]
  402088:	stp	xzr, xzr, [x29, #-48]
  40208c:	stp	xzr, xzr, [x29, #-64]
  402090:	tbnz	w2, #10, 402584 <ferror@plt+0x904>
  402094:	mov	w22, w2
  402098:	tbz	w2, #9, 4020b0 <ferror@plt+0x430>
  40209c:	mov	w23, wzr
  4020a0:	tbnz	w22, #1, 402abc <ferror@plt+0xe3c>
  4020a4:	mov	w8, #0x104                 	// #260
  4020a8:	and	w8, w22, w8
  4020ac:	cbz	w8, 402abc <ferror@plt+0xe3c>
  4020b0:	ldr	x8, [sp, #24]
  4020b4:	sub	x2, x29, #0x50
  4020b8:	mov	w1, wzr
  4020bc:	ldr	x0, [x8]
  4020c0:	bl	403ff4 <ferror@plt+0x2374>
  4020c4:	mov	w23, w0
  4020c8:	cbz	w0, 402abc <ferror@plt+0xe3c>
  4020cc:	str	x19, [sp, #8]
  4020d0:	mov	w21, wzr
  4020d4:	mov	w20, wzr
  4020d8:	mov	w28, wzr
  4020dc:	cmp	w23, #0x1
  4020e0:	mov	w19, wzr
  4020e4:	b.ne	4025d0 <ferror@plt+0x950>  // b.any
  4020e8:	mov	w20, #0x104                 	// #260
  4020ec:	mov	w21, wzr
  4020f0:	mov	w28, wzr
  4020f4:	mov	w27, #0x1                   	// #1
  4020f8:	movk	w20, #0x1, lsl #16
  4020fc:	str	xzr, [sp]
  402100:	b	402138 <ferror@plt+0x4b8>
  402104:	ldr	x0, [x23]
  402108:	bl	401c70 <acl_free@plt>
  40210c:	mov	w0, #0x5                   	// #5
  402110:	bl	401af0 <acl_init@plt>
  402114:	str	x0, [x23]
  402118:	cbz	x0, 402544 <ferror@plt+0x8c4>
  40211c:	ldr	x8, [sp, #24]
  402120:	sub	x2, x29, #0x50
  402124:	mov	w1, #0x1                   	// #1
  402128:	ldr	x0, [x8]
  40212c:	bl	403ff4 <ferror@plt+0x2374>
  402130:	cmp	w0, #0x1
  402134:	b.ne	4025c4 <ferror@plt+0x944>  // b.any
  402138:	ldur	x8, [x29, #-80]
  40213c:	ldr	w19, [x8, #16]
  402140:	ldp	w24, w8, [x8, #4]
  402144:	cmp	w24, #0x8, lsl #12
  402148:	b.ne	402170 <ferror@plt+0x4f0>  // b.any
  40214c:	cmp	w8, #0x10
  402150:	mov	w8, #0x1                   	// #1
  402154:	str	w8, [sp]
  402158:	sub	x26, x29, #0x28
  40215c:	csinc	w28, w28, wzr, ne  // ne = any
  402160:	sub	x23, x29, #0x38
  402164:	ldr	x25, [x23]
  402168:	cbnz	x25, 40221c <ferror@plt+0x59c>
  40216c:	b	402190 <ferror@plt+0x510>
  402170:	cmp	w8, #0x10
  402174:	mov	w8, #0x1                   	// #1
  402178:	sub	x26, x29, #0x30
  40217c:	csinc	w21, w21, wzr, ne  // ne = any
  402180:	sub	x23, x29, #0x40
  402184:	str	w8, [sp, #4]
  402188:	ldr	x25, [x23]
  40218c:	cbnz	x25, 40221c <ferror@plt+0x59c>
  402190:	cmp	w24, #0x8, lsl #12
  402194:	str	xzr, [x23]
  402198:	b.eq	4021b0 <ferror@plt+0x530>  // b.none
  40219c:	ldr	x8, [sp, #16]
  4021a0:	ldr	w8, [x8, #16]
  4021a4:	and	w8, w8, #0xf000
  4021a8:	cmp	w8, #0x4, lsl #12
  4021ac:	b.ne	4021e4 <ferror@plt+0x564>  // b.any
  4021b0:	ldr	x0, [sp, #8]
  4021b4:	mov	w1, w24
  4021b8:	bl	401ad0 <acl_get_file@plt>
  4021bc:	str	x0, [x26]
  4021c0:	cbnz	x0, 40220c <ferror@plt+0x58c>
  4021c4:	bl	401bf0 <__errno_location@plt>
  4021c8:	ldr	w8, [x0]
  4021cc:	cmp	w8, #0x5f
  4021d0:	b.eq	4021dc <ferror@plt+0x55c>  // b.none
  4021d4:	cmp	w8, #0x26
  4021d8:	b.ne	402544 <ferror@plt+0x8c4>  // b.any
  4021dc:	cmp	w24, #0x4, lsl #12
  4021e0:	b.ne	4021f8 <ferror@plt+0x578>  // b.any
  4021e4:	mov	w0, wzr
  4021e8:	bl	401af0 <acl_init@plt>
  4021ec:	str	x0, [x26]
  4021f0:	cbnz	x0, 40220c <ferror@plt+0x58c>
  4021f4:	b	402544 <ferror@plt+0x8c4>
  4021f8:	ldr	x8, [sp, #16]
  4021fc:	ldr	w0, [x8, #16]
  402200:	bl	401a20 <acl_from_mode@plt>
  402204:	str	x0, [x26]
  402208:	cbz	x0, 402544 <ferror@plt+0x8c4>
  40220c:	bl	401bb0 <acl_dup@plt>
  402210:	mov	x25, x0
  402214:	str	x0, [x23]
  402218:	cbz	x0, 402544 <ferror@plt+0x8c4>
  40221c:	tbz	w19, #3, 40228c <ferror@plt+0x60c>
  402220:	ldr	x8, [sp, #16]
  402224:	and	w19, w19, #0xfffffff7
  402228:	ldr	w8, [x8, #16]
  40222c:	and	w8, w8, #0xf000
  402230:	cmp	w8, #0x4, lsl #12
  402234:	b.ne	402240 <ferror@plt+0x5c0>  // b.any
  402238:	orr	w19, w19, #0x1
  40223c:	b	40228c <ferror@plt+0x60c>
  402240:	add	x2, sp, #0x20
  402244:	mov	x0, x25
  402248:	mov	w1, wzr
  40224c:	bl	401b20 <acl_get_entry@plt>
  402250:	cmp	w0, #0x1
  402254:	b.ne	40228c <ferror@plt+0x60c>  // b.any
  402258:	ldr	x0, [sp, #32]
  40225c:	sub	x1, x29, #0x10
  402260:	bl	4018a0 <acl_get_permset@plt>
  402264:	ldur	x0, [x29, #-16]
  402268:	mov	w1, #0x1                   	// #1
  40226c:	bl	401ba0 <acl_get_perm@plt>
  402270:	cbnz	w0, 402238 <ferror@plt+0x5b8>
  402274:	add	x2, sp, #0x20
  402278:	mov	w1, #0x1                   	// #1
  40227c:	mov	x0, x25
  402280:	bl	401b20 <acl_get_entry@plt>
  402284:	cmp	w0, #0x1
  402288:	b.eq	402258 <ferror@plt+0x5d8>  // b.none
  40228c:	ldur	x8, [x29, #-80]
  402290:	ldr	w9, [x8]
  402294:	cmp	w9, #0x5
  402298:	b.hi	402538 <ferror@plt+0x8b8>  // b.pmore
  40229c:	adrp	x12, 405000 <ferror@plt+0x3380>
  4022a0:	add	x12, x12, #0xb38
  4022a4:	adr	x10, 402104 <ferror@plt+0x484>
  4022a8:	ldrh	w11, [x12, x9, lsl #1]
  4022ac:	add	x10, x10, x11, lsl #2
  4022b0:	br	x10
  4022b4:	ldr	x0, [x23]
  4022b8:	ldp	w1, w2, [x8, #8]
  4022bc:	bl	401d9c <ferror@plt+0x11c>
  4022c0:	stur	x0, [x29, #-72]
  4022c4:	cbnz	x0, 4022fc <ferror@plt+0x67c>
  4022c8:	sub	x1, x29, #0x48
  4022cc:	mov	x0, x23
  4022d0:	bl	401930 <acl_create_entry@plt>
  4022d4:	cbnz	w0, 402544 <ferror@plt+0x8c4>
  4022d8:	ldp	x8, x0, [x29, #-80]
  4022dc:	ldr	w1, [x8, #8]
  4022e0:	bl	401910 <acl_set_tag_type@plt>
  4022e4:	ldur	x1, [x29, #-80]
  4022e8:	ldr	w8, [x1, #12]!
  4022ec:	cmn	w8, #0x1
  4022f0:	b.eq	4022fc <ferror@plt+0x67c>  // b.none
  4022f4:	ldur	x0, [x29, #-72]
  4022f8:	bl	401a60 <acl_set_qualifier@plt>
  4022fc:	ldur	x0, [x29, #-72]
  402300:	add	x1, sp, #0x20
  402304:	bl	4018a0 <acl_get_permset@plt>
  402308:	ldr	x0, [sp, #32]
  40230c:	mov	w1, #0x4                   	// #4
  402310:	tbnz	w19, #2, 4023b4 <ferror@plt+0x734>
  402314:	bl	401870 <acl_delete_perm@plt>
  402318:	ldr	x0, [sp, #32]
  40231c:	mov	w1, #0x2                   	// #2
  402320:	tbz	w19, #1, 4023c4 <ferror@plt+0x744>
  402324:	bl	401860 <acl_add_perm@plt>
  402328:	ldr	x0, [sp, #32]
  40232c:	mov	w1, #0x1                   	// #1
  402330:	tbz	w19, #0, 4023d4 <ferror@plt+0x754>
  402334:	bl	401860 <acl_add_perm@plt>
  402338:	b	40211c <ferror@plt+0x49c>
  40233c:	ldr	x0, [x23]
  402340:	ldp	w1, w2, [x8, #8]
  402344:	bl	401d9c <ferror@plt+0x11c>
  402348:	stur	x0, [x29, #-72]
  40234c:	cbz	x0, 40211c <ferror@plt+0x49c>
  402350:	mov	x1, x0
  402354:	ldr	x0, [x23]
  402358:	bl	401b90 <acl_delete_entry@plt>
  40235c:	b	40211c <ferror@plt+0x49c>
  402360:	ldur	x23, [x29, #-56]
  402364:	add	x2, sp, #0x20
  402368:	mov	w1, wzr
  40236c:	mov	x0, x23
  402370:	bl	401b20 <acl_get_entry@plt>
  402374:	cmp	w0, #0x1
  402378:	b.ne	4023ac <ferror@plt+0x72c>  // b.any
  40237c:	ldr	x0, [sp, #32]
  402380:	sub	x1, x29, #0x10
  402384:	bl	401980 <acl_get_tag_type@plt>
  402388:	ldur	w8, [x29, #-16]
  40238c:	cmp	w8, #0x10
  402390:	b.eq	4023dc <ferror@plt+0x75c>  // b.none
  402394:	add	x2, sp, #0x20
  402398:	mov	w1, #0x1                   	// #1
  40239c:	mov	x0, x23
  4023a0:	bl	401b20 <acl_get_entry@plt>
  4023a4:	cmp	w0, #0x1
  4023a8:	b.eq	40237c <ferror@plt+0x6fc>  // b.none
  4023ac:	mov	x8, xzr
  4023b0:	b	4023e0 <ferror@plt+0x760>
  4023b4:	bl	401860 <acl_add_perm@plt>
  4023b8:	ldr	x0, [sp, #32]
  4023bc:	mov	w1, #0x2                   	// #2
  4023c0:	tbnz	w19, #1, 402324 <ferror@plt+0x6a4>
  4023c4:	bl	401870 <acl_delete_perm@plt>
  4023c8:	ldr	x0, [sp, #32]
  4023cc:	mov	w1, #0x1                   	// #1
  4023d0:	tbnz	w19, #0, 402334 <ferror@plt+0x6b4>
  4023d4:	bl	401870 <acl_delete_perm@plt>
  4023d8:	b	40211c <ferror@plt+0x49c>
  4023dc:	ldr	x8, [sp, #32]
  4023e0:	add	x2, sp, #0x20
  4023e4:	mov	x0, x23
  4023e8:	mov	w1, wzr
  4023ec:	stur	x8, [x29, #-16]
  4023f0:	bl	401b20 <acl_get_entry@plt>
  4023f4:	cmp	w0, #0x1
  4023f8:	b.ne	40242c <ferror@plt+0x7ac>  // b.any
  4023fc:	ldr	x0, [sp, #32]
  402400:	sub	x1, x29, #0x18
  402404:	bl	401980 <acl_get_tag_type@plt>
  402408:	ldur	w8, [x29, #-24]
  40240c:	cmp	w8, #0x4
  402410:	b.eq	402438 <ferror@plt+0x7b8>  // b.none
  402414:	add	x2, sp, #0x20
  402418:	mov	w1, #0x1                   	// #1
  40241c:	mov	x0, x23
  402420:	bl	401b20 <acl_get_entry@plt>
  402424:	cmp	w0, #0x1
  402428:	b.eq	4023fc <ferror@plt+0x77c>  // b.none
  40242c:	mov	x24, xzr
  402430:	cbnz	x24, 402440 <ferror@plt+0x7c0>
  402434:	b	402494 <ferror@plt+0x814>
  402438:	ldr	x24, [sp, #32]
  40243c:	cbz	x24, 402494 <ferror@plt+0x814>
  402440:	ldur	x0, [x29, #-16]
  402444:	cbz	x0, 402494 <ferror@plt+0x814>
  402448:	add	x1, sp, #0x20
  40244c:	bl	4018a0 <acl_get_permset@plt>
  402450:	cbnz	w0, 402494 <ferror@plt+0x814>
  402454:	sub	x1, x29, #0x18
  402458:	mov	x0, x24
  40245c:	bl	4018a0 <acl_get_permset@plt>
  402460:	cbnz	w0, 402494 <ferror@plt+0x814>
  402464:	ldr	x0, [sp, #32]
  402468:	mov	w1, #0x4                   	// #4
  40246c:	bl	401ba0 <acl_get_perm@plt>
  402470:	cbz	w0, 4024f0 <ferror@plt+0x870>
  402474:	ldr	x0, [sp, #32]
  402478:	mov	w1, #0x2                   	// #2
  40247c:	bl	401ba0 <acl_get_perm@plt>
  402480:	cbz	w0, 40250c <ferror@plt+0x88c>
  402484:	ldr	x0, [sp, #32]
  402488:	mov	w1, #0x1                   	// #1
  40248c:	bl	401ba0 <acl_get_perm@plt>
  402490:	cbz	w0, 402528 <ferror@plt+0x8a8>
  402494:	sub	x2, x29, #0x10
  402498:	mov	x0, x23
  40249c:	mov	w1, wzr
  4024a0:	b	4024b0 <ferror@plt+0x830>
  4024a4:	sub	x2, x29, #0x10
  4024a8:	mov	w1, #0x1                   	// #1
  4024ac:	mov	x0, x23
  4024b0:	bl	401b20 <acl_get_entry@plt>
  4024b4:	cmp	w0, #0x1
  4024b8:	b.ne	40211c <ferror@plt+0x49c>  // b.any
  4024bc:	ldur	x0, [x29, #-16]
  4024c0:	sub	x1, x29, #0x1c
  4024c4:	bl	401980 <acl_get_tag_type@plt>
  4024c8:	ldur	w8, [x29, #-28]
  4024cc:	cmp	w8, #0x10
  4024d0:	b.hi	4024a4 <ferror@plt+0x824>  // b.pmore
  4024d4:	lsl	w8, w27, w8
  4024d8:	tst	w8, w20
  4024dc:	b.eq	4024a4 <ferror@plt+0x824>  // b.none
  4024e0:	ldur	x1, [x29, #-16]
  4024e4:	mov	x0, x23
  4024e8:	bl	401b90 <acl_delete_entry@plt>
  4024ec:	b	4024a4 <ferror@plt+0x824>
  4024f0:	ldur	x0, [x29, #-24]
  4024f4:	mov	w1, #0x4                   	// #4
  4024f8:	bl	401870 <acl_delete_perm@plt>
  4024fc:	ldr	x0, [sp, #32]
  402500:	mov	w1, #0x2                   	// #2
  402504:	bl	401ba0 <acl_get_perm@plt>
  402508:	cbnz	w0, 402484 <ferror@plt+0x804>
  40250c:	ldur	x0, [x29, #-24]
  402510:	mov	w1, #0x2                   	// #2
  402514:	bl	401870 <acl_delete_perm@plt>
  402518:	ldr	x0, [sp, #32]
  40251c:	mov	w1, #0x1                   	// #1
  402520:	bl	401ba0 <acl_get_perm@plt>
  402524:	cbnz	w0, 402494 <ferror@plt+0x814>
  402528:	ldur	x0, [x29, #-24]
  40252c:	mov	w1, #0x1                   	// #1
  402530:	bl	401870 <acl_delete_perm@plt>
  402534:	b	402494 <ferror@plt+0x814>
  402538:	bl	401bf0 <__errno_location@plt>
  40253c:	mov	w8, #0x16                  	// #22
  402540:	str	w8, [x0]
  402544:	adrp	x8, 417000 <ferror@plt+0x15380>
  402548:	adrp	x9, 417000 <ferror@plt+0x15380>
  40254c:	ldr	x20, [x8, #1256]
  402550:	ldr	x21, [x9, #1352]
  402554:	bl	401bf0 <__errno_location@plt>
  402558:	ldr	w0, [x0]
  40255c:	bl	401a40 <strerror@plt>
  402560:	ldr	x3, [sp, #8]
  402564:	adrp	x1, 405000 <ferror@plt+0x3380>
  402568:	mov	x4, x0
  40256c:	add	x1, x1, #0xb54
  402570:	mov	x0, x20
  402574:	mov	x2, x21
  402578:	bl	401c40 <fprintf@plt>
  40257c:	mov	w23, #0x1                   	// #1
  402580:	b	402a8c <ferror@plt+0xe0c>
  402584:	adrp	x8, 417000 <ferror@plt+0x15380>
  402588:	adrp	x9, 417000 <ferror@plt+0x15380>
  40258c:	ldr	x20, [x8, #1256]
  402590:	ldr	x21, [x9, #1352]
  402594:	bl	401bf0 <__errno_location@plt>
  402598:	ldr	w0, [x0]
  40259c:	bl	401a40 <strerror@plt>
  4025a0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4025a4:	mov	x4, x0
  4025a8:	add	x1, x1, #0xb54
  4025ac:	mov	x0, x20
  4025b0:	mov	x2, x21
  4025b4:	mov	x3, x19
  4025b8:	bl	401c40 <fprintf@plt>
  4025bc:	mov	w23, #0x1                   	// #1
  4025c0:	b	402abc <ferror@plt+0xe3c>
  4025c4:	mov	w19, w21
  4025c8:	ldp	w21, w20, [sp]
  4025cc:	mov	w23, w0
  4025d0:	tbnz	w23, #31, 402544 <ferror@plt+0x8c4>
  4025d4:	ldur	x0, [x29, #-64]
  4025d8:	cbz	x0, 402800 <ferror@plt+0xb80>
  4025dc:	bl	401880 <acl_entries@plt>
  4025e0:	cbz	w0, 402800 <ferror@plt+0xb80>
  4025e4:	ldur	x23, [x29, #-64]
  4025e8:	add	x2, sp, #0x20
  4025ec:	mov	w1, wzr
  4025f0:	mov	x0, x23
  4025f4:	bl	401b20 <acl_get_entry@plt>
  4025f8:	cmp	w0, #0x1
  4025fc:	b.ne	402630 <ferror@plt+0x9b0>  // b.any
  402600:	ldr	x0, [sp, #32]
  402604:	sub	x1, x29, #0x10
  402608:	bl	401980 <acl_get_tag_type@plt>
  40260c:	ldur	w8, [x29, #-16]
  402610:	cmp	w8, #0x1
  402614:	b.eq	402ba8 <ferror@plt+0xf28>  // b.none
  402618:	add	x2, sp, #0x20
  40261c:	mov	w1, #0x1                   	// #1
  402620:	mov	x0, x23
  402624:	bl	401b20 <acl_get_entry@plt>
  402628:	cmp	w0, #0x1
  40262c:	b.eq	402600 <ferror@plt+0x980>  // b.none
  402630:	ldur	x0, [x29, #-56]
  402634:	cbnz	x0, 402688 <ferror@plt+0xa08>
  402638:	ldr	x0, [sp, #8]
  40263c:	mov	w1, #0x8000                	// #32768
  402640:	stur	xzr, [x29, #-56]
  402644:	bl	401ad0 <acl_get_file@plt>
  402648:	stur	x0, [x29, #-40]
  40264c:	cbnz	x0, 40267c <ferror@plt+0x9fc>
  402650:	bl	401bf0 <__errno_location@plt>
  402654:	ldr	w8, [x0]
  402658:	cmp	w8, #0x5f
  40265c:	b.eq	402668 <ferror@plt+0x9e8>  // b.none
  402660:	cmp	w8, #0x26
  402664:	b.ne	402544 <ferror@plt+0x8c4>  // b.any
  402668:	ldr	x8, [sp, #16]
  40266c:	ldr	w0, [x8, #16]
  402670:	bl	401a20 <acl_from_mode@plt>
  402674:	stur	x0, [x29, #-40]
  402678:	cbz	x0, 402544 <ferror@plt+0x8c4>
  40267c:	bl	401bb0 <acl_dup@plt>
  402680:	stur	x0, [x29, #-56]
  402684:	cbz	x0, 402544 <ferror@plt+0x8c4>
  402688:	sub	x2, x29, #0x40
  40268c:	mov	w1, #0x1                   	// #1
  402690:	mov	w3, #0x1                   	// #1
  402694:	bl	401f04 <ferror@plt+0x284>
  402698:	ldur	x23, [x29, #-64]
  40269c:	add	x2, sp, #0x20
  4026a0:	mov	w1, wzr
  4026a4:	mov	x0, x23
  4026a8:	bl	401b20 <acl_get_entry@plt>
  4026ac:	cmp	w0, #0x1
  4026b0:	b.ne	4026e4 <ferror@plt+0xa64>  // b.any
  4026b4:	ldr	x0, [sp, #32]
  4026b8:	sub	x1, x29, #0x10
  4026bc:	bl	401980 <acl_get_tag_type@plt>
  4026c0:	ldur	w8, [x29, #-16]
  4026c4:	cmp	w8, #0x4
  4026c8:	b.eq	402bb4 <ferror@plt+0xf34>  // b.none
  4026cc:	add	x2, sp, #0x20
  4026d0:	mov	w1, #0x1                   	// #1
  4026d4:	mov	x0, x23
  4026d8:	bl	401b20 <acl_get_entry@plt>
  4026dc:	cmp	w0, #0x1
  4026e0:	b.eq	4026b4 <ferror@plt+0xa34>  // b.none
  4026e4:	ldur	x0, [x29, #-56]
  4026e8:	cbnz	x0, 40273c <ferror@plt+0xabc>
  4026ec:	ldr	x0, [sp, #8]
  4026f0:	mov	w1, #0x8000                	// #32768
  4026f4:	stur	xzr, [x29, #-56]
  4026f8:	bl	401ad0 <acl_get_file@plt>
  4026fc:	stur	x0, [x29, #-40]
  402700:	cbnz	x0, 402730 <ferror@plt+0xab0>
  402704:	bl	401bf0 <__errno_location@plt>
  402708:	ldr	w8, [x0]
  40270c:	cmp	w8, #0x5f
  402710:	b.eq	40271c <ferror@plt+0xa9c>  // b.none
  402714:	cmp	w8, #0x26
  402718:	b.ne	402544 <ferror@plt+0x8c4>  // b.any
  40271c:	ldr	x8, [sp, #16]
  402720:	ldr	w0, [x8, #16]
  402724:	bl	401a20 <acl_from_mode@plt>
  402728:	stur	x0, [x29, #-40]
  40272c:	cbz	x0, 402544 <ferror@plt+0x8c4>
  402730:	bl	401bb0 <acl_dup@plt>
  402734:	stur	x0, [x29, #-56]
  402738:	cbz	x0, 402544 <ferror@plt+0x8c4>
  40273c:	sub	x2, x29, #0x40
  402740:	mov	w1, #0x4                   	// #4
  402744:	mov	w3, #0x4                   	// #4
  402748:	bl	401f04 <ferror@plt+0x284>
  40274c:	ldur	x23, [x29, #-64]
  402750:	add	x2, sp, #0x20
  402754:	mov	w1, wzr
  402758:	mov	x0, x23
  40275c:	bl	401b20 <acl_get_entry@plt>
  402760:	cmp	w0, #0x1
  402764:	b.ne	402798 <ferror@plt+0xb18>  // b.any
  402768:	ldr	x0, [sp, #32]
  40276c:	sub	x1, x29, #0x10
  402770:	bl	401980 <acl_get_tag_type@plt>
  402774:	ldur	w8, [x29, #-16]
  402778:	cmp	w8, #0x20
  40277c:	b.eq	402c00 <ferror@plt+0xf80>  // b.none
  402780:	add	x2, sp, #0x20
  402784:	mov	w1, #0x1                   	// #1
  402788:	mov	x0, x23
  40278c:	bl	401b20 <acl_get_entry@plt>
  402790:	cmp	w0, #0x1
  402794:	b.eq	402768 <ferror@plt+0xae8>  // b.none
  402798:	ldur	x0, [x29, #-56]
  40279c:	cbnz	x0, 4027f0 <ferror@plt+0xb70>
  4027a0:	ldr	x0, [sp, #8]
  4027a4:	mov	w1, #0x8000                	// #32768
  4027a8:	stur	xzr, [x29, #-56]
  4027ac:	bl	401ad0 <acl_get_file@plt>
  4027b0:	stur	x0, [x29, #-40]
  4027b4:	cbnz	x0, 4027e4 <ferror@plt+0xb64>
  4027b8:	bl	401bf0 <__errno_location@plt>
  4027bc:	ldr	w8, [x0]
  4027c0:	cmp	w8, #0x5f
  4027c4:	b.eq	4027d0 <ferror@plt+0xb50>  // b.none
  4027c8:	cmp	w8, #0x26
  4027cc:	b.ne	402544 <ferror@plt+0x8c4>  // b.any
  4027d0:	ldr	x8, [sp, #16]
  4027d4:	ldr	w0, [x8, #16]
  4027d8:	bl	401a20 <acl_from_mode@plt>
  4027dc:	stur	x0, [x29, #-40]
  4027e0:	cbz	x0, 402544 <ferror@plt+0x8c4>
  4027e4:	bl	401bb0 <acl_dup@plt>
  4027e8:	stur	x0, [x29, #-56]
  4027ec:	cbz	x0, 402544 <ferror@plt+0x8c4>
  4027f0:	sub	x2, x29, #0x40
  4027f4:	mov	w1, #0x20                  	// #32
  4027f8:	mov	w3, #0x20                  	// #32
  4027fc:	bl	401f04 <ferror@plt+0x284>
  402800:	cbz	w21, 4028c4 <ferror@plt+0xc44>
  402804:	ldur	x0, [x29, #-56]
  402808:	cbz	x0, 4028c4 <ferror@plt+0xc44>
  40280c:	mov	x1, xzr
  402810:	bl	4019a0 <acl_equiv_mode@plt>
  402814:	cbz	w0, 4028ac <ferror@plt+0xc2c>
  402818:	cbnz	w28, 40287c <ferror@plt+0xbfc>
  40281c:	ldur	x23, [x29, #-56]
  402820:	add	x2, sp, #0x20
  402824:	mov	w1, wzr
  402828:	mov	x0, x23
  40282c:	bl	401b20 <acl_get_entry@plt>
  402830:	cmp	w0, #0x1
  402834:	b.ne	402868 <ferror@plt+0xbe8>  // b.any
  402838:	ldr	x0, [sp, #32]
  40283c:	sub	x1, x29, #0x10
  402840:	bl	401980 <acl_get_tag_type@plt>
  402844:	ldur	w8, [x29, #-16]
  402848:	cmp	w8, #0x10
  40284c:	b.eq	402c38 <ferror@plt+0xfb8>  // b.none
  402850:	add	x2, sp, #0x20
  402854:	mov	w1, #0x1                   	// #1
  402858:	mov	x0, x23
  40285c:	bl	401b20 <acl_get_entry@plt>
  402860:	cmp	w0, #0x1
  402864:	b.eq	402838 <ferror@plt+0xbb8>  // b.none
  402868:	ldur	x0, [x29, #-56]
  40286c:	sub	x2, x29, #0x38
  402870:	mov	w1, #0x4                   	// #4
  402874:	mov	w3, #0x10                  	// #16
  402878:	bl	401f04 <ferror@plt+0x284>
  40287c:	adrp	x8, 417000 <ferror@plt+0x15380>
  402880:	ldr	w10, [x8, #1380]
  402884:	cmp	w28, #0x0
  402888:	cset	w8, eq  // eq = none
  40288c:	cmp	w10, #0x1
  402890:	cset	w9, eq  // eq = none
  402894:	cmn	w10, #0x1
  402898:	b.eq	4028ac <ferror@plt+0xc2c>  // b.none
  40289c:	orr	w8, w8, w9
  4028a0:	cbz	w8, 4028ac <ferror@plt+0xc2c>
  4028a4:	sub	x0, x29, #0x38
  4028a8:	bl	401bd0 <acl_calc_mask@plt>
  4028ac:	ldur	x0, [x29, #-56]
  4028b0:	sub	x1, x29, #0x18
  4028b4:	bl	401c30 <acl_check@plt>
  4028b8:	tbnz	w0, #31, 402544 <ferror@plt+0x8c4>
  4028bc:	mov	w23, w0
  4028c0:	cbnz	w0, 402c44 <ferror@plt+0xfc4>
  4028c4:	ldur	x0, [x29, #-64]
  4028c8:	cbz	x0, 4029bc <ferror@plt+0xd3c>
  4028cc:	bl	401880 <acl_entries@plt>
  4028d0:	cbz	w20, 402994 <ferror@plt+0xd14>
  4028d4:	cbz	w0, 402994 <ferror@plt+0xd14>
  4028d8:	ldur	x0, [x29, #-64]
  4028dc:	mov	x1, xzr
  4028e0:	bl	4019a0 <acl_equiv_mode@plt>
  4028e4:	cbz	w0, 40297c <ferror@plt+0xcfc>
  4028e8:	cbnz	w19, 40294c <ferror@plt+0xccc>
  4028ec:	ldur	x23, [x29, #-64]
  4028f0:	add	x2, sp, #0x20
  4028f4:	mov	w1, wzr
  4028f8:	mov	x0, x23
  4028fc:	bl	401b20 <acl_get_entry@plt>
  402900:	cmp	w0, #0x1
  402904:	b.ne	402938 <ferror@plt+0xcb8>  // b.any
  402908:	ldr	x0, [sp, #32]
  40290c:	sub	x1, x29, #0x10
  402910:	bl	401980 <acl_get_tag_type@plt>
  402914:	ldur	w8, [x29, #-16]
  402918:	cmp	w8, #0x10
  40291c:	b.eq	402c70 <ferror@plt+0xff0>  // b.none
  402920:	add	x2, sp, #0x20
  402924:	mov	w1, #0x1                   	// #1
  402928:	mov	x0, x23
  40292c:	bl	401b20 <acl_get_entry@plt>
  402930:	cmp	w0, #0x1
  402934:	b.eq	402908 <ferror@plt+0xc88>  // b.none
  402938:	ldur	x0, [x29, #-64]
  40293c:	sub	x2, x29, #0x40
  402940:	mov	w1, #0x4                   	// #4
  402944:	mov	w3, #0x10                  	// #16
  402948:	bl	401f04 <ferror@plt+0x284>
  40294c:	adrp	x8, 417000 <ferror@plt+0x15380>
  402950:	ldr	w10, [x8, #1380]
  402954:	cmp	w19, #0x0
  402958:	cset	w8, eq  // eq = none
  40295c:	cmp	w10, #0x1
  402960:	cset	w9, eq  // eq = none
  402964:	cmn	w10, #0x1
  402968:	b.eq	40297c <ferror@plt+0xcfc>  // b.none
  40296c:	orr	w8, w8, w9
  402970:	cbz	w8, 40297c <ferror@plt+0xcfc>
  402974:	sub	x0, x29, #0x40
  402978:	bl	401bd0 <acl_calc_mask@plt>
  40297c:	ldur	x0, [x29, #-64]
  402980:	sub	x1, x29, #0x18
  402984:	bl	401c30 <acl_check@plt>
  402988:	tbnz	w0, #31, 402544 <ferror@plt+0x8c4>
  40298c:	mov	w23, w0
  402990:	cbnz	w0, 402c7c <ferror@plt+0xffc>
  402994:	ldur	x0, [x29, #-64]
  402998:	cbz	x0, 4029bc <ferror@plt+0xd3c>
  40299c:	tbz	w22, #0, 4029bc <ferror@plt+0xd3c>
  4029a0:	ldr	x8, [sp, #16]
  4029a4:	ldr	w8, [x8, #16]
  4029a8:	and	w8, w8, #0xf000
  4029ac:	cmp	w8, #0x4, lsl #12
  4029b0:	b.eq	4029bc <ferror@plt+0xd3c>  // b.none
  4029b4:	bl	401c70 <acl_free@plt>
  4029b8:	stur	xzr, [x29, #-64]
  4029bc:	ldur	x1, [x29, #-56]
  4029c0:	cbz	x1, 4029e0 <ferror@plt+0xd60>
  4029c4:	ldur	x0, [x29, #-40]
  4029c8:	cbz	x0, 4029e0 <ferror@plt+0xd60>
  4029cc:	bl	401890 <acl_cmp@plt>
  4029d0:	cbnz	w0, 4029e0 <ferror@plt+0xd60>
  4029d4:	ldur	x0, [x29, #-56]
  4029d8:	bl	401c70 <acl_free@plt>
  4029dc:	stur	xzr, [x29, #-56]
  4029e0:	ldur	x1, [x29, #-64]
  4029e4:	cbz	x1, 402a04 <ferror@plt+0xd84>
  4029e8:	ldur	x0, [x29, #-48]
  4029ec:	cbz	x0, 402a04 <ferror@plt+0xd84>
  4029f0:	bl	401890 <acl_cmp@plt>
  4029f4:	cbnz	w0, 402a04 <ferror@plt+0xd84>
  4029f8:	ldur	x0, [x29, #-64]
  4029fc:	bl	401c70 <acl_free@plt>
  402a00:	stur	xzr, [x29, #-64]
  402a04:	adrp	x8, 417000 <ferror@plt+0x15380>
  402a08:	ldr	w8, [x8, #1392]
  402a0c:	cbz	w8, 402ae0 <ferror@plt+0xe60>
  402a10:	adrp	x8, 417000 <ferror@plt+0x15380>
  402a14:	ldp	x21, x0, [x29, #-64]
  402a18:	ldr	x20, [x8, #1280]
  402a1c:	mov	w2, #0x2c                  	// #44
  402a20:	mov	w3, #0x10                  	// #16
  402a24:	mov	x1, xzr
  402a28:	bl	401a80 <acl_to_any_text@plt>
  402a2c:	adrp	x1, 405000 <ferror@plt+0x3380>
  402a30:	mov	x22, x0
  402a34:	add	x1, x1, #0xb44
  402a38:	mov	w2, #0x2c                  	// #44
  402a3c:	mov	w3, #0x10                  	// #16
  402a40:	mov	x0, x21
  402a44:	bl	401a80 <acl_to_any_text@plt>
  402a48:	adrp	x8, 405000 <ferror@plt+0x3380>
  402a4c:	ldr	x2, [sp, #8]
  402a50:	add	x8, x8, #0xb52
  402a54:	cmp	x22, #0x0
  402a58:	csel	x3, x8, x22, eq  // eq = none
  402a5c:	cmp	x0, #0x0
  402a60:	adrp	x1, 405000 <ferror@plt+0x3380>
  402a64:	mov	x21, x0
  402a68:	csel	x4, x8, x0, eq  // eq = none
  402a6c:	add	x1, x1, #0xb47
  402a70:	mov	x0, x20
  402a74:	bl	401c40 <fprintf@plt>
  402a78:	mov	x0, x22
  402a7c:	bl	401c70 <acl_free@plt>
  402a80:	mov	x0, x21
  402a84:	bl	401c70 <acl_free@plt>
  402a88:	mov	w23, wzr
  402a8c:	ldur	x0, [x29, #-56]
  402a90:	cbz	x0, 402a98 <ferror@plt+0xe18>
  402a94:	bl	401c70 <acl_free@plt>
  402a98:	ldur	x0, [x29, #-40]
  402a9c:	cbz	x0, 402aa4 <ferror@plt+0xe24>
  402aa0:	bl	401c70 <acl_free@plt>
  402aa4:	ldur	x0, [x29, #-64]
  402aa8:	cbz	x0, 402ab0 <ferror@plt+0xe30>
  402aac:	bl	401c70 <acl_free@plt>
  402ab0:	ldur	x0, [x29, #-48]
  402ab4:	cbz	x0, 402abc <ferror@plt+0xe3c>
  402ab8:	bl	401c70 <acl_free@plt>
  402abc:	mov	w0, w23
  402ac0:	ldp	x20, x19, [sp, #320]
  402ac4:	ldp	x22, x21, [sp, #304]
  402ac8:	ldp	x24, x23, [sp, #288]
  402acc:	ldp	x26, x25, [sp, #272]
  402ad0:	ldp	x28, x27, [sp, #256]
  402ad4:	ldp	x29, x30, [sp, #240]
  402ad8:	add	sp, sp, #0x150
  402adc:	ret
  402ae0:	ldur	x0, [x29, #-56]
  402ae4:	ldr	x20, [sp, #8]
  402ae8:	cbz	x0, 402b6c <ferror@plt+0xeec>
  402aec:	sub	x1, x29, #0x10
  402af0:	stur	wzr, [x29, #-16]
  402af4:	bl	4019a0 <acl_equiv_mode@plt>
  402af8:	ldur	x2, [x29, #-56]
  402afc:	mov	w22, w0
  402b00:	mov	w1, #0x8000                	// #32768
  402b04:	mov	x0, x20
  402b08:	bl	401a00 <acl_set_file@plt>
  402b0c:	cbz	w0, 402b60 <ferror@plt+0xee0>
  402b10:	bl	401bf0 <__errno_location@plt>
  402b14:	ldr	w8, [x0]
  402b18:	cmp	w8, #0x5f
  402b1c:	b.eq	402b28 <ferror@plt+0xea8>  // b.none
  402b20:	cmp	w8, #0x26
  402b24:	b.ne	402544 <ferror@plt+0x8c4>  // b.any
  402b28:	cbnz	w22, 402544 <ferror@plt+0x8c4>
  402b2c:	add	x2, sp, #0x20
  402b30:	mov	w0, wzr
  402b34:	mov	x1, x20
  402b38:	bl	401c10 <__xstat@plt>
  402b3c:	cbnz	w0, 402544 <ferror@plt+0x8c4>
  402b40:	ldr	w8, [sp, #48]
  402b44:	ldur	w9, [x29, #-16]
  402b48:	mov	x0, x20
  402b4c:	and	w8, w8, #0xe00
  402b50:	orr	w1, w9, w8
  402b54:	stur	w1, [x29, #-16]
  402b58:	bl	401920 <chmod@plt>
  402b5c:	cbnz	w0, 402544 <ferror@plt+0x8c4>
  402b60:	ldur	w8, [x29, #-16]
  402b64:	ldr	x9, [sp, #24]
  402b68:	str	w8, [x9, #8]
  402b6c:	ldur	x0, [x29, #-64]
  402b70:	cbz	x0, 402a88 <ferror@plt+0xe08>
  402b74:	ldr	x8, [sp, #16]
  402b78:	ldr	w8, [x8, #16]
  402b7c:	and	w19, w8, #0xf000
  402b80:	bl	401880 <acl_entries@plt>
  402b84:	cmp	w19, #0x4, lsl #12
  402b88:	b.ne	402bc0 <ferror@plt+0xf40>  // b.any
  402b8c:	cbz	w0, 402c0c <ferror@plt+0xf8c>
  402b90:	ldur	x2, [x29, #-64]
  402b94:	mov	w1, #0x4000                	// #16384
  402b98:	mov	x0, x20
  402b9c:	bl	401a00 <acl_set_file@plt>
  402ba0:	cbz	w0, 402a88 <ferror@plt+0xe08>
  402ba4:	b	402544 <ferror@plt+0x8c4>
  402ba8:	ldr	x8, [sp, #32]
  402bac:	cbnz	x8, 402698 <ferror@plt+0xa18>
  402bb0:	b	402630 <ferror@plt+0x9b0>
  402bb4:	ldr	x8, [sp, #32]
  402bb8:	cbnz	x8, 40274c <ferror@plt+0xacc>
  402bbc:	b	4026e4 <ferror@plt+0xa64>
  402bc0:	cbz	w0, 402a88 <ferror@plt+0xe08>
  402bc4:	adrp	x8, 417000 <ferror@plt+0x15380>
  402bc8:	mov	x19, x20
  402bcc:	ldr	x20, [x8, #1256]
  402bd0:	adrp	x1, 405000 <ferror@plt+0x3380>
  402bd4:	add	x1, x1, #0xbc7
  402bd8:	mov	w2, #0x5                   	// #5
  402bdc:	mov	x0, xzr
  402be0:	bl	401bc0 <dcgettext@plt>
  402be4:	adrp	x8, 417000 <ferror@plt+0x15380>
  402be8:	ldr	x2, [x8, #1352]
  402bec:	mov	x1, x0
  402bf0:	mov	x0, x20
  402bf4:	mov	x3, x19
  402bf8:	bl	401c40 <fprintf@plt>
  402bfc:	b	40257c <ferror@plt+0x8fc>
  402c00:	ldr	x8, [sp, #32]
  402c04:	cbnz	x8, 402800 <ferror@plt+0xb80>
  402c08:	b	402798 <ferror@plt+0xb18>
  402c0c:	mov	x0, x20
  402c10:	bl	4018d0 <acl_delete_def_file@plt>
  402c14:	cbz	w0, 402a88 <ferror@plt+0xe08>
  402c18:	bl	401bf0 <__errno_location@plt>
  402c1c:	ldr	w8, [x0]
  402c20:	mov	w23, wzr
  402c24:	cmp	w8, #0x26
  402c28:	b.eq	402a8c <ferror@plt+0xe0c>  // b.none
  402c2c:	cmp	w8, #0x5f
  402c30:	b.eq	402a8c <ferror@plt+0xe0c>  // b.none
  402c34:	b	402544 <ferror@plt+0x8c4>
  402c38:	ldr	x8, [sp, #32]
  402c3c:	cbnz	x8, 40287c <ferror@plt+0xbfc>
  402c40:	b	402868 <ferror@plt+0xbe8>
  402c44:	ldur	x0, [x29, #-56]
  402c48:	mov	w2, #0x2c                  	// #44
  402c4c:	mov	x1, xzr
  402c50:	mov	w3, wzr
  402c54:	bl	401a80 <acl_to_any_text@plt>
  402c58:	adrp	x8, 417000 <ferror@plt+0x15380>
  402c5c:	ldr	x20, [x8, #1256]
  402c60:	adrp	x1, 405000 <ferror@plt+0x3380>
  402c64:	mov	x21, x0
  402c68:	add	x1, x1, #0xb60
  402c6c:	b	402ca4 <ferror@plt+0x1024>
  402c70:	ldr	x8, [sp, #32]
  402c74:	cbnz	x8, 40294c <ferror@plt+0xccc>
  402c78:	b	402938 <ferror@plt+0xcb8>
  402c7c:	ldur	x0, [x29, #-64]
  402c80:	mov	w2, #0x2c                  	// #44
  402c84:	mov	x1, xzr
  402c88:	mov	w3, wzr
  402c8c:	bl	401a80 <acl_to_any_text@plt>
  402c90:	adrp	x8, 417000 <ferror@plt+0x15380>
  402c94:	ldr	x20, [x8, #1256]
  402c98:	adrp	x1, 405000 <ferror@plt+0x3380>
  402c9c:	mov	x21, x0
  402ca0:	add	x1, x1, #0xb93
  402ca4:	mov	w2, #0x5                   	// #5
  402ca8:	mov	x0, xzr
  402cac:	bl	401bc0 <dcgettext@plt>
  402cb0:	adrp	x8, 417000 <ferror@plt+0x15380>
  402cb4:	ldr	x22, [x8, #1352]
  402cb8:	mov	x24, x0
  402cbc:	mov	w0, w23
  402cc0:	bl	401830 <acl_error@plt>
  402cc4:	ldur	w8, [x29, #-24]
  402cc8:	ldr	x3, [sp, #8]
  402ccc:	mov	x5, x0
  402cd0:	mov	x0, x20
  402cd4:	add	w6, w8, #0x1
  402cd8:	mov	x1, x24
  402cdc:	mov	x2, x22
  402ce0:	mov	x4, x21
  402ce4:	bl	401c40 <fprintf@plt>
  402ce8:	mov	x0, x21
  402cec:	bl	401c70 <acl_free@plt>
  402cf0:	b	40257c <ferror@plt+0x8fc>
  402cf4:	sub	sp, sp, #0x60
  402cf8:	stp	x29, x30, [sp, #16]
  402cfc:	stp	x26, x25, [sp, #32]
  402d00:	stp	x24, x23, [sp, #48]
  402d04:	stp	x22, x21, [sp, #64]
  402d08:	stp	x20, x19, [sp, #80]
  402d0c:	add	x29, sp, #0x10
  402d10:	mov	w21, w2
  402d14:	mov	w22, w1
  402d18:	mov	x20, x0
  402d1c:	bl	403ea0 <ferror@plt+0x2220>
  402d20:	mov	x19, x0
  402d24:	cbz	x0, 403558 <ferror@plt+0x18d8>
  402d28:	tst	w21, #0x40
  402d2c:	mov	w8, #0x8000                	// #32768
  402d30:	mov	w9, #0x4000                	// #16384
  402d34:	movi	d0, #0xffffffff
  402d38:	csel	w8, w9, w8, ne  // ne = any
  402d3c:	stp	w22, w8, [x19]
  402d40:	stur	d0, [x19, #12]
  402d44:	tbnz	w21, #5, 402d50 <ferror@plt+0x10d0>
  402d48:	ldr	x25, [x20]
  402d4c:	b	402e30 <ferror@plt+0x11b0>
  402d50:	ldr	x25, [x20]
  402d54:	mov	x9, #0x2600                	// #9728
  402d58:	mov	w8, #0x1                   	// #1
  402d5c:	movk	x9, #0x1, lsl #32
  402d60:	mov	x22, x25
  402d64:	ldrb	w23, [x22]
  402d68:	cmp	w23, #0x20
  402d6c:	b.hi	402d88 <ferror@plt+0x1108>  // b.pmore
  402d70:	lsl	x10, x8, x23
  402d74:	tst	x10, x9
  402d78:	b.eq	402d88 <ferror@plt+0x1108>  // b.none
  402d7c:	ldrb	w23, [x22, #1]!
  402d80:	cmp	w23, #0x20
  402d84:	b.ls	402d70 <ferror@plt+0x10f0>  // b.plast
  402d88:	adrp	x1, 405000 <ferror@plt+0x3380>
  402d8c:	add	x1, x1, #0xddf
  402d90:	mov	w2, #0x7                   	// #7
  402d94:	mov	x0, x22
  402d98:	mov	w24, #0x7                   	// #7
  402d9c:	bl	401940 <strncmp@plt>
  402da0:	cbz	w0, 402db0 <ferror@plt+0x1130>
  402da4:	cmp	w23, #0x64
  402da8:	b.ne	402e30 <ferror@plt+0x11b0>  // b.any
  402dac:	mov	w24, #0x1                   	// #1
  402db0:	mov	x9, #0x2600                	// #9728
  402db4:	add	x22, x22, x24
  402db8:	mov	w8, #0x1                   	// #1
  402dbc:	movk	x9, #0x1, lsl #32
  402dc0:	ldrb	w10, [x22]
  402dc4:	cmp	w10, #0x3a
  402dc8:	b.hi	402e30 <ferror@plt+0x11b0>  // b.pmore
  402dcc:	lsl	x11, x8, x10
  402dd0:	tst	x11, x9
  402dd4:	b.eq	402de8 <ferror@plt+0x1168>  // b.none
  402dd8:	ldrb	w10, [x22, #1]!
  402ddc:	cmp	w10, #0x3a
  402de0:	b.ls	402dcc <ferror@plt+0x114c>  // b.plast
  402de4:	b	402e30 <ferror@plt+0x11b0>
  402de8:	mov	w8, #0x1                   	// #1
  402dec:	mov	x9, #0x1                   	// #1
  402df0:	lsl	x8, x8, x10
  402df4:	movk	x9, #0x1000, lsl #32
  402df8:	tst	x8, x9
  402dfc:	b.eq	402e0c <ferror@plt+0x118c>  // b.none
  402e00:	str	x22, [x20]
  402e04:	tbz	w21, #6, 402e20 <ferror@plt+0x11a0>
  402e08:	b	403468 <ferror@plt+0x17e8>
  402e0c:	cmp	x10, #0x3a
  402e10:	b.ne	402e30 <ferror@plt+0x11b0>  // b.any
  402e14:	add	x22, x22, #0x1
  402e18:	str	x22, [x20]
  402e1c:	tbnz	w21, #6, 403468 <ferror@plt+0x17e8>
  402e20:	mov	w8, #0x4000                	// #16384
  402e24:	mov	x25, x22
  402e28:	str	w8, [x19, #4]
  402e2c:	b	402e34 <ferror@plt+0x11b4>
  402e30:	mov	x22, x25
  402e34:	ldrb	w23, [x22]
  402e38:	sub	w8, w23, #0x67
  402e3c:	ror	w8, w8, #1
  402e40:	cmp	w8, #0x7
  402e44:	b.hi	40330c <ferror@plt+0x168c>  // b.pmore
  402e48:	adrp	x9, 405000 <ferror@plt+0x3380>
  402e4c:	add	x9, x9, #0xbf8
  402e50:	adr	x10, 402e60 <ferror@plt+0x11e0>
  402e54:	ldrh	w11, [x9, x8, lsl #1]
  402e58:	add	x10, x10, x11, lsl #2
  402e5c:	br	x10
  402e60:	mov	x9, #0x2600                	// #9728
  402e64:	mov	w8, #0x1                   	// #1
  402e68:	movk	x9, #0x1, lsl #32
  402e6c:	and	w10, w23, #0xff
  402e70:	cmp	w10, #0x20
  402e74:	b.hi	402e98 <ferror@plt+0x1218>  // b.pmore
  402e78:	and	x10, x23, #0xff
  402e7c:	lsl	x10, x8, x10
  402e80:	tst	x10, x9
  402e84:	b.eq	402e98 <ferror@plt+0x1218>  // b.none
  402e88:	ldrb	w23, [x22, #1]!
  402e8c:	and	w10, w23, #0xff
  402e90:	cmp	w10, #0x20
  402e94:	b.ls	402e78 <ferror@plt+0x11f8>  // b.plast
  402e98:	adrp	x1, 405000 <ferror@plt+0x3380>
  402e9c:	add	x1, x1, #0xc53
  402ea0:	mov	w2, #0x5                   	// #5
  402ea4:	mov	x0, x22
  402ea8:	mov	w24, #0x5                   	// #5
  402eac:	bl	401940 <strncmp@plt>
  402eb0:	cbz	w0, 402ec4 <ferror@plt+0x1244>
  402eb4:	and	w8, w23, #0xff
  402eb8:	cmp	w8, #0x67
  402ebc:	b.ne	40330c <ferror@plt+0x168c>  // b.any
  402ec0:	mov	w24, #0x1                   	// #1
  402ec4:	mov	x9, #0x2600                	// #9728
  402ec8:	add	x26, x22, x24
  402ecc:	mov	w8, #0x1                   	// #1
  402ed0:	movk	x9, #0x1, lsl #32
  402ed4:	ldrb	w10, [x26]
  402ed8:	cmp	w10, #0x3a
  402edc:	b.hi	40330c <ferror@plt+0x168c>  // b.pmore
  402ee0:	lsl	x11, x8, x10
  402ee4:	tst	x11, x9
  402ee8:	b.eq	4030d0 <ferror@plt+0x1450>  // b.none
  402eec:	ldrb	w10, [x26, #1]!
  402ef0:	cmp	w10, #0x3a
  402ef4:	b.ls	402ee0 <ferror@plt+0x1260>  // b.plast
  402ef8:	b	40330c <ferror@plt+0x168c>
  402efc:	mov	x9, #0x2600                	// #9728
  402f00:	mov	w8, #0x1                   	// #1
  402f04:	movk	x9, #0x1, lsl #32
  402f08:	and	w10, w23, #0xff
  402f0c:	cmp	w10, #0x20
  402f10:	b.hi	402f34 <ferror@plt+0x12b4>  // b.pmore
  402f14:	and	x10, x23, #0xff
  402f18:	lsl	x10, x8, x10
  402f1c:	tst	x10, x9
  402f20:	b.eq	402f34 <ferror@plt+0x12b4>  // b.none
  402f24:	ldrb	w23, [x22, #1]!
  402f28:	and	w10, w23, #0xff
  402f2c:	cmp	w10, #0x20
  402f30:	b.ls	402f14 <ferror@plt+0x1294>  // b.plast
  402f34:	adrp	x1, 405000 <ferror@plt+0x3380>
  402f38:	add	x1, x1, #0xdc8
  402f3c:	mov	w2, #0x4                   	// #4
  402f40:	mov	x0, x22
  402f44:	mov	w24, #0x4                   	// #4
  402f48:	bl	401940 <strncmp@plt>
  402f4c:	cbz	w0, 402f60 <ferror@plt+0x12e0>
  402f50:	and	w8, w23, #0xff
  402f54:	cmp	w8, #0x6d
  402f58:	b.ne	40330c <ferror@plt+0x168c>  // b.any
  402f5c:	mov	w24, #0x1                   	// #1
  402f60:	mov	x10, #0x2600                	// #9728
  402f64:	add	x8, x22, x24
  402f68:	mov	w9, #0x1                   	// #1
  402f6c:	movk	x10, #0x1, lsl #32
  402f70:	ldrb	w11, [x8]
  402f74:	cmp	w11, #0x3a
  402f78:	b.hi	40330c <ferror@plt+0x168c>  // b.pmore
  402f7c:	lsl	x12, x9, x11
  402f80:	tst	x12, x10
  402f84:	b.eq	4031e0 <ferror@plt+0x1560>  // b.none
  402f88:	ldrb	w11, [x8, #1]!
  402f8c:	cmp	w11, #0x3a
  402f90:	b.ls	402f7c <ferror@plt+0x12fc>  // b.plast
  402f94:	b	40330c <ferror@plt+0x168c>
  402f98:	mov	x9, #0x2600                	// #9728
  402f9c:	mov	w8, #0x1                   	// #1
  402fa0:	movk	x9, #0x1, lsl #32
  402fa4:	and	w10, w23, #0xff
  402fa8:	cmp	w10, #0x20
  402fac:	b.hi	402fd0 <ferror@plt+0x1350>  // b.pmore
  402fb0:	and	x10, x23, #0xff
  402fb4:	lsl	x10, x8, x10
  402fb8:	tst	x10, x9
  402fbc:	b.eq	402fd0 <ferror@plt+0x1350>  // b.none
  402fc0:	ldrb	w23, [x22, #1]!
  402fc4:	and	w10, w23, #0xff
  402fc8:	cmp	w10, #0x20
  402fcc:	b.ls	402fb0 <ferror@plt+0x1330>  // b.plast
  402fd0:	adrp	x1, 405000 <ferror@plt+0x3380>
  402fd4:	add	x1, x1, #0xc59
  402fd8:	mov	w2, #0x5                   	// #5
  402fdc:	mov	x0, x22
  402fe0:	mov	w24, #0x5                   	// #5
  402fe4:	bl	401940 <strncmp@plt>
  402fe8:	cbz	w0, 402ffc <ferror@plt+0x137c>
  402fec:	and	w8, w23, #0xff
  402ff0:	cmp	w8, #0x6f
  402ff4:	b.ne	40330c <ferror@plt+0x168c>  // b.any
  402ff8:	mov	w24, #0x1                   	// #1
  402ffc:	mov	x10, #0x2600                	// #9728
  403000:	add	x8, x22, x24
  403004:	mov	w9, #0x1                   	// #1
  403008:	movk	x10, #0x1, lsl #32
  40300c:	ldrb	w11, [x8]
  403010:	cmp	w11, #0x3a
  403014:	b.hi	40330c <ferror@plt+0x168c>  // b.pmore
  403018:	lsl	x12, x9, x11
  40301c:	tst	x12, x10
  403020:	b.eq	403244 <ferror@plt+0x15c4>  // b.none
  403024:	ldrb	w11, [x8, #1]!
  403028:	cmp	w11, #0x3a
  40302c:	b.ls	403018 <ferror@plt+0x1398>  // b.plast
  403030:	b	40330c <ferror@plt+0x168c>
  403034:	mov	x9, #0x2600                	// #9728
  403038:	mov	w8, #0x1                   	// #1
  40303c:	movk	x9, #0x1, lsl #32
  403040:	and	w10, w23, #0xff
  403044:	cmp	w10, #0x20
  403048:	b.hi	40306c <ferror@plt+0x13ec>  // b.pmore
  40304c:	and	x10, x23, #0xff
  403050:	lsl	x10, x8, x10
  403054:	tst	x10, x9
  403058:	b.eq	40306c <ferror@plt+0x13ec>  // b.none
  40305c:	ldrb	w23, [x22, #1]!
  403060:	and	w10, w23, #0xff
  403064:	cmp	w10, #0x20
  403068:	b.ls	40304c <ferror@plt+0x13cc>  // b.plast
  40306c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403070:	add	x1, x1, #0xc4e
  403074:	mov	w2, #0x4                   	// #4
  403078:	mov	x0, x22
  40307c:	mov	w24, #0x4                   	// #4
  403080:	bl	401940 <strncmp@plt>
  403084:	cbz	w0, 403098 <ferror@plt+0x1418>
  403088:	and	w8, w23, #0xff
  40308c:	cmp	w8, #0x75
  403090:	b.ne	40330c <ferror@plt+0x168c>  // b.any
  403094:	mov	w24, #0x1                   	// #1
  403098:	mov	x10, #0x2600                	// #9728
  40309c:	add	x8, x22, x24
  4030a0:	mov	w9, #0x1                   	// #1
  4030a4:	movk	x10, #0x1, lsl #32
  4030a8:	ldrb	w11, [x8]
  4030ac:	cmp	w11, #0x3a
  4030b0:	b.hi	40330c <ferror@plt+0x168c>  // b.pmore
  4030b4:	lsl	x12, x9, x11
  4030b8:	tst	x12, x10
  4030bc:	b.eq	4032a8 <ferror@plt+0x1628>  // b.none
  4030c0:	ldrb	w11, [x8, #1]!
  4030c4:	cmp	w11, #0x3a
  4030c8:	b.ls	4030b4 <ferror@plt+0x1434>  // b.plast
  4030cc:	b	40330c <ferror@plt+0x168c>
  4030d0:	mov	w8, #0x1                   	// #1
  4030d4:	mov	x9, #0x1                   	// #1
  4030d8:	lsl	x8, x8, x10
  4030dc:	movk	x9, #0x1000, lsl #32
  4030e0:	tst	x8, x9
  4030e4:	b.ne	4030f4 <ferror@plt+0x1474>  // b.any
  4030e8:	cmp	x10, #0x3a
  4030ec:	b.ne	40330c <ferror@plt+0x168c>  // b.any
  4030f0:	add	x26, x26, #0x1
  4030f4:	mov	x10, #0x2600                	// #9728
  4030f8:	mov	w8, #0x1                   	// #1
  4030fc:	movk	x10, #0x1, lsl #32
  403100:	mov	x23, x26
  403104:	str	x26, [x20]
  403108:	ldrb	w9, [x23]
  40310c:	cmp	w9, #0x20
  403110:	b.hi	40312c <ferror@plt+0x14ac>  // b.pmore
  403114:	lsl	x11, x8, x9
  403118:	tst	x11, x10
  40311c:	b.eq	40312c <ferror@plt+0x14ac>  // b.none
  403120:	ldrb	w9, [x23, #1]!
  403124:	cmp	w9, #0x20
  403128:	b.ls	403114 <ferror@plt+0x1494>  // b.plast
  40312c:	mov	x11, #0x2401                	// #9217
  403130:	movk	x11, #0x1000, lsl #32
  403134:	mov	x8, xzr
  403138:	mov	w10, #0x1                   	// #1
  40313c:	movk	x11, #0x400, lsl #48
  403140:	b	403150 <ferror@plt+0x14d0>
  403144:	add	x9, x23, x8
  403148:	ldrb	w9, [x9, #1]
  40314c:	add	x8, x8, #0x1
  403150:	and	w12, w9, #0xff
  403154:	cmp	w12, #0x3a
  403158:	and	x9, x9, #0xff
  40315c:	b.hi	403144 <ferror@plt+0x14c4>  // b.pmore
  403160:	lsl	x9, x10, x9
  403164:	tst	x9, x11
  403168:	b.eq	403144 <ferror@plt+0x14c4>  // b.none
  40316c:	add	x25, x23, x8
  403170:	cbz	x8, 403470 <ferror@plt+0x17f0>
  403174:	sub	x24, x25, x23
  403178:	add	x0, x24, #0x1
  40317c:	bl	401900 <malloc@plt>
  403180:	mov	x22, x0
  403184:	cbz	x0, 403474 <ferror@plt+0x17f4>
  403188:	mov	x0, x22
  40318c:	mov	x1, x23
  403190:	mov	x2, x24
  403194:	bl	401820 <memcpy@plt>
  403198:	add	x8, x24, x22
  40319c:	cmp	x24, #0x1
  4031a0:	sub	x8, x8, #0x1
  4031a4:	b.lt	4031d8 <ferror@plt+0x1558>  // b.tstop
  4031a8:	mov	x10, #0x2600                	// #9728
  4031ac:	mov	w9, #0x1                   	// #1
  4031b0:	movk	x10, #0x1, lsl #32
  4031b4:	ldrb	w11, [x8]
  4031b8:	cmp	w11, #0x20
  4031bc:	b.hi	4031d8 <ferror@plt+0x1558>  // b.pmore
  4031c0:	lsl	x11, x9, x11
  4031c4:	tst	x11, x10
  4031c8:	b.eq	4031d8 <ferror@plt+0x1558>  // b.none
  4031cc:	sub	x8, x8, #0x1
  4031d0:	cmp	x8, x22
  4031d4:	b.cs	4031b4 <ferror@plt+0x1534>  // b.hs, b.nlast
  4031d8:	strb	wzr, [x8, #1]
  4031dc:	b	403474 <ferror@plt+0x17f4>
  4031e0:	mov	w9, #0x1                   	// #1
  4031e4:	mov	x10, #0x1                   	// #1
  4031e8:	lsl	x9, x9, x11
  4031ec:	movk	x10, #0x1000, lsl #32
  4031f0:	tst	x9, x10
  4031f4:	b.ne	403204 <ferror@plt+0x1584>  // b.any
  4031f8:	cmp	x11, #0x3a
  4031fc:	b.ne	40330c <ferror@plt+0x168c>  // b.any
  403200:	add	x8, x8, #0x1
  403204:	mov	x10, #0x2600                	// #9728
  403208:	mov	w9, #0x1                   	// #1
  40320c:	movk	x10, #0x1, lsl #32
  403210:	str	x8, [x20]
  403214:	ldrb	w11, [x8]
  403218:	cmp	w11, #0x3a
  40321c:	b.hi	4032dc <ferror@plt+0x165c>  // b.pmore
  403220:	lsl	x12, x9, x11
  403224:	tst	x12, x10
  403228:	b.eq	4032cc <ferror@plt+0x164c>  // b.none
  40322c:	add	x8, x8, #0x1
  403230:	str	x8, [x20]
  403234:	ldrb	w11, [x8]
  403238:	cmp	w11, #0x3a
  40323c:	b.ls	403220 <ferror@plt+0x15a0>  // b.plast
  403240:	b	4032dc <ferror@plt+0x165c>
  403244:	mov	w9, #0x1                   	// #1
  403248:	mov	x10, #0x1                   	// #1
  40324c:	lsl	x9, x9, x11
  403250:	movk	x10, #0x1000, lsl #32
  403254:	tst	x9, x10
  403258:	b.ne	403268 <ferror@plt+0x15e8>  // b.any
  40325c:	cmp	x11, #0x3a
  403260:	b.ne	40330c <ferror@plt+0x168c>  // b.any
  403264:	add	x8, x8, #0x1
  403268:	mov	x10, #0x2600                	// #9728
  40326c:	mov	w9, #0x1                   	// #1
  403270:	movk	x10, #0x1, lsl #32
  403274:	str	x8, [x20]
  403278:	ldrb	w11, [x8]
  40327c:	cmp	w11, #0x3a
  403280:	b.hi	4032f4 <ferror@plt+0x1674>  // b.pmore
  403284:	lsl	x12, x9, x11
  403288:	tst	x12, x10
  40328c:	b.eq	4032e4 <ferror@plt+0x1664>  // b.none
  403290:	add	x8, x8, #0x1
  403294:	str	x8, [x20]
  403298:	ldrb	w11, [x8]
  40329c:	cmp	w11, #0x3a
  4032a0:	b.ls	403284 <ferror@plt+0x1604>  // b.plast
  4032a4:	b	4032f4 <ferror@plt+0x1674>
  4032a8:	mov	w9, #0x1                   	// #1
  4032ac:	mov	x10, #0x1                   	// #1
  4032b0:	lsl	x9, x9, x11
  4032b4:	movk	x10, #0x1000, lsl #32
  4032b8:	tst	x9, x10
  4032bc:	b.eq	4032fc <ferror@plt+0x167c>  // b.none
  4032c0:	mov	x25, x8
  4032c4:	str	x8, [x20]
  4032c8:	b	40330c <ferror@plt+0x168c>
  4032cc:	cmp	x11, #0x3a
  4032d0:	b.ne	4032dc <ferror@plt+0x165c>  // b.any
  4032d4:	add	x8, x8, #0x1
  4032d8:	str	x8, [x20]
  4032dc:	mov	w8, #0x10                  	// #16
  4032e0:	b	403458 <ferror@plt+0x17d8>
  4032e4:	cmp	x11, #0x3a
  4032e8:	b.ne	4032f4 <ferror@plt+0x1674>  // b.any
  4032ec:	add	x8, x8, #0x1
  4032f0:	str	x8, [x20]
  4032f4:	mov	w8, #0x20                  	// #32
  4032f8:	b	403458 <ferror@plt+0x17d8>
  4032fc:	cmp	x11, #0x3a
  403300:	b.ne	40330c <ferror@plt+0x168c>  // b.any
  403304:	add	x25, x8, #0x1
  403308:	str	x25, [x20]
  40330c:	mov	x10, #0x2600                	// #9728
  403310:	mov	w8, #0x1                   	// #1
  403314:	movk	x10, #0x1, lsl #32
  403318:	mov	x23, x25
  40331c:	ldrb	w9, [x23]
  403320:	cmp	w9, #0x20
  403324:	b.hi	403340 <ferror@plt+0x16c0>  // b.pmore
  403328:	lsl	x11, x8, x9
  40332c:	tst	x11, x10
  403330:	b.eq	403340 <ferror@plt+0x16c0>  // b.none
  403334:	ldrb	w9, [x23, #1]!
  403338:	cmp	w9, #0x20
  40333c:	b.ls	403328 <ferror@plt+0x16a8>  // b.plast
  403340:	mov	x11, #0x2401                	// #9217
  403344:	movk	x11, #0x1000, lsl #32
  403348:	mov	x8, xzr
  40334c:	mov	w10, #0x1                   	// #1
  403350:	movk	x11, #0x400, lsl #48
  403354:	b	403364 <ferror@plt+0x16e4>
  403358:	add	x9, x23, x8
  40335c:	ldrb	w9, [x9, #1]
  403360:	add	x8, x8, #0x1
  403364:	and	w12, w9, #0xff
  403368:	cmp	w12, #0x3a
  40336c:	and	x9, x9, #0xff
  403370:	b.hi	403358 <ferror@plt+0x16d8>  // b.pmore
  403374:	lsl	x9, x10, x9
  403378:	tst	x9, x11
  40337c:	b.eq	403358 <ferror@plt+0x16d8>  // b.none
  403380:	add	x26, x23, x8
  403384:	cbz	x8, 4033f4 <ferror@plt+0x1774>
  403388:	sub	x24, x26, x23
  40338c:	add	x0, x24, #0x1
  403390:	bl	401900 <malloc@plt>
  403394:	mov	x22, x0
  403398:	cbz	x0, 4033f8 <ferror@plt+0x1778>
  40339c:	mov	x0, x22
  4033a0:	mov	x1, x23
  4033a4:	mov	x2, x24
  4033a8:	bl	401820 <memcpy@plt>
  4033ac:	add	x8, x24, x22
  4033b0:	cmp	x24, #0x1
  4033b4:	sub	x8, x8, #0x1
  4033b8:	b.lt	4033ec <ferror@plt+0x176c>  // b.tstop
  4033bc:	mov	x10, #0x2600                	// #9728
  4033c0:	mov	w9, #0x1                   	// #1
  4033c4:	movk	x10, #0x1, lsl #32
  4033c8:	ldrb	w11, [x8]
  4033cc:	cmp	w11, #0x20
  4033d0:	b.hi	4033ec <ferror@plt+0x176c>  // b.pmore
  4033d4:	lsl	x11, x9, x11
  4033d8:	tst	x11, x10
  4033dc:	b.eq	4033ec <ferror@plt+0x176c>  // b.none
  4033e0:	sub	x8, x8, #0x1
  4033e4:	cmp	x8, x22
  4033e8:	b.cs	4033c8 <ferror@plt+0x1748>  // b.hs, b.nlast
  4033ec:	strb	wzr, [x8, #1]
  4033f0:	b	4033f8 <ferror@plt+0x1778>
  4033f4:	mov	x22, xzr
  4033f8:	mov	x8, x26
  4033fc:	ldrb	w9, [x8], #1
  403400:	cmp	w9, #0x3a
  403404:	csel	x8, x8, x26, eq  // eq = none
  403408:	str	x8, [x20]
  40340c:	cbz	x22, 403454 <ferror@plt+0x17d4>
  403410:	mov	w8, #0x2                   	// #2
  403414:	mov	x0, x22
  403418:	str	w8, [x19, #8]
  40341c:	bl	4053f8 <ferror@plt+0x3778>
  403420:	add	x1, sp, #0x8
  403424:	mov	w2, wzr
  403428:	mov	x23, x0
  40342c:	bl	401ae0 <strtol@plt>
  403430:	ldr	x8, [sp, #8]
  403434:	ldrb	w8, [x8]
  403438:	cbz	w8, 4034d4 <ferror@plt+0x1854>
  40343c:	mov	x0, x23
  403440:	bl	401990 <getpwnam@plt>
  403444:	cbz	x0, 403460 <ferror@plt+0x17e0>
  403448:	ldr	w8, [x0, #16]
  40344c:	str	w8, [x19, #12]
  403450:	b	4034e4 <ferror@plt+0x1864>
  403454:	mov	w8, #0x1                   	// #1
  403458:	str	w8, [x19, #8]
  40345c:	b	4034ec <ferror@plt+0x186c>
  403460:	mov	x0, x22
  403464:	bl	401b00 <free@plt>
  403468:	str	x25, [x20]
  40346c:	b	40354c <ferror@plt+0x18cc>
  403470:	mov	x22, xzr
  403474:	mov	x8, x25
  403478:	ldrb	w9, [x8], #1
  40347c:	cmp	w9, #0x3a
  403480:	csel	x8, x8, x25, eq  // eq = none
  403484:	str	x8, [x20]
  403488:	cbz	x22, 4036a4 <ferror@plt+0x1a24>
  40348c:	mov	w8, #0x8                   	// #8
  403490:	mov	x0, x22
  403494:	str	w8, [x19, #8]
  403498:	bl	4053f8 <ferror@plt+0x3778>
  40349c:	add	x1, sp, #0x8
  4034a0:	mov	w2, wzr
  4034a4:	mov	x23, x0
  4034a8:	bl	401ae0 <strtol@plt>
  4034ac:	ldr	x8, [sp, #8]
  4034b0:	ldrb	w8, [x8]
  4034b4:	cbz	w8, 4034d4 <ferror@plt+0x1854>
  4034b8:	mov	x0, x23
  4034bc:	bl	4018b0 <getgrnam@plt>
  4034c0:	cbnz	x0, 403448 <ferror@plt+0x17c8>
  4034c4:	mov	x0, x22
  4034c8:	bl	401b00 <free@plt>
  4034cc:	str	x26, [x20]
  4034d0:	b	40354c <ferror@plt+0x18cc>
  4034d4:	and	w8, w0, #0xffff
  4034d8:	cmp	x0, #0x0
  4034dc:	csel	x8, x8, x0, lt  // lt = tstop
  4034e0:	str	w8, [x19, #12]
  4034e4:	mov	x0, x22
  4034e8:	bl	401b00 <free@plt>
  4034ec:	ldr	x8, [x20]
  4034f0:	mov	x10, #0x2600                	// #9728
  4034f4:	mov	w9, #0x1                   	// #1
  4034f8:	movk	x10, #0x1, lsl #32
  4034fc:	add	x8, x8, #0x1
  403500:	ldurb	w11, [x8, #-1]
  403504:	cmp	w11, #0x2c
  403508:	b.hi	403578 <ferror@plt+0x18f8>  // b.pmore
  40350c:	lsl	x12, x9, x11
  403510:	tst	x12, x10
  403514:	b.eq	403530 <ferror@plt+0x18b0>  // b.none
  403518:	str	x8, [x20]
  40351c:	add	x8, x8, #0x1
  403520:	ldurb	w11, [x8, #-1]
  403524:	cmp	w11, #0x2c
  403528:	b.ls	40350c <ferror@plt+0x188c>  // b.plast
  40352c:	b	403578 <ferror@plt+0x18f8>
  403530:	mov	w9, #0x1                   	// #1
  403534:	mov	x10, #0x1                   	// #1
  403538:	lsl	x9, x9, x11
  40353c:	movk	x10, #0x1000, lsl #32
  403540:	tst	x9, x10
  403544:	b.eq	403578 <ferror@plt+0x18f8>  // b.none
  403548:	tbnz	w21, #1, 403558 <ferror@plt+0x18d8>
  40354c:	mov	x0, x19
  403550:	bl	403ec4 <ferror@plt+0x2244>
  403554:	mov	x19, xzr
  403558:	mov	x0, x19
  40355c:	ldp	x20, x19, [sp, #80]
  403560:	ldp	x22, x21, [sp, #64]
  403564:	ldp	x24, x23, [sp, #48]
  403568:	ldp	x26, x25, [sp, #32]
  40356c:	ldp	x29, x30, [sp, #16]
  403570:	add	sp, sp, #0x60
  403574:	ret
  403578:	tbz	w21, #0, 403558 <ferror@plt+0x18d8>
  40357c:	mov	x10, #0x2600                	// #9728
  403580:	mov	w9, #0x1                   	// #1
  403584:	movk	x10, #0x1, lsl #32
  403588:	and	w12, w11, #0xff
  40358c:	cmp	w12, #0x20
  403590:	b.hi	4035b8 <ferror@plt+0x1938>  // b.pmore
  403594:	and	x12, x11, #0xff
  403598:	lsl	x12, x9, x12
  40359c:	tst	x12, x10
  4035a0:	b.eq	4035b8 <ferror@plt+0x1938>  // b.none
  4035a4:	str	x8, [x20]
  4035a8:	ldrb	w11, [x8], #1
  4035ac:	and	w12, w11, #0xff
  4035b0:	cmp	w12, #0x20
  4035b4:	b.ls	403594 <ferror@plt+0x1914>  // b.plast
  4035b8:	and	w9, w11, #0xf8
  4035bc:	cmp	w9, #0x30
  4035c0:	b.ne	403610 <ferror@plt+0x1990>  // b.any
  4035c4:	sub	x9, x8, #0x1
  4035c8:	str	wzr, [x19, #16]
  4035cc:	ldrb	w10, [x9]
  4035d0:	cmp	w10, #0x30
  4035d4:	b.ne	4035ec <ferror@plt+0x196c>  // b.any
  4035d8:	str	x8, [x20]
  4035dc:	ldrb	w10, [x8], #1
  4035e0:	cmp	w10, #0x30
  4035e4:	b.eq	4035d8 <ferror@plt+0x1958>  // b.none
  4035e8:	sub	x9, x8, #0x1
  4035ec:	sub	w8, w10, #0x31
  4035f0:	cmp	w8, #0x6
  4035f4:	b.hi	403558 <ferror@plt+0x18d8>  // b.pmore
  4035f8:	add	x8, x9, #0x1
  4035fc:	str	x8, [x20]
  403600:	ldrb	w8, [x9]
  403604:	sub	w8, w8, #0x30
  403608:	str	w8, [x19, #16]
  40360c:	b	403558 <ferror@plt+0x18d8>
  403610:	adrp	x10, 405000 <ferror@plt+0x3380>
  403614:	mov	x9, xzr
  403618:	add	x10, x10, #0xc08
  40361c:	b	403640 <ferror@plt+0x19c0>
  403620:	ldr	w11, [x19, #16]
  403624:	tbnz	w11, #3, 40354c <ferror@plt+0x18cc>
  403628:	orr	w11, w11, #0x8
  40362c:	str	w11, [x19, #16]
  403630:	add	x11, x8, x9
  403634:	str	x11, [x20]
  403638:	ldrb	w11, [x8, x9]
  40363c:	add	x9, x9, #0x1
  403640:	and	w12, w11, #0xff
  403644:	sub	w11, w12, #0x58
  403648:	cmp	w11, #0x20
  40364c:	b.hi	403670 <ferror@plt+0x19f0>  // b.pmore
  403650:	adr	x12, 403620 <ferror@plt+0x19a0>
  403654:	ldrb	w13, [x10, x11]
  403658:	add	x12, x12, x13, lsl #2
  40365c:	br	x12
  403660:	ldr	w11, [x19, #16]
  403664:	tbnz	w11, #2, 40354c <ferror@plt+0x18cc>
  403668:	orr	w11, w11, #0x4
  40366c:	b	40362c <ferror@plt+0x19ac>
  403670:	cmp	w12, #0x2d
  403674:	b.eq	403630 <ferror@plt+0x19b0>  // b.none
  403678:	b	40369c <ferror@plt+0x1a1c>
  40367c:	ldr	w11, [x19, #16]
  403680:	tbnz	w11, #1, 40354c <ferror@plt+0x18cc>
  403684:	orr	w11, w11, #0x2
  403688:	b	40362c <ferror@plt+0x19ac>
  40368c:	ldr	w11, [x19, #16]
  403690:	tbnz	w11, #0, 40354c <ferror@plt+0x18cc>
  403694:	orr	w11, w11, #0x1
  403698:	b	40362c <ferror@plt+0x19ac>
  40369c:	cbnz	w9, 403558 <ferror@plt+0x18d8>
  4036a0:	b	40354c <ferror@plt+0x18cc>
  4036a4:	mov	w8, #0x4                   	// #4
  4036a8:	b	403458 <ferror@plt+0x17d8>
  4036ac:	sub	sp, sp, #0x60
  4036b0:	stp	x24, x23, [sp, #48]
  4036b4:	stp	x22, x21, [sp, #64]
  4036b8:	stp	x20, x19, [sp, #80]
  4036bc:	mov	w21, w4
  4036c0:	mov	w22, w3
  4036c4:	mov	x19, x2
  4036c8:	mov	x20, x1
  4036cc:	mov	x23, x0
  4036d0:	stp	x29, x30, [sp, #16]
  4036d4:	stp	x26, x25, [sp, #32]
  4036d8:	add	x29, sp, #0x10
  4036dc:	str	x1, [sp, #8]
  4036e0:	cbz	x2, 4036ec <ferror@plt+0x1a6c>
  4036e4:	mov	w8, #0xffffffff            	// #-1
  4036e8:	str	w8, [x19]
  4036ec:	ldrb	w8, [x20]
  4036f0:	cbz	w8, 403780 <ferror@plt+0x1b00>
  4036f4:	mov	x26, #0x2600                	// #9728
  4036f8:	mov	w25, #0x1                   	// #1
  4036fc:	movk	x26, #0x1, lsl #32
  403700:	add	x0, sp, #0x8
  403704:	mov	w1, w22
  403708:	mov	w2, w21
  40370c:	bl	402cf4 <ferror@plt+0x1074>
  403710:	cbz	x0, 403788 <ferror@plt+0x1b08>
  403714:	mov	x24, x0
  403718:	mov	x0, x23
  40371c:	mov	x1, x24
  403720:	bl	403f3c <ferror@plt+0x22bc>
  403724:	cbnz	w0, 4037ac <ferror@plt+0x1b2c>
  403728:	ldr	x8, [sp, #8]
  40372c:	add	x8, x8, #0x1
  403730:	ldurb	w9, [x8, #-1]
  403734:	cmp	w9, #0x2c
  403738:	b.hi	403788 <ferror@plt+0x1b08>  // b.pmore
  40373c:	lsl	x10, x25, x9
  403740:	tst	x10, x26
  403744:	b.eq	403760 <ferror@plt+0x1ae0>  // b.none
  403748:	str	x8, [sp, #8]
  40374c:	add	x8, x8, #0x1
  403750:	ldurb	w9, [x8, #-1]
  403754:	cmp	w9, #0x2c
  403758:	b.ls	40373c <ferror@plt+0x1abc>  // b.plast
  40375c:	b	403788 <ferror@plt+0x1b08>
  403760:	cbz	x9, 403780 <ferror@plt+0x1b00>
  403764:	cmp	x9, #0x2c
  403768:	b.ne	403788 <ferror@plt+0x1b08>  // b.any
  40376c:	str	x8, [sp, #8]
  403770:	ldrb	w8, [x8]
  403774:	mov	w0, wzr
  403778:	cbnz	w8, 403700 <ferror@plt+0x1a80>
  40377c:	b	4037bc <ferror@plt+0x1b3c>
  403780:	mov	w0, wzr
  403784:	b	4037bc <ferror@plt+0x1b3c>
  403788:	bl	401bf0 <__errno_location@plt>
  40378c:	mov	w8, #0x16                  	// #22
  403790:	str	w8, [x0]
  403794:	cbz	x19, 4037b8 <ferror@plt+0x1b38>
  403798:	ldr	w8, [sp, #8]
  40379c:	mov	w0, #0xffffffff            	// #-1
  4037a0:	sub	w8, w8, w20
  4037a4:	str	w8, [x19]
  4037a8:	b	4037bc <ferror@plt+0x1b3c>
  4037ac:	mov	x0, x24
  4037b0:	bl	403ec4 <ferror@plt+0x2244>
  4037b4:	cbnz	x19, 403798 <ferror@plt+0x1b18>
  4037b8:	mov	w0, #0xffffffff            	// #-1
  4037bc:	ldp	x20, x19, [sp, #80]
  4037c0:	ldp	x22, x21, [sp, #64]
  4037c4:	ldp	x24, x23, [sp, #48]
  4037c8:	ldp	x26, x25, [sp, #32]
  4037cc:	ldp	x29, x30, [sp, #16]
  4037d0:	add	sp, sp, #0x60
  4037d4:	ret
  4037d8:	sub	sp, sp, #0x80
  4037dc:	stp	x24, x23, [sp, #80]
  4037e0:	stp	x22, x21, [sp, #96]
  4037e4:	stp	x20, x19, [sp, #112]
  4037e8:	mov	x21, x5
  4037ec:	mov	x19, x2
  4037f0:	mov	x24, x1
  4037f4:	mov	x20, x0
  4037f8:	stp	x29, x30, [sp, #32]
  4037fc:	stp	x28, x27, [sp, #48]
  403800:	stp	x26, x25, [sp, #64]
  403804:	add	x29, sp, #0x20
  403808:	cbz	x2, 403810 <ferror@plt+0x1b90>
  40380c:	str	xzr, [x19]
  403810:	cbz	x3, 40381c <ferror@plt+0x1b9c>
  403814:	mov	w8, #0xffffffff            	// #-1
  403818:	str	w8, [x3]
  40381c:	cbz	x4, 403828 <ferror@plt+0x1ba8>
  403820:	mov	w8, #0xffffffff            	// #-1
  403824:	str	w8, [x4]
  403828:	stp	x4, x3, [sp, #8]
  40382c:	cbz	x21, 403834 <ferror@plt+0x1bb4>
  403830:	str	wzr, [x21]
  403834:	cmp	x21, #0x0
  403838:	adrp	x27, 405000 <ferror@plt+0x3380>
  40383c:	mov	x25, #0x2600                	// #9728
  403840:	mov	w23, wzr
  403844:	add	x27, x27, #0xc29
  403848:	mov	w26, #0x1                   	// #1
  40384c:	movk	x25, #0x1, lsl #32
  403850:	cset	w8, eq  // eq = none
  403854:	str	w8, [sp, #4]
  403858:	b	403868 <ferror@plt+0x1be8>
  40385c:	ldr	w8, [x24]
  403860:	add	w8, w8, #0x1
  403864:	str	w8, [x24]
  403868:	mov	x0, x20
  40386c:	bl	401970 <fgetc@plt>
  403870:	add	w8, w0, #0x1
  403874:	cmp	w8, #0x24
  403878:	b.hi	403bb4 <ferror@plt+0x1f34>  // b.pmore
  40387c:	adr	x9, 40385c <ferror@plt+0x1bdc>
  403880:	ldrb	w10, [x27, x8]
  403884:	add	x9, x9, x10, lsl #2
  403888:	br	x9
  40388c:	cbz	x24, 40389c <ferror@plt+0x1c1c>
  403890:	ldr	w8, [x24]
  403894:	add	w8, w8, #0x1
  403898:	str	w8, [x24]
  40389c:	mov	x0, x20
  4038a0:	bl	405174 <ferror@plt+0x34f4>
  4038a4:	cbz	x0, 403bbc <ferror@plt+0x1f3c>
  4038a8:	mov	x28, x0
  4038ac:	bl	401840 <strlen@plt>
  4038b0:	add	x8, x28, x0
  4038b4:	cmp	x8, x28
  4038b8:	b.ls	4038e8 <ferror@plt+0x1c68>  // b.plast
  4038bc:	mov	x9, x8
  4038c0:	b	4038d4 <ferror@plt+0x1c54>
  4038c4:	cmp	x9, x28
  4038c8:	sturb	wzr, [x8, #-1]
  4038cc:	mov	x8, x9
  4038d0:	b.ls	4038e8 <ferror@plt+0x1c68>  // b.plast
  4038d4:	ldrb	w10, [x9, #-1]!
  4038d8:	cmp	w10, #0xd
  4038dc:	b.eq	4038c4 <ferror@plt+0x1c44>  // b.none
  4038e0:	cmp	w10, #0xa
  4038e4:	b.eq	4038c4 <ferror@plt+0x1c44>  // b.none
  4038e8:	add	x22, x28, #0x9
  4038ec:	ldrb	w8, [x28]
  4038f0:	cmp	w8, #0x20
  4038f4:	b.hi	403914 <ferror@plt+0x1c94>  // b.pmore
  4038f8:	lsl	x8, x26, x8
  4038fc:	tst	x8, x25
  403900:	b.eq	403914 <ferror@plt+0x1c94>  // b.none
  403904:	add	x22, x22, #0x1
  403908:	ldrb	w8, [x28, #1]!
  40390c:	cmp	w8, #0x20
  403910:	b.ls	4038f8 <ferror@plt+0x1c78>  // b.plast
  403914:	adrp	x1, 405000 <ferror@plt+0x3380>
  403918:	mov	w2, #0x5                   	// #5
  40391c:	mov	x0, x28
  403920:	add	x1, x1, #0xc5f
  403924:	bl	401940 <strncmp@plt>
  403928:	cbz	w0, 4039a4 <ferror@plt+0x1d24>
  40392c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403930:	mov	w2, #0x6                   	// #6
  403934:	mov	x0, x28
  403938:	add	x1, x1, #0xc65
  40393c:	bl	401940 <strncmp@plt>
  403940:	cbz	w0, 403a0c <ferror@plt+0x1d8c>
  403944:	adrp	x1, 405000 <ferror@plt+0x3380>
  403948:	mov	w2, #0x6                   	// #6
  40394c:	mov	x0, x28
  403950:	add	x1, x1, #0xc6c
  403954:	bl	401940 <strncmp@plt>
  403958:	cbz	w0, 403a8c <ferror@plt+0x1e0c>
  40395c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403960:	mov	w2, #0x6                   	// #6
  403964:	mov	x0, x28
  403968:	add	x1, x1, #0xc73
  40396c:	bl	401940 <strncmp@plt>
  403970:	mov	w23, #0x1                   	// #1
  403974:	cbnz	w0, 403868 <ferror@plt+0x1be8>
  403978:	ldurb	w8, [x22, #-3]
  40397c:	cmp	w8, #0x2d
  403980:	b.hi	403b24 <ferror@plt+0x1ea4>  // b.pmore
  403984:	lsl	x9, x26, x8
  403988:	tst	x9, x25
  40398c:	b.eq	403b14 <ferror@plt+0x1e94>  // b.none
  403990:	add	x22, x22, #0x1
  403994:	ldurb	w8, [x22, #-3]
  403998:	cmp	w8, #0x2d
  40399c:	b.ls	403984 <ferror@plt+0x1d04>  // b.plast
  4039a0:	b	403b24 <ferror@plt+0x1ea4>
  4039a4:	add	x0, x28, #0x5
  4039a8:	ldrb	w8, [x0]
  4039ac:	cmp	w8, #0x20
  4039b0:	b.hi	4039cc <ferror@plt+0x1d4c>  // b.pmore
  4039b4:	lsl	x8, x26, x8
  4039b8:	tst	x8, x25
  4039bc:	b.eq	4039cc <ferror@plt+0x1d4c>  // b.none
  4039c0:	ldrb	w8, [x0, #1]!
  4039c4:	cmp	w8, #0x20
  4039c8:	b.ls	4039b4 <ferror@plt+0x1d34>  // b.plast
  4039cc:	bl	4053f8 <ferror@plt+0x3778>
  4039d0:	mov	w23, #0x1                   	// #1
  4039d4:	cbz	x19, 403868 <ferror@plt+0x1be8>
  4039d8:	mov	x28, x0
  4039dc:	ldr	x0, [x19]
  4039e0:	cbnz	x0, 403bf8 <ferror@plt+0x1f78>
  4039e4:	mov	x0, x28
  4039e8:	bl	401840 <strlen@plt>
  4039ec:	add	x0, x0, #0x1
  4039f0:	bl	401900 <malloc@plt>
  4039f4:	str	x0, [x19]
  4039f8:	cbz	x0, 403c08 <ferror@plt+0x1f88>
  4039fc:	mov	x1, x28
  403a00:	bl	401b50 <strcpy@plt>
  403a04:	mov	w23, #0x1                   	// #1
  403a08:	b	403868 <ferror@plt+0x1be8>
  403a0c:	ldr	x9, [sp, #16]
  403a10:	add	x0, x28, #0x6
  403a14:	ldrb	w8, [x0]
  403a18:	cmp	w8, #0x20
  403a1c:	b.hi	403a38 <ferror@plt+0x1db8>  // b.pmore
  403a20:	lsl	x8, x26, x8
  403a24:	tst	x8, x25
  403a28:	b.eq	403a38 <ferror@plt+0x1db8>  // b.none
  403a2c:	ldrb	w8, [x0, #1]!
  403a30:	cmp	w8, #0x20
  403a34:	b.ls	403a20 <ferror@plt+0x1da0>  // b.plast
  403a38:	mov	w23, #0x1                   	// #1
  403a3c:	cbz	x9, 403868 <ferror@plt+0x1be8>
  403a40:	ldr	x8, [sp, #16]
  403a44:	ldr	w8, [x8]
  403a48:	cmn	w8, #0x1
  403a4c:	b.ne	403bec <ferror@plt+0x1f6c>  // b.any
  403a50:	bl	4053f8 <ferror@plt+0x3778>
  403a54:	sub	x1, x29, #0x8
  403a58:	mov	w2, wzr
  403a5c:	mov	x28, x0
  403a60:	bl	401ae0 <strtol@plt>
  403a64:	ldur	x8, [x29, #-8]
  403a68:	ldrb	w8, [x8]
  403a6c:	cbz	w8, 403b84 <ferror@plt+0x1f04>
  403a70:	mov	x0, x28
  403a74:	bl	401990 <getpwnam@plt>
  403a78:	mov	w23, #0x1                   	// #1
  403a7c:	cbz	x0, 403868 <ferror@plt+0x1be8>
  403a80:	ldr	w8, [x0, #16]
  403a84:	ldr	x9, [sp, #16]
  403a88:	b	403b08 <ferror@plt+0x1e88>
  403a8c:	ldr	x9, [sp, #8]
  403a90:	add	x0, x28, #0x6
  403a94:	ldrb	w8, [x0]
  403a98:	cmp	w8, #0x20
  403a9c:	b.hi	403ab8 <ferror@plt+0x1e38>  // b.pmore
  403aa0:	lsl	x8, x26, x8
  403aa4:	tst	x8, x25
  403aa8:	b.eq	403ab8 <ferror@plt+0x1e38>  // b.none
  403aac:	ldrb	w8, [x0, #1]!
  403ab0:	cmp	w8, #0x20
  403ab4:	b.ls	403aa0 <ferror@plt+0x1e20>  // b.plast
  403ab8:	mov	w23, #0x1                   	// #1
  403abc:	cbz	x9, 403868 <ferror@plt+0x1be8>
  403ac0:	ldr	x8, [sp, #8]
  403ac4:	ldr	w8, [x8]
  403ac8:	cmn	w8, #0x1
  403acc:	b.ne	403bec <ferror@plt+0x1f6c>  // b.any
  403ad0:	bl	4053f8 <ferror@plt+0x3778>
  403ad4:	sub	x1, x29, #0x8
  403ad8:	mov	w2, wzr
  403adc:	mov	x28, x0
  403ae0:	bl	401ae0 <strtol@plt>
  403ae4:	ldur	x8, [x29, #-8]
  403ae8:	ldrb	w8, [x8]
  403aec:	cbz	w8, 403b98 <ferror@plt+0x1f18>
  403af0:	mov	x0, x28
  403af4:	bl	4018b0 <getgrnam@plt>
  403af8:	mov	w23, #0x1                   	// #1
  403afc:	cbz	x0, 403868 <ferror@plt+0x1be8>
  403b00:	ldr	w8, [x0, #16]
  403b04:	ldr	x9, [sp, #8]
  403b08:	str	w8, [x9]
  403b0c:	mov	w23, #0x1                   	// #1
  403b10:	b	403868 <ferror@plt+0x1be8>
  403b14:	cmp	x8, #0x2d
  403b18:	b.ne	403b24 <ferror@plt+0x1ea4>  // b.any
  403b1c:	mov	w8, wzr
  403b20:	b	403b30 <ferror@plt+0x1eb0>
  403b24:	cmp	w8, #0x73
  403b28:	b.ne	403bec <ferror@plt+0x1f6c>  // b.any
  403b2c:	mov	w8, #0x800                 	// #2048
  403b30:	ldurb	w9, [x22, #-2]
  403b34:	cmp	w9, #0x2d
  403b38:	b.eq	403b48 <ferror@plt+0x1ec8>  // b.none
  403b3c:	cmp	w9, #0x73
  403b40:	b.ne	403bec <ferror@plt+0x1f6c>  // b.any
  403b44:	orr	w8, w8, #0x400
  403b48:	ldurb	w9, [x22, #-1]
  403b4c:	cmp	w9, #0x2d
  403b50:	b.eq	403b60 <ferror@plt+0x1ee0>  // b.none
  403b54:	cmp	w9, #0x74
  403b58:	b.ne	403bec <ferror@plt+0x1f6c>  // b.any
  403b5c:	orr	w8, w8, #0x200
  403b60:	ldrb	w9, [x22]
  403b64:	ldr	w11, [sp, #4]
  403b68:	cmp	w9, #0x0
  403b6c:	cset	w10, ne  // ne = any
  403b70:	orr	w10, w10, w11
  403b74:	tbz	w10, #0, 403b8c <ferror@plt+0x1f0c>
  403b78:	mov	w23, #0x1                   	// #1
  403b7c:	cbz	w9, 403868 <ferror@plt+0x1be8>
  403b80:	b	403bec <ferror@plt+0x1f6c>
  403b84:	ldr	x9, [sp, #16]
  403b88:	b	403b9c <ferror@plt+0x1f1c>
  403b8c:	str	w8, [x21]
  403b90:	mov	w23, #0x1                   	// #1
  403b94:	b	403868 <ferror@plt+0x1be8>
  403b98:	ldr	x9, [sp, #8]
  403b9c:	and	w8, w0, #0xffff
  403ba0:	cmp	x0, #0x0
  403ba4:	csel	x8, x8, x0, lt  // lt = tstop
  403ba8:	str	w8, [x9]
  403bac:	mov	w23, #0x1                   	// #1
  403bb0:	b	403868 <ferror@plt+0x1be8>
  403bb4:	mov	x1, x20
  403bb8:	bl	401b10 <ungetc@plt>
  403bbc:	mov	x0, x20
  403bc0:	bl	401c80 <ferror@plt>
  403bc4:	cmp	w0, #0x0
  403bc8:	csinv	w0, w23, wzr, eq  // eq = none
  403bcc:	ldp	x20, x19, [sp, #112]
  403bd0:	ldp	x22, x21, [sp, #96]
  403bd4:	ldp	x24, x23, [sp, #80]
  403bd8:	ldp	x26, x25, [sp, #64]
  403bdc:	ldp	x28, x27, [sp, #48]
  403be0:	ldp	x29, x30, [sp, #32]
  403be4:	add	sp, sp, #0x80
  403be8:	ret
  403bec:	cbz	x19, 403c00 <ferror@plt+0x1f80>
  403bf0:	ldr	x0, [x19]
  403bf4:	cbz	x0, 403c00 <ferror@plt+0x1f80>
  403bf8:	bl	401b00 <free@plt>
  403bfc:	str	xzr, [x19]
  403c00:	mov	w0, #0xffffffea            	// #-22
  403c04:	b	403bcc <ferror@plt+0x1f4c>
  403c08:	mov	w0, #0xffffffff            	// #-1
  403c0c:	b	403bcc <ferror@plt+0x1f4c>
  403c10:	sub	sp, sp, #0x70
  403c14:	stp	x26, x25, [sp, #48]
  403c18:	stp	x24, x23, [sp, #64]
  403c1c:	stp	x22, x21, [sp, #80]
  403c20:	stp	x20, x19, [sp, #96]
  403c24:	mov	x19, x5
  403c28:	mov	x25, x4
  403c2c:	mov	w22, w3
  403c30:	mov	w23, w2
  403c34:	mov	x24, x1
  403c38:	mov	x21, x0
  403c3c:	stp	x29, x30, [sp, #16]
  403c40:	stp	x28, x27, [sp, #32]
  403c44:	add	x29, sp, #0x10
  403c48:	cbz	x5, 403c54 <ferror@plt+0x1fd4>
  403c4c:	mov	w8, #0xffffffff            	// #-1
  403c50:	str	w8, [x19]
  403c54:	mov	x0, x21
  403c58:	bl	405174 <ferror@plt+0x34f4>
  403c5c:	mov	x20, x0
  403c60:	cbz	x0, 403e44 <ferror@plt+0x21c4>
  403c64:	cbz	x25, 403d54 <ferror@plt+0x20d4>
  403c68:	mov	x28, #0x2600                	// #9728
  403c6c:	mov	w27, #0x1                   	// #1
  403c70:	movk	x28, #0x1, lsl #32
  403c74:	b	403c8c <ferror@plt+0x200c>
  403c78:	tbnz	w22, #4, 403e44 <ferror@plt+0x21c4>
  403c7c:	mov	x0, x21
  403c80:	bl	405174 <ferror@plt+0x34f4>
  403c84:	mov	x20, x0
  403c88:	cbz	x0, 403e44 <ferror@plt+0x21c4>
  403c8c:	ldr	w8, [x25]
  403c90:	add	w8, w8, #0x1
  403c94:	str	w8, [x25]
  403c98:	mov	x8, x20
  403c9c:	str	x8, [sp, #8]
  403ca0:	ldrb	w9, [x8]
  403ca4:	cmp	w9, #0x23
  403ca8:	b.hi	403cdc <ferror@plt+0x205c>  // b.pmore
  403cac:	lsl	x10, x27, x9
  403cb0:	tst	x10, x28
  403cb4:	b.eq	403cd0 <ferror@plt+0x2050>  // b.none
  403cb8:	add	x8, x8, #0x1
  403cbc:	str	x8, [sp, #8]
  403cc0:	ldrb	w9, [x8]
  403cc4:	cmp	w9, #0x23
  403cc8:	b.ls	403cac <ferror@plt+0x202c>  // b.plast
  403ccc:	b	403cdc <ferror@plt+0x205c>
  403cd0:	cbz	x9, 403c78 <ferror@plt+0x1ff8>
  403cd4:	cmp	x9, #0x23
  403cd8:	b.eq	403c7c <ferror@plt+0x1ffc>  // b.none
  403cdc:	add	x0, sp, #0x8
  403ce0:	mov	w1, w23
  403ce4:	mov	w2, w22
  403ce8:	bl	402cf4 <ferror@plt+0x1074>
  403cec:	cbz	x0, 403e30 <ferror@plt+0x21b0>
  403cf0:	mov	x26, x0
  403cf4:	mov	x0, x24
  403cf8:	mov	x1, x26
  403cfc:	bl	403f3c <ferror@plt+0x22bc>
  403d00:	cbnz	w0, 403e90 <ferror@plt+0x2210>
  403d04:	ldr	x8, [sp, #8]
  403d08:	add	x8, x8, #0x1
  403d0c:	ldurb	w9, [x8, #-1]
  403d10:	cmp	w9, #0x23
  403d14:	b.hi	403e30 <ferror@plt+0x21b0>  // b.pmore
  403d18:	lsl	x10, x27, x9
  403d1c:	tst	x10, x28
  403d20:	b.eq	403d3c <ferror@plt+0x20bc>  // b.none
  403d24:	str	x8, [sp, #8]
  403d28:	add	x8, x8, #0x1
  403d2c:	ldurb	w9, [x8, #-1]
  403d30:	cmp	w9, #0x23
  403d34:	b.ls	403d18 <ferror@plt+0x2098>  // b.plast
  403d38:	b	403e30 <ferror@plt+0x21b0>
  403d3c:	lsl	x8, x27, x9
  403d40:	mov	x9, #0x1                   	// #1
  403d44:	movk	x9, #0x8, lsl #32
  403d48:	tst	x8, x9
  403d4c:	b.ne	403c7c <ferror@plt+0x1ffc>  // b.any
  403d50:	b	403e30 <ferror@plt+0x21b0>
  403d54:	mov	x27, #0x2600                	// #9728
  403d58:	mov	x28, #0x1                   	// #1
  403d5c:	mov	w25, #0x1                   	// #1
  403d60:	movk	x27, #0x1, lsl #32
  403d64:	movk	x28, #0x8, lsl #32
  403d68:	b	403d80 <ferror@plt+0x2100>
  403d6c:	tbnz	w22, #4, 403e44 <ferror@plt+0x21c4>
  403d70:	mov	x0, x21
  403d74:	bl	405174 <ferror@plt+0x34f4>
  403d78:	mov	x20, x0
  403d7c:	cbz	x0, 403e44 <ferror@plt+0x21c4>
  403d80:	mov	x8, x20
  403d84:	str	x8, [sp, #8]
  403d88:	ldrb	w9, [x8]
  403d8c:	cmp	w9, #0x23
  403d90:	b.hi	403dc4 <ferror@plt+0x2144>  // b.pmore
  403d94:	lsl	x10, x25, x9
  403d98:	tst	x10, x27
  403d9c:	b.eq	403db8 <ferror@plt+0x2138>  // b.none
  403da0:	add	x8, x8, #0x1
  403da4:	str	x8, [sp, #8]
  403da8:	ldrb	w9, [x8]
  403dac:	cmp	w9, #0x23
  403db0:	b.ls	403d94 <ferror@plt+0x2114>  // b.plast
  403db4:	b	403dc4 <ferror@plt+0x2144>
  403db8:	cbz	x9, 403d6c <ferror@plt+0x20ec>
  403dbc:	cmp	x9, #0x23
  403dc0:	b.eq	403d70 <ferror@plt+0x20f0>  // b.none
  403dc4:	add	x0, sp, #0x8
  403dc8:	mov	w1, w23
  403dcc:	mov	w2, w22
  403dd0:	bl	402cf4 <ferror@plt+0x1074>
  403dd4:	cbz	x0, 403e30 <ferror@plt+0x21b0>
  403dd8:	mov	x26, x0
  403ddc:	mov	x0, x24
  403de0:	mov	x1, x26
  403de4:	bl	403f3c <ferror@plt+0x22bc>
  403de8:	cbnz	w0, 403e90 <ferror@plt+0x2210>
  403dec:	ldr	x8, [sp, #8]
  403df0:	add	x8, x8, #0x1
  403df4:	ldurb	w9, [x8, #-1]
  403df8:	cmp	w9, #0x23
  403dfc:	b.hi	403e30 <ferror@plt+0x21b0>  // b.pmore
  403e00:	lsl	x10, x25, x9
  403e04:	tst	x10, x27
  403e08:	b.eq	403e24 <ferror@plt+0x21a4>  // b.none
  403e0c:	str	x8, [sp, #8]
  403e10:	add	x8, x8, #0x1
  403e14:	ldurb	w9, [x8, #-1]
  403e18:	cmp	w9, #0x23
  403e1c:	b.ls	403e00 <ferror@plt+0x2180>  // b.plast
  403e20:	b	403e30 <ferror@plt+0x21b0>
  403e24:	lsl	x8, x25, x9
  403e28:	tst	x8, x28
  403e2c:	b.ne	403d70 <ferror@plt+0x20f0>  // b.any
  403e30:	bl	401bf0 <__errno_location@plt>
  403e34:	mov	w8, #0x16                  	// #22
  403e38:	str	w8, [x0]
  403e3c:	cbnz	x19, 403e60 <ferror@plt+0x21e0>
  403e40:	b	403e6c <ferror@plt+0x21ec>
  403e44:	mov	x0, x21
  403e48:	bl	401c80 <ferror@plt>
  403e4c:	cmp	w0, #0x0
  403e50:	mov	w8, w0
  403e54:	csetm	w0, ne  // ne = any
  403e58:	cbz	w8, 403e70 <ferror@plt+0x21f0>
  403e5c:	cbz	x19, 403e70 <ferror@plt+0x21f0>
  403e60:	ldr	w8, [sp, #8]
  403e64:	sub	w8, w8, w20
  403e68:	str	w8, [x19]
  403e6c:	mov	w0, #0xffffffff            	// #-1
  403e70:	ldp	x20, x19, [sp, #96]
  403e74:	ldp	x22, x21, [sp, #80]
  403e78:	ldp	x24, x23, [sp, #64]
  403e7c:	ldp	x26, x25, [sp, #48]
  403e80:	ldp	x28, x27, [sp, #32]
  403e84:	ldp	x29, x30, [sp, #16]
  403e88:	add	sp, sp, #0x70
  403e8c:	ret
  403e90:	mov	x0, x26
  403e94:	bl	403ec4 <ferror@plt+0x2244>
  403e98:	cbnz	x19, 403e60 <ferror@plt+0x21e0>
  403e9c:	b	403e6c <ferror@plt+0x21ec>
  403ea0:	stp	x29, x30, [sp, #-16]!
  403ea4:	mov	w0, #0x20                  	// #32
  403ea8:	mov	x29, sp
  403eac:	bl	401900 <malloc@plt>
  403eb0:	cbz	x0, 403ebc <ferror@plt+0x223c>
  403eb4:	str	wzr, [x0, #8]
  403eb8:	str	wzr, [x0, #16]
  403ebc:	ldp	x29, x30, [sp], #16
  403ec0:	ret
  403ec4:	b	401b00 <free@plt>
  403ec8:	stp	x29, x30, [sp, #-16]!
  403ecc:	mov	w0, #0x10                  	// #16
  403ed0:	mov	x29, sp
  403ed4:	bl	401900 <malloc@plt>
  403ed8:	cbz	x0, 403ee0 <ferror@plt+0x2260>
  403edc:	stp	xzr, xzr, [x0]
  403ee0:	ldp	x29, x30, [sp], #16
  403ee4:	ret
  403ee8:	stp	x29, x30, [sp, #-32]!
  403eec:	str	x19, [sp, #16]
  403ef0:	mov	x19, x0
  403ef4:	ldr	x0, [x0]
  403ef8:	mov	x29, sp
  403efc:	cbz	x0, 403f14 <ferror@plt+0x2294>
  403f00:	ldr	x8, [x0, #24]
  403f04:	str	x8, [x19]
  403f08:	bl	401b00 <free@plt>
  403f0c:	ldr	x0, [x19]
  403f10:	cbnz	x0, 403f00 <ferror@plt+0x2280>
  403f14:	mov	x0, x19
  403f18:	bl	401b00 <free@plt>
  403f1c:	ldr	x19, [sp, #16]
  403f20:	mov	w0, wzr
  403f24:	ldp	x29, x30, [sp], #32
  403f28:	ret
  403f2c:	ldr	x8, [x0]
  403f30:	cmp	x8, #0x0
  403f34:	cset	w0, eq  // eq = none
  403f38:	ret
  403f3c:	str	xzr, [x1, #24]
  403f40:	mov	x8, x0
  403f44:	ldr	x9, [x8], #8
  403f48:	cbz	x9, 403f60 <ferror@plt+0x22e0>
  403f4c:	ldr	x9, [x8]
  403f50:	mov	w0, wzr
  403f54:	str	x1, [x9, #24]!
  403f58:	str	x1, [x8]
  403f5c:	ret
  403f60:	mov	x9, x8
  403f64:	mov	x8, x0
  403f68:	mov	w0, wzr
  403f6c:	str	x1, [x9]
  403f70:	str	x1, [x8]
  403f74:	ret
  403f78:	stp	x29, x30, [sp, #-48]!
  403f7c:	stp	x20, x19, [sp, #32]
  403f80:	mov	x19, x0
  403f84:	mov	w0, #0x20                  	// #32
  403f88:	str	x21, [sp, #16]
  403f8c:	mov	x29, sp
  403f90:	mov	w20, w2
  403f94:	mov	w21, w1
  403f98:	bl	401900 <malloc@plt>
  403f9c:	cbz	x0, 403fcc <ferror@plt+0x234c>
  403fa0:	stp	w20, wzr, [x0, #4]
  403fa4:	str	wzr, [x0, #16]
  403fa8:	str	w21, [x0]
  403fac:	str	xzr, [x0, #24]
  403fb0:	mov	x8, x19
  403fb4:	ldr	x9, [x8], #8
  403fb8:	cbz	x9, 403fd4 <ferror@plt+0x2354>
  403fbc:	ldr	x9, [x8]
  403fc0:	mov	x19, x8
  403fc4:	str	x0, [x9, #24]
  403fc8:	b	403fd8 <ferror@plt+0x2358>
  403fcc:	mov	w8, #0xffffffff            	// #-1
  403fd0:	b	403fe0 <ferror@plt+0x2360>
  403fd4:	str	x0, [x19, #8]
  403fd8:	mov	w8, wzr
  403fdc:	str	x0, [x19]
  403fe0:	ldp	x20, x19, [sp, #32]
  403fe4:	ldr	x21, [sp, #16]
  403fe8:	mov	w0, w8
  403fec:	ldp	x29, x30, [sp], #48
  403ff0:	ret
  403ff4:	cmp	w1, #0x1
  403ff8:	b.eq	404018 <ferror@plt+0x2398>  // b.none
  403ffc:	cbnz	w1, 404038 <ferror@plt+0x23b8>
  404000:	ldr	x8, [x0]
  404004:	cbz	x8, 404040 <ferror@plt+0x23c0>
  404008:	cbz	x2, 404048 <ferror@plt+0x23c8>
  40400c:	mov	w0, #0x1                   	// #1
  404010:	str	x8, [x2]
  404014:	ret
  404018:	cbz	x2, 404038 <ferror@plt+0x23b8>
  40401c:	ldr	x8, [x2]
  404020:	cbz	x8, 404040 <ferror@plt+0x23c0>
  404024:	ldr	x8, [x8, #24]
  404028:	cmp	x8, #0x0
  40402c:	cset	w0, ne  // ne = any
  404030:	str	x8, [x2]
  404034:	ret
  404038:	mov	w0, #0xffffffff            	// #-1
  40403c:	ret
  404040:	mov	w0, wzr
  404044:	ret
  404048:	mov	w0, #0x1                   	// #1
  40404c:	ret
  404050:	stp	x29, x30, [sp, #-16]!
  404054:	ldr	x9, [x0]
  404058:	mov	x29, sp
  40405c:	cmp	x9, x1
  404060:	b.eq	404094 <ferror@plt+0x2414>  // b.none
  404064:	cbz	x9, 4040b0 <ferror@plt+0x2430>
  404068:	mov	x8, x9
  40406c:	ldr	x9, [x9, #24]
  404070:	cmp	x9, x1
  404074:	b.ne	404064 <ferror@plt+0x23e4>  // b.any
  404078:	ldr	x9, [x0, #8]
  40407c:	cmp	x9, x1
  404080:	b.ne	404088 <ferror@plt+0x2408>  // b.any
  404084:	str	x8, [x0, #8]
  404088:	ldr	x9, [x1, #24]
  40408c:	str	x9, [x8, #24]
  404090:	b	40409c <ferror@plt+0x241c>
  404094:	ldr	x8, [x1, #24]
  404098:	str	x8, [x0]
  40409c:	mov	x0, x1
  4040a0:	bl	401b00 <free@plt>
  4040a4:	mov	w0, wzr
  4040a8:	ldp	x29, x30, [sp], #16
  4040ac:	ret
  4040b0:	mov	w0, #0xffffffff            	// #-1
  4040b4:	ldp	x29, x30, [sp], #16
  4040b8:	ret
  4040bc:	cbz	x0, 4040d4 <ferror@plt+0x2454>
  4040c0:	ldr	w8, [x0, #4]
  4040c4:	cmp	w8, w1
  4040c8:	b.eq	4040d8 <ferror@plt+0x2458>  // b.none
  4040cc:	ldr	x0, [x0, #24]
  4040d0:	cbnz	x0, 4040c0 <ferror@plt+0x2440>
  4040d4:	ret
  4040d8:	mov	w0, #0x1                   	// #1
  4040dc:	ret
  4040e0:	sub	sp, sp, #0x130
  4040e4:	stp	x29, x30, [sp, #208]
  4040e8:	add	x29, sp, #0xd0
  4040ec:	stp	x24, x23, [sp, #256]
  4040f0:	stp	x20, x19, [sp, #288]
  4040f4:	mov	x19, x1
  4040f8:	add	x24, sp, #0x30
  4040fc:	movi	v0.2d, #0x0
  404100:	add	x1, sp, #0xc
  404104:	sub	x2, x29, #0x18
  404108:	add	x3, sp, #0x2c
  40410c:	add	x4, sp, #0x28
  404110:	add	x5, sp, #0x24
  404114:	stp	x28, x27, [sp, #224]
  404118:	stp	x26, x25, [sp, #240]
  40411c:	stp	x22, x21, [sp, #272]
  404120:	mov	x20, x0
  404124:	stp	xzr, xzr, [sp, #16]
  404128:	str	wzr, [sp, #12]
  40412c:	stp	q0, q0, [sp, #48]
  404130:	stp	q0, q0, [sp, #80]
  404134:	stp	q0, q0, [sp, #112]
  404138:	stp	q0, q0, [x24, #96]
  40413c:	bl	4037d8 <ferror@plt+0x1b58>
  404140:	adrp	x27, 417000 <ferror@plt+0x15380>
  404144:	tbnz	w0, #31, 404458 <ferror@plt+0x27d8>
  404148:	adrp	x23, 405000 <ferror@plt+0x3380>
  40414c:	adrp	x28, 405000 <ferror@plt+0x3380>
  404150:	mov	w26, wzr
  404154:	mov	w22, wzr
  404158:	mov	w25, wzr
  40415c:	adrp	x21, 417000 <ferror@plt+0x15380>
  404160:	add	x23, x23, #0xe24
  404164:	add	x28, x28, #0xb54
  404168:	cbz	w0, 4044c8 <ferror@plt+0x2848>
  40416c:	ldr	x8, [x24, #136]
  404170:	cbz	x8, 4044ec <ferror@plt+0x286c>
  404174:	bl	403ec8 <ferror@plt+0x2248>
  404178:	str	x0, [sp, #16]
  40417c:	cbz	x0, 40444c <ferror@plt+0x27cc>
  404180:	mov	w1, #0x5                   	// #5
  404184:	mov	w2, #0x8000                	// #32768
  404188:	bl	403f78 <ferror@plt+0x22f8>
  40418c:	cbnz	w0, 40444c <ferror@plt+0x27cc>
  404190:	ldr	x0, [sp, #16]
  404194:	mov	w1, #0x5                   	// #5
  404198:	mov	w2, #0x4000                	// #16384
  40419c:	bl	403f78 <ferror@plt+0x22f8>
  4041a0:	cbnz	w0, 40444c <ferror@plt+0x27cc>
  4041a4:	ldr	x1, [sp, #16]
  4041a8:	add	x4, sp, #0xc
  4041ac:	mov	w3, #0x31                  	// #49
  4041b0:	mov	x0, x20
  4041b4:	mov	w2, wzr
  4041b8:	mov	x5, xzr
  4041bc:	bl	403c10 <ferror@plt+0x1f90>
  4041c0:	cbnz	w0, 404524 <ferror@plt+0x28a4>
  4041c4:	ldr	x1, [x24, #136]
  4041c8:	add	x2, sp, #0x30
  4041cc:	bl	401c10 <__xstat@plt>
  4041d0:	cbz	w0, 4041dc <ferror@plt+0x255c>
  4041d4:	ldr	w8, [x21, #1392]
  4041d8:	cbnz	w8, 4042f8 <ferror@plt+0x2678>
  4041dc:	ldr	x0, [x24, #136]
  4041e0:	add	x1, sp, #0x30
  4041e4:	add	x3, sp, #0x10
  4041e8:	mov	w2, wzr
  4041ec:	str	wzr, [sp, #24]
  4041f0:	bl	402060 <ferror@plt+0x3e0>
  4041f4:	cbz	w0, 404208 <ferror@plt+0x2588>
  4041f8:	mov	w25, #0x1                   	// #1
  4041fc:	ldr	x0, [x24, #136]
  404200:	cbnz	x0, 4042b8 <ferror@plt+0x2638>
  404204:	b	4042c0 <ferror@plt+0x2640>
  404208:	ldp	w10, w8, [sp, #40]
  40420c:	ldp	w9, w11, [sp, #72]
  404210:	ldr	w12, [x21, #1392]
  404214:	cmp	w8, w9
  404218:	mov	w9, #0xffffffff            	// #-1
  40421c:	ccmp	w8, w9, #0x4, ne  // ne = any
  404220:	csinv	w1, w8, wzr, ne  // ne = any
  404224:	cmp	w10, w11
  404228:	ccmp	w10, w9, #0x4, ne  // ne = any
  40422c:	csinv	w2, w10, wzr, ne  // ne = any
  404230:	stp	w1, w2, [sp, #72]
  404234:	cbnz	w12, 40426c <ferror@plt+0x25ec>
  404238:	and	w8, w1, w2
  40423c:	cmn	w8, #0x1
  404240:	b.eq	40426c <ferror@plt+0x25ec>  // b.none
  404244:	ldr	x0, [x24, #136]
  404248:	bl	401c20 <chown@plt>
  40424c:	cbnz	w0, 4043d8 <ferror@plt+0x2758>
  404250:	ldr	w8, [sp, #64]
  404254:	ldr	w9, [sp, #36]
  404258:	and	w8, w8, w9
  40425c:	tst	w8, #0xc00
  404260:	b.eq	40426c <ferror@plt+0x25ec>  // b.none
  404264:	mov	w22, #0x1                   	// #1
  404268:	b	404284 <ferror@plt+0x2604>
  40426c:	cbnz	w22, 404284 <ferror@plt+0x2604>
  404270:	ldr	w8, [sp, #64]
  404274:	ldr	w9, [sp, #36]
  404278:	eor	w8, w9, w8
  40427c:	tst	w8, #0xe00
  404280:	b.eq	4042b0 <ferror@plt+0x2630>  // b.none
  404284:	ldr	w8, [sp, #24]
  404288:	cbnz	w8, 404294 <ferror@plt+0x2614>
  40428c:	ldr	w8, [sp, #64]
  404290:	str	w8, [sp, #24]
  404294:	ldr	w9, [sp, #36]
  404298:	ldr	x0, [x24, #136]
  40429c:	and	w8, w8, #0x1ff
  4042a0:	str	w8, [sp, #24]
  4042a4:	orr	w1, w9, w8
  4042a8:	bl	401920 <chmod@plt>
  4042ac:	cbnz	w0, 40435c <ferror@plt+0x26dc>
  4042b0:	ldr	x0, [x24, #136]
  4042b4:	cbz	x0, 4042c0 <ferror@plt+0x2640>
  4042b8:	bl	401b00 <free@plt>
  4042bc:	str	xzr, [x24, #136]
  4042c0:	ldr	x0, [sp, #16]
  4042c4:	cbz	x0, 4042d0 <ferror@plt+0x2650>
  4042c8:	bl	403ee8 <ferror@plt+0x2268>
  4042cc:	str	xzr, [sp, #16]
  4042d0:	ldr	w26, [sp, #12]
  4042d4:	add	x1, sp, #0xc
  4042d8:	sub	x2, x29, #0x18
  4042dc:	add	x3, sp, #0x2c
  4042e0:	add	x4, sp, #0x28
  4042e4:	add	x5, sp, #0x24
  4042e8:	mov	x0, x20
  4042ec:	bl	4037d8 <ferror@plt+0x1b58>
  4042f0:	tbz	w0, #31, 404168 <ferror@plt+0x24e8>
  4042f4:	b	404458 <ferror@plt+0x27d8>
  4042f8:	adrp	x8, 417000 <ferror@plt+0x15380>
  4042fc:	ldr	x0, [x24, #136]
  404300:	ldr	x26, [x27, #1256]
  404304:	ldr	x25, [x8, #1352]
  404308:	mov	x1, x23
  40430c:	str	w22, [sp, #8]
  404310:	mov	x22, x19
  404314:	mov	x19, x27
  404318:	bl	4052ac <ferror@plt+0x362c>
  40431c:	cbz	x0, 4045dc <ferror@plt+0x295c>
  404320:	mov	x27, x0
  404324:	bl	401bf0 <__errno_location@plt>
  404328:	ldr	w0, [x0]
  40432c:	bl	401a40 <strerror@plt>
  404330:	mov	x4, x0
  404334:	mov	x0, x26
  404338:	mov	x1, x28
  40433c:	mov	x2, x25
  404340:	mov	x3, x27
  404344:	bl	401c40 <fprintf@plt>
  404348:	mov	x27, x19
  40434c:	mov	x19, x22
  404350:	ldr	w22, [sp, #8]
  404354:	mov	w25, #0x1                   	// #1
  404358:	b	4041dc <ferror@plt+0x255c>
  40435c:	ldr	x25, [x27, #1256]
  404360:	adrp	x1, 405000 <ferror@plt+0x3380>
  404364:	mov	w2, #0x5                   	// #5
  404368:	mov	x0, xzr
  40436c:	add	x1, x1, #0xea3
  404370:	bl	401bc0 <dcgettext@plt>
  404374:	adrp	x8, 417000 <ferror@plt+0x15380>
  404378:	ldr	x26, [x8, #1352]
  40437c:	ldr	x8, [x24, #136]
  404380:	mov	x27, x0
  404384:	mov	x1, x23
  404388:	mov	x0, x8
  40438c:	bl	4052ac <ferror@plt+0x362c>
  404390:	cbz	x0, 4045e4 <ferror@plt+0x2964>
  404394:	mov	x28, x0
  404398:	bl	401bf0 <__errno_location@plt>
  40439c:	ldr	w0, [x0]
  4043a0:	bl	401a40 <strerror@plt>
  4043a4:	mov	x4, x0
  4043a8:	mov	x0, x25
  4043ac:	mov	x1, x27
  4043b0:	mov	x2, x26
  4043b4:	mov	x3, x28
  4043b8:	bl	401c40 <fprintf@plt>
  4043bc:	adrp	x28, 405000 <ferror@plt+0x3380>
  4043c0:	mov	w25, #0x1                   	// #1
  4043c4:	adrp	x27, 417000 <ferror@plt+0x15380>
  4043c8:	add	x28, x28, #0xb54
  4043cc:	ldr	x0, [x24, #136]
  4043d0:	cbnz	x0, 4042b8 <ferror@plt+0x2638>
  4043d4:	b	4042c0 <ferror@plt+0x2640>
  4043d8:	ldr	x25, [x27, #1256]
  4043dc:	adrp	x1, 405000 <ferror@plt+0x3380>
  4043e0:	mov	w2, #0x5                   	// #5
  4043e4:	mov	x0, xzr
  4043e8:	add	x1, x1, #0xe7c
  4043ec:	bl	401bc0 <dcgettext@plt>
  4043f0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4043f4:	ldr	x26, [x8, #1352]
  4043f8:	ldr	x8, [x24, #136]
  4043fc:	mov	x27, x0
  404400:	mov	x1, x23
  404404:	mov	x0, x8
  404408:	bl	4052ac <ferror@plt+0x362c>
  40440c:	cbz	x0, 4045e4 <ferror@plt+0x2964>
  404410:	mov	x28, x0
  404414:	bl	401bf0 <__errno_location@plt>
  404418:	ldr	w0, [x0]
  40441c:	bl	401a40 <strerror@plt>
  404420:	mov	x4, x0
  404424:	mov	x0, x25
  404428:	mov	x1, x27
  40442c:	mov	x2, x26
  404430:	mov	x3, x28
  404434:	bl	401c40 <fprintf@plt>
  404438:	adrp	x28, 405000 <ferror@plt+0x3380>
  40443c:	mov	w25, #0x1                   	// #1
  404440:	adrp	x27, 417000 <ferror@plt+0x15380>
  404444:	add	x28, x28, #0xb54
  404448:	b	404250 <ferror@plt+0x25d0>
  40444c:	bl	401bf0 <__errno_location@plt>
  404450:	ldr	w20, [x0]
  404454:	b	40445c <ferror@plt+0x27dc>
  404458:	neg	w20, w0
  40445c:	adrp	x23, 417000 <ferror@plt+0x15380>
  404460:	ldr	x22, [x27, #1256]
  404464:	ldr	x21, [x23, #1352]
  404468:	adrp	x1, 405000 <ferror@plt+0x3380>
  40446c:	add	x1, x1, #0xe24
  404470:	mov	x0, x19
  404474:	bl	4052ac <ferror@plt+0x362c>
  404478:	cbz	x0, 4045f8 <ferror@plt+0x2978>
  40447c:	mov	x19, x0
  404480:	mov	w0, w20
  404484:	bl	401a40 <strerror@plt>
  404488:	adrp	x1, 405000 <ferror@plt+0x3380>
  40448c:	mov	x4, x0
  404490:	add	x1, x1, #0xb54
  404494:	mov	x0, x22
  404498:	mov	x2, x21
  40449c:	mov	x3, x19
  4044a0:	bl	401c40 <fprintf@plt>
  4044a4:	ldr	x0, [x24, #136]
  4044a8:	cbz	x0, 4044b4 <ferror@plt+0x2834>
  4044ac:	bl	401b00 <free@plt>
  4044b0:	str	xzr, [x24, #136]
  4044b4:	ldr	x0, [sp, #16]
  4044b8:	cbz	x0, 4044c4 <ferror@plt+0x2844>
  4044bc:	bl	403ee8 <ferror@plt+0x2268>
  4044c0:	str	xzr, [sp, #16]
  4044c4:	mov	w25, #0x1                   	// #1
  4044c8:	mov	w0, w25
  4044cc:	ldp	x20, x19, [sp, #288]
  4044d0:	ldp	x22, x21, [sp, #272]
  4044d4:	ldp	x24, x23, [sp, #256]
  4044d8:	ldp	x26, x25, [sp, #240]
  4044dc:	ldp	x28, x27, [sp, #224]
  4044e0:	ldp	x29, x30, [sp, #208]
  4044e4:	add	sp, sp, #0x130
  4044e8:	ret
  4044ec:	ldr	x20, [x27, #1256]
  4044f0:	cbnz	x19, 40458c <ferror@plt+0x290c>
  4044f4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4044f8:	add	x1, x1, #0xe27
  4044fc:	mov	w2, #0x5                   	// #5
  404500:	mov	x0, xzr
  404504:	bl	401bc0 <dcgettext@plt>
  404508:	adrp	x8, 417000 <ferror@plt+0x15380>
  40450c:	ldr	x2, [x8, #1352]
  404510:	mov	x1, x0
  404514:	mov	x0, x20
  404518:	mov	w3, w26
  40451c:	bl	401c40 <fprintf@plt>
  404520:	b	4044a4 <ferror@plt+0x2824>
  404524:	ldr	x20, [x27, #1256]
  404528:	adrp	x1, 405000 <ferror@plt+0x3380>
  40452c:	add	x1, x1, #0xe65
  404530:	mov	w2, #0x5                   	// #5
  404534:	mov	x0, xzr
  404538:	bl	401bc0 <dcgettext@plt>
  40453c:	adrp	x23, 417000 <ferror@plt+0x15380>
  404540:	ldr	x21, [x23, #1352]
  404544:	adrp	x1, 405000 <ferror@plt+0x3380>
  404548:	mov	x22, x0
  40454c:	add	x1, x1, #0xe24
  404550:	mov	x0, x19
  404554:	bl	4052ac <ferror@plt+0x362c>
  404558:	cbz	x0, 4045f8 <ferror@plt+0x2978>
  40455c:	mov	x19, x0
  404560:	bl	401bf0 <__errno_location@plt>
  404564:	ldr	w0, [x0]
  404568:	bl	401a40 <strerror@plt>
  40456c:	ldr	w5, [sp, #12]
  404570:	mov	x4, x0
  404574:	mov	x0, x20
  404578:	mov	x1, x22
  40457c:	mov	x2, x21
  404580:	mov	x3, x19
  404584:	bl	401c40 <fprintf@plt>
  404588:	b	4044a4 <ferror@plt+0x2824>
  40458c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404590:	add	x1, x1, #0xdf4
  404594:	mov	w2, #0x5                   	// #5
  404598:	mov	x0, xzr
  40459c:	bl	401bc0 <dcgettext@plt>
  4045a0:	adrp	x23, 417000 <ferror@plt+0x15380>
  4045a4:	ldr	x21, [x23, #1352]
  4045a8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4045ac:	mov	x22, x0
  4045b0:	add	x1, x1, #0xe24
  4045b4:	mov	x0, x19
  4045b8:	bl	4052ac <ferror@plt+0x362c>
  4045bc:	cbz	x0, 4045f8 <ferror@plt+0x2978>
  4045c0:	mov	x3, x0
  4045c4:	mov	x0, x20
  4045c8:	mov	x1, x22
  4045cc:	mov	x2, x21
  4045d0:	mov	w4, w26
  4045d4:	bl	401c40 <fprintf@plt>
  4045d8:	b	4044a4 <ferror@plt+0x2824>
  4045dc:	ldr	x19, [x19, #1256]
  4045e0:	b	4045ec <ferror@plt+0x296c>
  4045e4:	adrp	x8, 417000 <ferror@plt+0x15380>
  4045e8:	ldr	x19, [x8, #1256]
  4045ec:	adrp	x8, 417000 <ferror@plt+0x15380>
  4045f0:	ldr	x20, [x8, #1352]
  4045f4:	b	404600 <ferror@plt+0x2980>
  4045f8:	ldr	x19, [x27, #1256]
  4045fc:	ldr	x20, [x23, #1352]
  404600:	bl	401bf0 <__errno_location@plt>
  404604:	ldr	w0, [x0]
  404608:	bl	401a40 <strerror@plt>
  40460c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404610:	mov	x3, x0
  404614:	add	x1, x1, #0xb58
  404618:	mov	x0, x19
  40461c:	mov	x2, x20
  404620:	bl	401c40 <fprintf@plt>
  404624:	mov	w0, #0x1                   	// #1
  404628:	bl	401850 <exit@plt>
  40462c:	stp	x29, x30, [sp, #-32]!
  404630:	adrp	x1, 405000 <ferror@plt+0x3380>
  404634:	add	x1, x1, #0xec3
  404638:	mov	w2, #0x5                   	// #5
  40463c:	mov	x0, xzr
  404640:	str	x19, [sp, #16]
  404644:	mov	x29, sp
  404648:	bl	401bc0 <dcgettext@plt>
  40464c:	adrp	x19, 417000 <ferror@plt+0x15380>
  404650:	ldr	x1, [x19, #1352]
  404654:	adrp	x2, 405000 <ferror@plt+0x3380>
  404658:	add	x2, x2, #0xeeb
  40465c:	bl	401be0 <printf@plt>
  404660:	adrp	x1, 405000 <ferror@plt+0x3380>
  404664:	add	x1, x1, #0xef2
  404668:	mov	w2, #0x5                   	// #5
  40466c:	mov	x0, xzr
  404670:	bl	401bc0 <dcgettext@plt>
  404674:	adrp	x8, 417000 <ferror@plt+0x15380>
  404678:	ldr	x1, [x19, #1352]
  40467c:	ldr	x2, [x8, #1360]
  404680:	bl	401be0 <printf@plt>
  404684:	adrp	x1, 405000 <ferror@plt+0x3380>
  404688:	add	x1, x1, #0xf00
  40468c:	mov	w2, #0x5                   	// #5
  404690:	mov	x0, xzr
  404694:	bl	401bc0 <dcgettext@plt>
  404698:	bl	401be0 <printf@plt>
  40469c:	adrp	x19, 417000 <ferror@plt+0x15380>
  4046a0:	ldr	w8, [x19, #1372]
  4046a4:	cbnz	w8, 4046c0 <ferror@plt+0x2a40>
  4046a8:	adrp	x1, 406000 <ferror@plt+0x4380>
  4046ac:	add	x1, x1, #0x6d
  4046b0:	mov	w2, #0x5                   	// #5
  4046b4:	mov	x0, xzr
  4046b8:	bl	401bc0 <dcgettext@plt>
  4046bc:	bl	401be0 <printf@plt>
  4046c0:	adrp	x1, 406000 <ferror@plt+0x4380>
  4046c4:	add	x1, x1, #0x139
  4046c8:	mov	w2, #0x5                   	// #5
  4046cc:	mov	x0, xzr
  4046d0:	bl	401bc0 <dcgettext@plt>
  4046d4:	bl	401be0 <printf@plt>
  4046d8:	ldr	w8, [x19, #1372]
  4046dc:	cbnz	w8, 4046f8 <ferror@plt+0x2a78>
  4046e0:	adrp	x1, 406000 <ferror@plt+0x4380>
  4046e4:	add	x1, x1, #0x1be
  4046e8:	mov	w2, #0x5                   	// #5
  4046ec:	mov	x0, xzr
  4046f0:	bl	401bc0 <dcgettext@plt>
  4046f4:	bl	401be0 <printf@plt>
  4046f8:	adrp	x1, 406000 <ferror@plt+0x4380>
  4046fc:	add	x1, x1, #0x2f6
  404700:	mov	w2, #0x5                   	// #5
  404704:	mov	x0, xzr
  404708:	bl	401bc0 <dcgettext@plt>
  40470c:	ldr	x19, [sp, #16]
  404710:	ldp	x29, x30, [sp], #32
  404714:	b	401be0 <printf@plt>
  404718:	str	x1, [sp, #-64]!
  40471c:	adrp	x1, 406000 <ferror@plt+0x4380>
  404720:	add	x1, x1, #0x351
  404724:	stp	x29, x30, [sp, #16]
  404728:	stp	x22, x21, [sp, #32]
  40472c:	stp	x20, x19, [sp, #48]
  404730:	add	x29, sp, #0x10
  404734:	mov	x19, x0
  404738:	bl	401ac0 <strcmp@plt>
  40473c:	cbz	w0, 404768 <ferror@plt+0x2ae8>
  404740:	adrp	x8, 417000 <ferror@plt+0x15380>
  404744:	ldr	w1, [x8, #1192]
  404748:	adrp	x3, 402000 <ferror@plt+0x380>
  40474c:	add	x3, x3, #0x60
  404750:	mov	x4, sp
  404754:	mov	x0, x19
  404758:	mov	w2, wzr
  40475c:	bl	4054b0 <ferror@plt+0x3830>
  404760:	mov	w19, w0
  404764:	b	4047b8 <ferror@plt+0x2b38>
  404768:	adrp	x21, 417000 <ferror@plt+0x15380>
  40476c:	ldr	x0, [x21, #1288]
  404770:	bl	405174 <ferror@plt+0x34f4>
  404774:	cbz	x0, 4047d4 <ferror@plt+0x2b54>
  404778:	adrp	x20, 402000 <ferror@plt+0x380>
  40477c:	adrp	x22, 417000 <ferror@plt+0x15380>
  404780:	add	x20, x20, #0x60
  404784:	ldr	w1, [x22, #1192]
  404788:	mov	x4, sp
  40478c:	mov	w2, wzr
  404790:	mov	x3, x20
  404794:	bl	4054b0 <ferror@plt+0x3830>
  404798:	ldr	x8, [x21, #1288]
  40479c:	mov	w19, w0
  4047a0:	mov	x0, x8
  4047a4:	bl	405174 <ferror@plt+0x34f4>
  4047a8:	cbnz	x0, 404784 <ferror@plt+0x2b04>
  4047ac:	ldr	x0, [x21, #1288]
  4047b0:	bl	401a90 <feof@plt>
  4047b4:	cbz	w0, 4047e4 <ferror@plt+0x2b64>
  4047b8:	cmp	w19, #0x0
  4047bc:	ldp	x20, x19, [sp, #48]
  4047c0:	ldp	x22, x21, [sp, #32]
  4047c4:	ldp	x29, x30, [sp, #16]
  4047c8:	cset	w0, ne  // ne = any
  4047cc:	add	sp, sp, #0x40
  4047d0:	ret
  4047d4:	mov	w19, wzr
  4047d8:	ldr	x0, [x21, #1288]
  4047dc:	bl	401a90 <feof@plt>
  4047e0:	cbnz	w0, 4047b8 <ferror@plt+0x2b38>
  4047e4:	adrp	x8, 417000 <ferror@plt+0x15380>
  4047e8:	ldr	x19, [x8, #1256]
  4047ec:	adrp	x1, 406000 <ferror@plt+0x4380>
  4047f0:	add	x1, x1, #0x353
  4047f4:	mov	w2, #0x5                   	// #5
  4047f8:	mov	x0, xzr
  4047fc:	bl	401bc0 <dcgettext@plt>
  404800:	adrp	x8, 417000 <ferror@plt+0x15380>
  404804:	ldr	x20, [x8, #1352]
  404808:	mov	x21, x0
  40480c:	bl	401bf0 <__errno_location@plt>
  404810:	ldr	w0, [x0]
  404814:	bl	401a40 <strerror@plt>
  404818:	mov	x3, x0
  40481c:	mov	x0, x19
  404820:	mov	x1, x21
  404824:	mov	x2, x20
  404828:	bl	401c40 <fprintf@plt>
  40482c:	mov	w19, #0x1                   	// #1
  404830:	b	4047b8 <ferror@plt+0x2b38>
  404834:	sub	sp, sp, #0x80
  404838:	stp	x29, x30, [sp, #32]
  40483c:	stp	x28, x27, [sp, #48]
  404840:	stp	x26, x25, [sp, #64]
  404844:	stp	x24, x23, [sp, #80]
  404848:	stp	x22, x21, [sp, #96]
  40484c:	stp	x20, x19, [sp, #112]
  404850:	ldr	x8, [x1]
  404854:	mov	w24, w0
  404858:	add	x29, sp, #0x20
  40485c:	mov	x20, x1
  404860:	mov	x0, x8
  404864:	bl	4019d0 <__xpg_basename@plt>
  404868:	adrp	x21, 417000 <ferror@plt+0x15380>
  40486c:	str	x0, [x21, #1352]
  404870:	adrp	x0, 406000 <ferror@plt+0x4380>
  404874:	add	x0, x0, #0x36b
  404878:	bl	401c00 <getenv@plt>
  40487c:	adrp	x9, 417000 <ferror@plt+0x15380>
  404880:	cbz	x0, 404890 <ferror@plt+0x2c10>
  404884:	mov	w8, #0x1                   	// #1
  404888:	str	w8, [x9, #1372]
  40488c:	b	404898 <ferror@plt+0x2c18>
  404890:	ldr	w8, [x9, #1372]
  404894:	cbz	w8, 404e04 <ferror@plt+0x3184>
  404898:	adrp	x1, 406000 <ferror@plt+0x4380>
  40489c:	adrp	x8, 406000 <ferror@plt+0x4380>
  4048a0:	add	x1, x1, #0x3c8
  4048a4:	add	x8, x8, #0x3b7
  4048a8:	adrp	x23, 417000 <ferror@plt+0x15380>
  4048ac:	mov	w2, #0x5                   	// #5
  4048b0:	mov	x0, xzr
  4048b4:	str	x8, [x23, #1384]
  4048b8:	bl	401bc0 <dcgettext@plt>
  4048bc:	adrp	x19, 406000 <ferror@plt+0x4380>
  4048c0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4048c4:	add	x19, x19, #0x2f5
  4048c8:	str	x0, [x8, #1360]
  4048cc:	mov	w0, wzr
  4048d0:	mov	x1, x19
  4048d4:	bl	401c60 <setlocale@plt>
  4048d8:	mov	w0, #0x5                   	// #5
  4048dc:	mov	x1, x19
  4048e0:	bl	401c60 <setlocale@plt>
  4048e4:	adrp	x19, 406000 <ferror@plt+0x4380>
  4048e8:	add	x19, x19, #0x3ec
  4048ec:	adrp	x1, 406000 <ferror@plt+0x4380>
  4048f0:	add	x1, x1, #0x3f0
  4048f4:	mov	x0, x19
  4048f8:	bl	401950 <bindtextdomain@plt>
  4048fc:	mov	x0, x19
  404900:	bl	401aa0 <textdomain@plt>
  404904:	bl	403ec8 <ferror@plt+0x2248>
  404908:	cbz	x0, 404e5c <ferror@plt+0x31dc>
  40490c:	ldr	x2, [x23, #1384]
  404910:	adrp	x3, 417000 <ferror@plt+0x15380>
  404914:	mov	x27, x0
  404918:	add	x3, x3, #0x248
  40491c:	mov	w0, w24
  404920:	mov	x1, x20
  404924:	mov	x4, xzr
  404928:	bl	401ab0 <getopt_long@plt>
  40492c:	cmn	w0, #0x1
  404930:	b.eq	404944 <ferror@plt+0x2cc4>  // b.none
  404934:	mov	w26, w0
  404938:	mov	w22, wzr
  40493c:	str	wzr, [sp, #12]
  404940:	b	4049d8 <ferror@plt+0x2d58>
  404944:	mov	w22, wzr
  404948:	str	wzr, [sp, #12]
  40494c:	adrp	x21, 417000 <ferror@plt+0x15380>
  404950:	ldr	w8, [x21, #1272]
  404954:	str	x27, [sp, #16]
  404958:	cmp	w8, w24
  40495c:	b.ge	404dfc <ferror@plt+0x317c>  // b.tcont
  404960:	cbz	x27, 405014 <ferror@plt+0x3394>
  404964:	mov	x0, x27
  404968:	bl	403f2c <ferror@plt+0x22ac>
  40496c:	cbnz	w0, 405018 <ferror@plt+0x3398>
  404970:	ldrsw	x8, [x21, #1272]
  404974:	mov	x1, x27
  404978:	add	w9, w8, #0x1
  40497c:	str	w9, [x21, #1272]
  404980:	ldr	x0, [x20, x8, lsl #3]
  404984:	bl	404718 <ferror@plt+0x2a98>
  404988:	ldr	w8, [x21, #1272]
  40498c:	cmp	w8, w24
  404990:	b.lt	404964 <ferror@plt+0x2ce4>  // b.tstop
  404994:	str	w0, [sp, #12]
  404998:	ldr	x0, [sp, #16]
  40499c:	cbnz	x0, 405088 <ferror@plt+0x3408>
  4049a0:	b	40508c <ferror@plt+0x340c>
  4049a4:	mov	x0, x27
  4049a8:	mov	x1, x21
  4049ac:	bl	404050 <ferror@plt+0x23d0>
  4049b0:	ldr	x2, [x23, #1384]
  4049b4:	adrp	x3, 417000 <ferror@plt+0x15380>
  4049b8:	mov	w0, w24
  4049bc:	mov	x1, x20
  4049c0:	add	x3, x3, #0x248
  4049c4:	mov	x4, xzr
  4049c8:	bl	401ab0 <getopt_long@plt>
  4049cc:	mov	w26, w0
  4049d0:	cmn	w0, #0x1
  4049d4:	b.eq	40494c <ferror@plt+0x2ccc>  // b.none
  4049d8:	cbz	w22, 4049fc <ferror@plt+0x2d7c>
  4049dc:	cmp	w26, #0x1
  4049e0:	b.eq	4049fc <ferror@plt+0x2d7c>  // b.none
  4049e4:	mov	x0, x27
  4049e8:	bl	403ee8 <ferror@plt+0x2268>
  4049ec:	bl	403ec8 <ferror@plt+0x2248>
  4049f0:	cbz	x0, 404e50 <ferror@plt+0x31d0>
  4049f4:	mov	x27, x0
  4049f8:	mov	w22, wzr
  4049fc:	sub	w8, w26, #0x1
  404a00:	cmp	w8, #0x77
  404a04:	str	x27, [sp, #16]
  404a08:	b.hi	405018 <ferror@plt+0x3398>  // b.pmore
  404a0c:	adrp	x11, 405000 <ferror@plt+0x3380>
  404a10:	add	x11, x11, #0xc7a
  404a14:	adr	x9, 404a4c <ferror@plt+0x2dcc>
  404a18:	ldrh	w10, [x11, x8, lsl #1]
  404a1c:	add	x9, x9, x10, lsl #2
  404a20:	mov	x19, x23
  404a24:	mov	x23, x20
  404a28:	mov	w20, w24
  404a2c:	mov	w3, wzr
  404a30:	mov	x27, xzr
  404a34:	mov	x24, xzr
  404a38:	mov	w25, wzr
  404a3c:	mov	x21, xzr
  404a40:	mov	x28, xzr
  404a44:	mov	w8, #0x1                   	// #1
  404a48:	br	x9
  404a4c:	ldr	x27, [sp, #16]
  404a50:	mov	x0, x27
  404a54:	bl	403f2c <ferror@plt+0x22ac>
  404a58:	cbnz	w0, 405018 <ferror@plt+0x3398>
  404a5c:	adrp	x8, 417000 <ferror@plt+0x15380>
  404a60:	ldr	x0, [x8, #1264]
  404a64:	mov	x1, x27
  404a68:	bl	404718 <ferror@plt+0x2a98>
  404a6c:	str	w0, [sp, #12]
  404a70:	b	404de8 <ferror@plt+0x3168>
  404a74:	adrp	x8, 417000 <ferror@plt+0x15380>
  404a78:	mov	w9, #0xffffffff            	// #-1
  404a7c:	str	w9, [x8, #1380]
  404a80:	b	404c94 <ferror@plt+0x3014>
  404a84:	ldr	x21, [sp, #16]
  404a88:	mov	w1, #0x5                   	// #5
  404a8c:	mov	w2, #0x8000                	// #32768
  404a90:	mov	x0, x21
  404a94:	bl	403f78 <ferror@plt+0x22f8>
  404a98:	cbnz	w0, 404e54 <ferror@plt+0x31d4>
  404a9c:	ldr	x28, [x21, #8]
  404aa0:	mov	w1, #0x5                   	// #5
  404aa4:	mov	w2, #0x4000                	// #16384
  404aa8:	mov	x0, x21
  404aac:	bl	403f78 <ferror@plt+0x22f8>
  404ab0:	cbnz	w0, 404e54 <ferror@plt+0x31d4>
  404ab4:	ldr	x21, [x21, #8]
  404ab8:	mov	w25, wzr
  404abc:	mov	w8, #0x1                   	// #1
  404ac0:	b	404b98 <ferror@plt+0x2f18>
  404ac4:	adrp	x8, 417000 <ferror@plt+0x15380>
  404ac8:	mov	w9, #0x1                   	// #1
  404acc:	str	w9, [x8, #1368]
  404ad0:	b	404c94 <ferror@plt+0x3014>
  404ad4:	ldr	x27, [sp, #16]
  404ad8:	mov	w1, #0x4                   	// #4
  404adc:	mov	w2, #0x8000                	// #32768
  404ae0:	mov	x0, x27
  404ae4:	bl	403f78 <ferror@plt+0x22f8>
  404ae8:	cbz	w0, 404c64 <ferror@plt+0x2fe4>
  404aec:	b	404e54 <ferror@plt+0x31d4>
  404af0:	adrp	x9, 417000 <ferror@plt+0x15380>
  404af4:	ldr	w8, [x9, #1192]
  404af8:	orr	w8, w8, #0x1
  404afc:	b	404b70 <ferror@plt+0x2ef0>
  404b00:	adrp	x9, 417000 <ferror@plt+0x15380>
  404b04:	ldr	w8, [x9, #1192]
  404b08:	and	w8, w8, #0xfffffff1
  404b0c:	orr	w8, w8, #0xc
  404b10:	b	404b70 <ferror@plt+0x2ef0>
  404b14:	adrp	x8, 417000 <ferror@plt+0x15380>
  404b18:	ldr	x22, [x8, #1264]
  404b1c:	adrp	x1, 406000 <ferror@plt+0x4380>
  404b20:	add	x1, x1, #0x351
  404b24:	mov	x0, x22
  404b28:	bl	401ac0 <strcmp@plt>
  404b2c:	cbz	w0, 404da8 <ferror@plt+0x3128>
  404b30:	adrp	x1, 405000 <ferror@plt+0x3380>
  404b34:	mov	x0, x22
  404b38:	add	x1, x1, #0xc5d
  404b3c:	bl	4018f0 <fopen@plt>
  404b40:	ldr	x27, [sp, #16]
  404b44:	adrp	x21, 417000 <ferror@plt+0x15380>
  404b48:	cbz	x0, 404f84 <ferror@plt+0x3304>
  404b4c:	adrp	x9, 417000 <ferror@plt+0x15380>
  404b50:	ldr	x8, [x21, #1288]
  404b54:	ldr	x22, [x9, #1264]
  404b58:	mov	x24, x0
  404b5c:	b	404db8 <ferror@plt+0x3138>
  404b60:	adrp	x9, 417000 <ferror@plt+0x15380>
  404b64:	ldr	w8, [x9, #1192]
  404b68:	and	w8, w8, #0xffffffe1
  404b6c:	orr	w8, w8, #0x2
  404b70:	str	w8, [x9, #1192]
  404b74:	b	404c94 <ferror@plt+0x3014>
  404b78:	adrp	x8, 417000 <ferror@plt+0x15380>
  404b7c:	ldr	w8, [x8, #1372]
  404b80:	mov	x21, xzr
  404b84:	mov	x28, xzr
  404b88:	mov	w25, #0x3                   	// #3
  404b8c:	cmp	w8, #0x0
  404b90:	mov	w8, #0x2                   	// #2
  404b94:	cinc	w8, w8, ne  // ne = any
  404b98:	adrp	x9, 417000 <ferror@plt+0x15380>
  404b9c:	ldr	w9, [x9, #1372]
  404ba0:	adrp	x11, 417000 <ferror@plt+0x15380>
  404ba4:	ldr	w11, [x11, #1368]
  404ba8:	adrp	x12, 417000 <ferror@plt+0x15380>
  404bac:	ldr	x26, [x12, #1264]
  404bb0:	orr	w10, w8, #0x20
  404bb4:	cmp	w9, #0x0
  404bb8:	csel	w8, w10, w8, eq  // eq = none
  404bbc:	orr	w9, w8, #0x40
  404bc0:	cmp	w11, #0x0
  404bc4:	adrp	x1, 406000 <ferror@plt+0x4380>
  404bc8:	csel	w8, w8, w9, eq  // eq = none
  404bcc:	mov	x0, x26
  404bd0:	add	x1, x1, #0x351
  404bd4:	str	w8, [sp, #8]
  404bd8:	bl	401ac0 <strcmp@plt>
  404bdc:	cbz	w0, 404c04 <ferror@plt+0x2f84>
  404be0:	adrp	x1, 405000 <ferror@plt+0x3380>
  404be4:	mov	x0, x26
  404be8:	add	x1, x1, #0xc5d
  404bec:	bl	4018f0 <fopen@plt>
  404bf0:	ldr	x27, [sp, #16]
  404bf4:	mov	x26, x0
  404bf8:	adrp	x24, 417000 <ferror@plt+0x15380>
  404bfc:	cbnz	x0, 404c10 <ferror@plt+0x2f90>
  404c00:	b	404f84 <ferror@plt+0x3304>
  404c04:	adrp	x24, 417000 <ferror@plt+0x15380>
  404c08:	ldr	x26, [x24, #1288]
  404c0c:	ldr	x27, [sp, #16]
  404c10:	ldr	w3, [sp, #8]
  404c14:	sub	x4, x29, #0x8
  404c18:	mov	x0, x26
  404c1c:	mov	x1, x27
  404c20:	mov	w2, w25
  404c24:	mov	x5, xzr
  404c28:	stur	wzr, [x29, #-8]
  404c2c:	bl	403c10 <ferror@plt+0x1f90>
  404c30:	ldr	x8, [x24, #1288]
  404c34:	mov	w24, w0
  404c38:	cmp	x26, x8
  404c3c:	b.eq	404c48 <ferror@plt+0x2fc8>  // b.none
  404c40:	mov	x0, x26
  404c44:	bl	4018e0 <fclose@plt>
  404c48:	cbz	w24, 404d4c <ferror@plt+0x30cc>
  404c4c:	b	404f0c <ferror@plt+0x328c>
  404c50:	mov	w8, #0x1                   	// #1
  404c54:	adrp	x9, 417000 <ferror@plt+0x15380>
  404c58:	str	w8, [x9, #1380]
  404c5c:	b	404c94 <ferror@plt+0x3014>
  404c60:	ldr	x27, [sp, #16]
  404c64:	mov	w1, #0x5                   	// #5
  404c68:	mov	w2, #0x4000                	// #16384
  404c6c:	mov	x0, x27
  404c70:	bl	403f78 <ferror@plt+0x22f8>
  404c74:	mov	w24, w20
  404c78:	mov	x20, x23
  404c7c:	mov	x23, x19
  404c80:	cbz	w0, 4049b0 <ferror@plt+0x2d30>
  404c84:	b	404e54 <ferror@plt+0x31d4>
  404c88:	mov	w8, #0x1                   	// #1
  404c8c:	adrp	x9, 417000 <ferror@plt+0x15380>
  404c90:	str	w8, [x9, #1392]
  404c94:	ldr	x27, [sp, #16]
  404c98:	b	404dec <ferror@plt+0x316c>
  404c9c:	ldr	x21, [sp, #16]
  404ca0:	mov	w1, #0x5                   	// #5
  404ca4:	mov	w2, #0x8000                	// #32768
  404ca8:	mov	x0, x21
  404cac:	bl	403f78 <ferror@plt+0x22f8>
  404cb0:	cbnz	w0, 404e54 <ferror@plt+0x31d4>
  404cb4:	ldr	x24, [x21, #8]
  404cb8:	mov	w1, #0x5                   	// #5
  404cbc:	mov	w2, #0x4000                	// #16384
  404cc0:	mov	x0, x21
  404cc4:	bl	403f78 <ferror@plt+0x22f8>
  404cc8:	cbnz	w0, 404e54 <ferror@plt+0x31d4>
  404ccc:	ldr	x27, [x21, #8]
  404cd0:	mov	w3, wzr
  404cd4:	mov	w8, #0x1                   	// #1
  404cd8:	b	404cfc <ferror@plt+0x307c>
  404cdc:	adrp	x8, 417000 <ferror@plt+0x15380>
  404ce0:	ldr	w8, [x8, #1372]
  404ce4:	mov	x27, xzr
  404ce8:	mov	x24, xzr
  404cec:	mov	w3, #0x3                   	// #3
  404cf0:	cmp	w8, #0x0
  404cf4:	mov	w8, #0x2                   	// #2
  404cf8:	cinc	w8, w8, ne  // ne = any
  404cfc:	adrp	x9, 417000 <ferror@plt+0x15380>
  404d00:	ldr	w9, [x9, #1372]
  404d04:	adrp	x11, 417000 <ferror@plt+0x15380>
  404d08:	ldr	w11, [x11, #1368]
  404d0c:	adrp	x12, 417000 <ferror@plt+0x15380>
  404d10:	ldr	x25, [sp, #16]
  404d14:	orr	w10, w8, #0x20
  404d18:	ldr	x1, [x12, #1264]
  404d1c:	cmp	w9, #0x0
  404d20:	csel	w8, w10, w8, eq  // eq = none
  404d24:	orr	w9, w8, #0x40
  404d28:	cmp	w11, #0x0
  404d2c:	csel	w4, w8, w9, eq  // eq = none
  404d30:	sub	x2, x29, #0x4
  404d34:	mov	x0, x25
  404d38:	bl	4036ac <ferror@plt+0x1a2c>
  404d3c:	mov	x21, x27
  404d40:	mov	x27, x25
  404d44:	mov	x28, x24
  404d48:	cbnz	w0, 404e98 <ferror@plt+0x3218>
  404d4c:	mov	w24, w20
  404d50:	mov	x20, x23
  404d54:	mov	x23, x19
  404d58:	cbz	x28, 404d84 <ferror@plt+0x3104>
  404d5c:	ldr	x8, [x28, #24]
  404d60:	cbz	x8, 404d78 <ferror@plt+0x30f8>
  404d64:	ldr	w9, [x8, #4]
  404d68:	cmp	w9, #0x8, lsl #12
  404d6c:	b.eq	404d84 <ferror@plt+0x3104>  // b.none
  404d70:	ldr	x8, [x8, #24]
  404d74:	cbnz	x8, 404d64 <ferror@plt+0x30e4>
  404d78:	mov	x0, x27
  404d7c:	mov	x1, x28
  404d80:	bl	404050 <ferror@plt+0x23d0>
  404d84:	cbz	x21, 4049b0 <ferror@plt+0x2d30>
  404d88:	ldr	x8, [x21, #24]
  404d8c:	cbz	x8, 4049a4 <ferror@plt+0x2d24>
  404d90:	ldr	w9, [x8, #4]
  404d94:	cmp	w9, #0x4, lsl #12
  404d98:	b.eq	4049b0 <ferror@plt+0x2d30>  // b.none
  404d9c:	ldr	x8, [x8, #24]
  404da0:	cbnz	x8, 404d90 <ferror@plt+0x3110>
  404da4:	b	4049a4 <ferror@plt+0x2d24>
  404da8:	adrp	x21, 417000 <ferror@plt+0x15380>
  404dac:	ldr	x8, [x21, #1288]
  404db0:	ldr	x27, [sp, #16]
  404db4:	mov	x24, x8
  404db8:	cmp	x24, x8
  404dbc:	csel	x1, xzr, x22, eq  // eq = none
  404dc0:	mov	x0, x24
  404dc4:	bl	4040e0 <ferror@plt+0x2460>
  404dc8:	ldr	x8, [x21, #1288]
  404dcc:	mov	w21, w0
  404dd0:	cmp	x24, x8
  404dd4:	b.eq	404de0 <ferror@plt+0x3160>  // b.none
  404dd8:	mov	x0, x24
  404ddc:	bl	4018e0 <fclose@plt>
  404de0:	cbnz	w21, 405120 <ferror@plt+0x34a0>
  404de4:	str	wzr, [sp, #12]
  404de8:	mov	w22, #0x1                   	// #1
  404dec:	mov	w24, w20
  404df0:	mov	x20, x23
  404df4:	mov	x23, x19
  404df8:	b	4049b0 <ferror@plt+0x2d30>
  404dfc:	cbnz	w22, 405080 <ferror@plt+0x3400>
  404e00:	b	405018 <ferror@plt+0x3398>
  404e04:	adrp	x1, 406000 <ferror@plt+0x4380>
  404e08:	adrp	x8, 406000 <ferror@plt+0x4380>
  404e0c:	add	x1, x1, #0x38f
  404e10:	add	x8, x8, #0x37b
  404e14:	b	4048a8 <ferror@plt+0x2c28>
  404e18:	adrp	x8, 417000 <ferror@plt+0x15380>
  404e1c:	ldr	x1, [x8, #1352]
  404e20:	adrp	x0, 406000 <ferror@plt+0x4380>
  404e24:	add	x0, x0, #0x486
  404e28:	bl	401be0 <printf@plt>
  404e2c:	str	wzr, [sp, #12]
  404e30:	ldr	x0, [sp, #16]
  404e34:	cbnz	x0, 405088 <ferror@plt+0x3408>
  404e38:	b	40508c <ferror@plt+0x340c>
  404e3c:	bl	40462c <ferror@plt+0x29ac>
  404e40:	str	wzr, [sp, #12]
  404e44:	ldr	x0, [sp, #16]
  404e48:	cbnz	x0, 405088 <ferror@plt+0x3408>
  404e4c:	b	40508c <ferror@plt+0x340c>
  404e50:	str	xzr, [sp, #16]
  404e54:	adrp	x21, 417000 <ferror@plt+0x15380>
  404e58:	b	404e60 <ferror@plt+0x31e0>
  404e5c:	str	xzr, [sp, #16]
  404e60:	adrp	x8, 417000 <ferror@plt+0x15380>
  404e64:	ldr	x20, [x8, #1256]
  404e68:	ldr	x21, [x21, #1352]
  404e6c:	bl	401bf0 <__errno_location@plt>
  404e70:	ldr	w0, [x0]
  404e74:	bl	401a40 <strerror@plt>
  404e78:	adrp	x1, 405000 <ferror@plt+0x3380>
  404e7c:	mov	x3, x0
  404e80:	add	x1, x1, #0xb58
  404e84:	mov	x0, x20
  404e88:	mov	x2, x21
  404e8c:	bl	401c40 <fprintf@plt>
  404e90:	mov	w8, #0x1                   	// #1
  404e94:	b	40507c <ferror@plt+0x33fc>
  404e98:	ldur	w20, [x29, #-4]
  404e9c:	tbnz	w20, #31, 404fdc <ferror@plt+0x335c>
  404ea0:	adrp	x8, 417000 <ferror@plt+0x15380>
  404ea4:	ldr	x0, [x8, #1264]
  404ea8:	bl	401840 <strlen@plt>
  404eac:	cmp	x0, x20
  404eb0:	b.ls	404fdc <ferror@plt+0x335c>  // b.plast
  404eb4:	adrp	x8, 417000 <ferror@plt+0x15380>
  404eb8:	ldr	x20, [x8, #1256]
  404ebc:	adrp	x1, 406000 <ferror@plt+0x4380>
  404ec0:	add	x1, x1, #0x41d
  404ec4:	mov	w2, #0x5                   	// #5
  404ec8:	mov	x0, xzr
  404ecc:	bl	401bc0 <dcgettext@plt>
  404ed0:	adrp	x8, 417000 <ferror@plt+0x15380>
  404ed4:	ldr	x21, [x8, #1352]
  404ed8:	mov	x22, x0
  404edc:	bl	401bf0 <__errno_location@plt>
  404ee0:	ldr	w0, [x0]
  404ee4:	bl	401a40 <strerror@plt>
  404ee8:	ldur	w8, [x29, #-4]
  404eec:	mov	x4, x0
  404ef0:	mov	x0, x20
  404ef4:	mov	x1, x22
  404ef8:	add	w5, w8, #0x1
  404efc:	mov	x2, x21
  404f00:	mov	w3, w26
  404f04:	bl	401c40 <fprintf@plt>
  404f08:	b	405078 <ferror@plt+0x33f8>
  404f0c:	bl	401bf0 <__errno_location@plt>
  404f10:	ldr	w8, [x0]
  404f14:	mov	x21, x0
  404f18:	cbnz	w8, 404f24 <ferror@plt+0x32a4>
  404f1c:	mov	w8, #0x16                  	// #22
  404f20:	str	w8, [x21]
  404f24:	adrp	x8, 417000 <ferror@plt+0x15380>
  404f28:	ldr	x8, [x8, #1288]
  404f2c:	adrp	x27, 417000 <ferror@plt+0x15380>
  404f30:	ldr	x20, [x27, #1256]
  404f34:	adrp	x22, 417000 <ferror@plt+0x15380>
  404f38:	cmp	x26, x8
  404f3c:	b.ne	4050b0 <ferror@plt+0x3430>  // b.any
  404f40:	adrp	x1, 406000 <ferror@plt+0x4380>
  404f44:	add	x1, x1, #0x461
  404f48:	mov	w2, #0x5                   	// #5
  404f4c:	mov	x0, xzr
  404f50:	bl	401bc0 <dcgettext@plt>
  404f54:	ldr	w8, [x21]
  404f58:	ldr	x22, [x22, #1352]
  404f5c:	mov	x21, x0
  404f60:	mov	w0, w8
  404f64:	bl	401a40 <strerror@plt>
  404f68:	ldur	w4, [x29, #-8]
  404f6c:	mov	x3, x0
  404f70:	mov	x0, x20
  404f74:	mov	x1, x21
  404f78:	mov	x2, x22
  404f7c:	bl	401c40 <fprintf@plt>
  404f80:	b	405078 <ferror@plt+0x33f8>
  404f84:	adrp	x8, 417000 <ferror@plt+0x15380>
  404f88:	adrp	x23, 417000 <ferror@plt+0x15380>
  404f8c:	adrp	x24, 417000 <ferror@plt+0x15380>
  404f90:	ldr	x0, [x8, #1264]
  404f94:	ldr	x20, [x24, #1352]
  404f98:	ldr	x21, [x23, #1256]
  404f9c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404fa0:	add	x1, x1, #0xe24
  404fa4:	bl	4052ac <ferror@plt+0x362c>
  404fa8:	cbz	x0, 405130 <ferror@plt+0x34b0>
  404fac:	mov	x22, x0
  404fb0:	bl	401bf0 <__errno_location@plt>
  404fb4:	ldr	w0, [x0]
  404fb8:	bl	401a40 <strerror@plt>
  404fbc:	adrp	x1, 405000 <ferror@plt+0x3380>
  404fc0:	mov	x4, x0
  404fc4:	add	x1, x1, #0xb54
  404fc8:	mov	x0, x21
  404fcc:	mov	x2, x20
  404fd0:	mov	x3, x22
  404fd4:	bl	401c40 <fprintf@plt>
  404fd8:	b	405078 <ferror@plt+0x33f8>
  404fdc:	adrp	x8, 417000 <ferror@plt+0x15380>
  404fe0:	ldr	x20, [x8, #1256]
  404fe4:	adrp	x1, 406000 <ferror@plt+0x4380>
  404fe8:	add	x1, x1, #0x402
  404fec:	mov	w2, #0x5                   	// #5
  404ff0:	mov	x0, xzr
  404ff4:	bl	401bc0 <dcgettext@plt>
  404ff8:	adrp	x8, 417000 <ferror@plt+0x15380>
  404ffc:	ldr	x2, [x8, #1352]
  405000:	mov	x1, x0
  405004:	mov	x0, x20
  405008:	mov	w3, w26
  40500c:	bl	401c40 <fprintf@plt>
  405010:	b	405078 <ferror@plt+0x33f8>
  405014:	str	xzr, [sp, #16]
  405018:	adrp	x21, 417000 <ferror@plt+0x15380>
  40501c:	ldr	x20, [x21, #1256]
  405020:	adrp	x1, 405000 <ferror@plt+0x3380>
  405024:	add	x1, x1, #0xef2
  405028:	mov	w2, #0x5                   	// #5
  40502c:	mov	x0, xzr
  405030:	bl	401bc0 <dcgettext@plt>
  405034:	adrp	x22, 417000 <ferror@plt+0x15380>
  405038:	adrp	x8, 417000 <ferror@plt+0x15380>
  40503c:	ldr	x2, [x22, #1352]
  405040:	ldr	x3, [x8, #1360]
  405044:	mov	x1, x0
  405048:	mov	x0, x20
  40504c:	bl	401c40 <fprintf@plt>
  405050:	ldr	x20, [x21, #1256]
  405054:	adrp	x1, 406000 <ferror@plt+0x4380>
  405058:	add	x1, x1, #0x491
  40505c:	mov	w2, #0x5                   	// #5
  405060:	mov	x0, xzr
  405064:	bl	401bc0 <dcgettext@plt>
  405068:	ldr	x2, [x22, #1352]
  40506c:	mov	x1, x0
  405070:	mov	x0, x20
  405074:	bl	401c40 <fprintf@plt>
  405078:	mov	w8, #0x2                   	// #2
  40507c:	str	w8, [sp, #12]
  405080:	ldr	x0, [sp, #16]
  405084:	cbz	x0, 40508c <ferror@plt+0x340c>
  405088:	bl	403ee8 <ferror@plt+0x2268>
  40508c:	ldr	w0, [sp, #12]
  405090:	ldp	x20, x19, [sp, #112]
  405094:	ldp	x22, x21, [sp, #96]
  405098:	ldp	x24, x23, [sp, #80]
  40509c:	ldp	x26, x25, [sp, #64]
  4050a0:	ldp	x28, x27, [sp, #48]
  4050a4:	ldp	x29, x30, [sp, #32]
  4050a8:	add	sp, sp, #0x80
  4050ac:	ret
  4050b0:	adrp	x1, 406000 <ferror@plt+0x4380>
  4050b4:	add	x1, x1, #0x443
  4050b8:	mov	w2, #0x5                   	// #5
  4050bc:	mov	x0, xzr
  4050c0:	bl	401bc0 <dcgettext@plt>
  4050c4:	ldr	w8, [x21]
  4050c8:	mov	x26, x22
  4050cc:	ldr	x22, [x22, #1352]
  4050d0:	mov	x23, x0
  4050d4:	mov	w0, w8
  4050d8:	bl	401a40 <strerror@plt>
  4050dc:	adrp	x8, 417000 <ferror@plt+0x15380>
  4050e0:	ldr	x8, [x8, #1264]
  4050e4:	ldur	w24, [x29, #-8]
  4050e8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4050ec:	mov	x25, x0
  4050f0:	add	x1, x1, #0xe24
  4050f4:	mov	x0, x8
  4050f8:	bl	4052ac <ferror@plt+0x362c>
  4050fc:	cbz	x0, 405144 <ferror@plt+0x34c4>
  405100:	mov	x5, x0
  405104:	mov	x0, x20
  405108:	mov	x1, x23
  40510c:	mov	x2, x22
  405110:	mov	x3, x25
  405114:	mov	w4, w24
  405118:	bl	401c40 <fprintf@plt>
  40511c:	b	405078 <ferror@plt+0x33f8>
  405120:	str	w21, [sp, #12]
  405124:	ldr	x0, [sp, #16]
  405128:	cbnz	x0, 405088 <ferror@plt+0x3408>
  40512c:	b	40508c <ferror@plt+0x340c>
  405130:	ldr	x19, [x23, #1256]
  405134:	ldr	x20, [x24, #1352]
  405138:	bl	401bf0 <__errno_location@plt>
  40513c:	ldr	w0, [x0]
  405140:	b	405150 <ferror@plt+0x34d0>
  405144:	ldr	x19, [x27, #1256]
  405148:	ldr	x20, [x26, #1352]
  40514c:	ldr	w0, [x21]
  405150:	bl	401a40 <strerror@plt>
  405154:	adrp	x1, 405000 <ferror@plt+0x3380>
  405158:	mov	x3, x0
  40515c:	add	x1, x1, #0xb58
  405160:	mov	x0, x19
  405164:	mov	x2, x20
  405168:	bl	401c40 <fprintf@plt>
  40516c:	mov	w0, #0x1                   	// #1
  405170:	bl	401850 <exit@plt>
  405174:	stp	x29, x30, [sp, #-64]!
  405178:	str	x23, [sp, #16]
  40517c:	adrp	x23, 417000 <ferror@plt+0x15380>
  405180:	stp	x22, x21, [sp, #32]
  405184:	ldr	x21, [x23, #1304]
  405188:	stp	x20, x19, [sp, #48]
  40518c:	mov	x19, x0
  405190:	mov	x29, sp
  405194:	cbz	x21, 405268 <ferror@plt+0x35e8>
  405198:	adrp	x8, 417000 <ferror@plt+0x15380>
  40519c:	ldr	w1, [x8, #1312]
  4051a0:	mov	x0, x21
  4051a4:	mov	x2, x19
  4051a8:	bl	401c50 <fgets@plt>
  4051ac:	cbz	x0, 405290 <ferror@plt+0x3610>
  4051b0:	adrp	x20, 417000 <ferror@plt+0x15380>
  4051b4:	add	x20, x20, #0x518
  4051b8:	mov	x0, x21
  4051bc:	bl	401840 <strlen@plt>
  4051c0:	ldr	x9, [x23, #1304]
  4051c4:	add	x8, x21, x0
  4051c8:	cmp	x8, x9
  4051cc:	b.ls	40520c <ferror@plt+0x358c>  // b.plast
  4051d0:	mov	w21, wzr
  4051d4:	mov	x9, x8
  4051d8:	b	4051f4 <ferror@plt+0x3574>
  4051dc:	sturb	wzr, [x8, #-1]
  4051e0:	ldr	x8, [x23, #1304]
  4051e4:	mov	w21, #0x1                   	// #1
  4051e8:	cmp	x9, x8
  4051ec:	mov	x8, x9
  4051f0:	b.ls	405210 <ferror@plt+0x3590>  // b.plast
  4051f4:	ldrb	w10, [x9, #-1]!
  4051f8:	cmp	w10, #0xd
  4051fc:	b.eq	4051dc <ferror@plt+0x355c>  // b.none
  405200:	cmp	w10, #0xa
  405204:	b.eq	4051dc <ferror@plt+0x355c>  // b.none
  405208:	b	405210 <ferror@plt+0x3590>
  40520c:	mov	w21, wzr
  405210:	mov	x0, x19
  405214:	bl	401a90 <feof@plt>
  405218:	orr	w8, w0, w21
  40521c:	cbnz	w8, 40528c <ferror@plt+0x360c>
  405220:	mov	x1, x20
  405224:	ldr	x8, [x1, #8]!
  405228:	mov	x0, x20
  40522c:	lsl	x2, x8, #1
  405230:	bl	405a00 <ferror@plt+0x3d80>
  405234:	cbnz	w0, 405284 <ferror@plt+0x3604>
  405238:	ldr	x22, [x20]
  40523c:	mov	x0, x22
  405240:	bl	401840 <strlen@plt>
  405244:	ldr	w8, [x20, #8]
  405248:	add	x21, x22, x0
  40524c:	mov	x0, x21
  405250:	mov	x2, x19
  405254:	sub	w8, w8, w21
  405258:	add	w1, w8, w22
  40525c:	bl	401c50 <fgets@plt>
  405260:	cbnz	x0, 4051b8 <ferror@plt+0x3538>
  405264:	b	405290 <ferror@plt+0x3610>
  405268:	bl	401a10 <getpagesize@plt>
  40526c:	sxtw	x2, w0
  405270:	adrp	x0, 417000 <ferror@plt+0x15380>
  405274:	add	x0, x0, #0x518
  405278:	add	x1, x0, #0x8
  40527c:	bl	405a00 <ferror@plt+0x3d80>
  405280:	cbz	w0, 4052a4 <ferror@plt+0x3624>
  405284:	mov	x0, xzr
  405288:	b	405290 <ferror@plt+0x3610>
  40528c:	ldr	x0, [x23, #1304]
  405290:	ldp	x20, x19, [sp, #48]
  405294:	ldp	x22, x21, [sp, #32]
  405298:	ldr	x23, [sp, #16]
  40529c:	ldp	x29, x30, [sp], #64
  4052a0:	ret
  4052a4:	ldr	x21, [x23, #1304]
  4052a8:	b	405198 <ferror@plt+0x3518>
  4052ac:	stp	x29, x30, [sp, #-80]!
  4052b0:	stp	x20, x19, [sp, #64]
  4052b4:	mov	x19, x0
  4052b8:	stp	x26, x25, [sp, #16]
  4052bc:	stp	x24, x23, [sp, #32]
  4052c0:	stp	x22, x21, [sp, #48]
  4052c4:	mov	x29, sp
  4052c8:	cbz	x0, 4053dc <ferror@plt+0x375c>
  4052cc:	mov	x20, x1
  4052d0:	mov	x21, xzr
  4052d4:	mov	x22, x19
  4052d8:	b	4052e4 <ferror@plt+0x3664>
  4052dc:	add	x21, x21, #0x1
  4052e0:	add	x22, x22, #0x1
  4052e4:	ldrb	w1, [x22]
  4052e8:	cmp	w1, #0x5c
  4052ec:	b.eq	4052dc <ferror@plt+0x365c>  // b.none
  4052f0:	cbz	w1, 405304 <ferror@plt+0x3684>
  4052f4:	mov	x0, x20
  4052f8:	bl	401b40 <strchr@plt>
  4052fc:	cbnz	x0, 4052dc <ferror@plt+0x365c>
  405300:	b	4052e0 <ferror@plt+0x3660>
  405304:	cbz	x21, 4053dc <ferror@plt+0x375c>
  405308:	add	x8, x21, x21, lsl #1
  40530c:	sub	x9, x22, x19
  405310:	adrp	x0, 417000 <ferror@plt+0x15380>
  405314:	add	x8, x9, x8
  405318:	add	x0, x0, #0x528
  40531c:	add	x2, x8, #0x1
  405320:	add	x1, x0, #0x8
  405324:	bl	405a00 <ferror@plt+0x3d80>
  405328:	cbz	w0, 405334 <ferror@plt+0x36b4>
  40532c:	mov	x19, xzr
  405330:	b	4053dc <ferror@plt+0x375c>
  405334:	adrp	x22, 417000 <ferror@plt+0x15380>
  405338:	ldrb	w26, [x19]
  40533c:	ldr	x23, [x22, #1320]
  405340:	cbz	w26, 4053d4 <ferror@plt+0x3754>
  405344:	mov	w24, #0x5c5c                	// #23644
  405348:	mov	w25, #0x5c                  	// #92
  40534c:	b	405394 <ferror@plt+0x3714>
  405350:	strb	w25, [x23]
  405354:	ldrb	w8, [x19]
  405358:	mov	w9, #0x30                  	// #48
  40535c:	lsr	w8, w8, #6
  405360:	orr	w8, w8, #0x30
  405364:	strb	w8, [x23, #1]
  405368:	ldrb	w8, [x19]
  40536c:	bfxil	w9, w8, #3, #3
  405370:	strb	w9, [x23, #2]
  405374:	ldrb	w8, [x19]
  405378:	mov	w9, #0x30                  	// #48
  40537c:	bfxil	w9, w8, #0, #3
  405380:	add	x8, x23, #0x4
  405384:	strb	w9, [x23, #3]
  405388:	mov	x23, x8
  40538c:	ldrb	w26, [x19, #1]!
  405390:	cbz	w26, 4053d4 <ferror@plt+0x3754>
  405394:	and	w21, w26, #0xff
  405398:	mov	x0, x20
  40539c:	mov	w1, w21
  4053a0:	bl	401b40 <strchr@plt>
  4053a4:	cbnz	x0, 405350 <ferror@plt+0x36d0>
  4053a8:	cmp	w21, #0x5c
  4053ac:	b.ne	4053c0 <ferror@plt+0x3740>  // b.any
  4053b0:	strh	w24, [x23], #2
  4053b4:	ldrb	w26, [x19, #1]!
  4053b8:	cbnz	w26, 405394 <ferror@plt+0x3714>
  4053bc:	b	4053d4 <ferror@plt+0x3754>
  4053c0:	add	x8, x23, #0x1
  4053c4:	strb	w26, [x23]
  4053c8:	mov	x23, x8
  4053cc:	ldrb	w26, [x19, #1]!
  4053d0:	cbnz	w26, 405394 <ferror@plt+0x3714>
  4053d4:	strb	wzr, [x23]
  4053d8:	ldr	x19, [x22, #1320]
  4053dc:	mov	x0, x19
  4053e0:	ldp	x20, x19, [sp, #64]
  4053e4:	ldp	x22, x21, [sp, #48]
  4053e8:	ldp	x24, x23, [sp, #32]
  4053ec:	ldp	x26, x25, [sp, #16]
  4053f0:	ldp	x29, x30, [sp], #80
  4053f4:	ret
  4053f8:	cbz	x0, 405418 <ferror@plt+0x3798>
  4053fc:	mov	x8, x0
  405400:	ldrb	w10, [x8]
  405404:	cbz	w10, 405418 <ferror@plt+0x3798>
  405408:	cmp	w10, #0x5c
  40540c:	b.eq	40541c <ferror@plt+0x379c>  // b.none
  405410:	ldrb	w10, [x8, #1]!
  405414:	cbnz	w10, 405408 <ferror@plt+0x3788>
  405418:	ret
  40541c:	mov	x9, x8
  405420:	and	w11, w10, #0xff
  405424:	cmp	w11, #0x5c
  405428:	b.ne	40548c <ferror@plt+0x380c>  // b.any
  40542c:	mov	x11, x8
  405430:	ldrb	w12, [x11, #1]!
  405434:	and	w13, w12, #0xf8
  405438:	cmp	w13, #0x30
  40543c:	b.ne	40547c <ferror@plt+0x37fc>  // b.any
  405440:	ldrb	w13, [x8, #2]
  405444:	and	w14, w13, #0xf8
  405448:	cmp	w14, #0x30
  40544c:	b.ne	40547c <ferror@plt+0x37fc>  // b.any
  405450:	mov	x14, x8
  405454:	ldrb	w15, [x14, #3]!
  405458:	and	w16, w15, #0xf8
  40545c:	cmp	w16, #0x30
  405460:	b.ne	40547c <ferror@plt+0x37fc>  // b.any
  405464:	lsl	w8, w12, #6
  405468:	add	w8, w8, w13, lsl #3
  40546c:	add	w8, w8, w15
  405470:	add	w10, w8, #0x50
  405474:	mov	x8, x14
  405478:	b	40548c <ferror@plt+0x380c>
  40547c:	cmp	w12, #0x5c
  405480:	b.ne	40548c <ferror@plt+0x380c>  // b.any
  405484:	mov	w10, #0x5c                  	// #92
  405488:	mov	x8, x11
  40548c:	strb	w10, [x9]
  405490:	ldrb	w10, [x8], #1
  405494:	cbz	w10, 405418 <ferror@plt+0x3798>
  405498:	ldrb	w10, [x8]
  40549c:	add	x9, x9, #0x1
  4054a0:	and	w11, w10, #0xff
  4054a4:	cmp	w11, #0x5c
  4054a8:	b.eq	40542c <ferror@plt+0x37ac>  // b.none
  4054ac:	b	40548c <ferror@plt+0x380c>
  4054b0:	stp	x29, x30, [sp, #-64]!
  4054b4:	stp	x28, x23, [sp, #16]
  4054b8:	stp	x22, x21, [sp, #32]
  4054bc:	stp	x20, x19, [sp, #48]
  4054c0:	mov	x29, sp
  4054c4:	sub	sp, sp, #0x1, lsl #12
  4054c8:	mov	x19, x4
  4054cc:	mov	x20, x3
  4054d0:	mov	w22, w1
  4054d4:	mov	x21, x0
  4054d8:	adrp	x23, 417000 <ferror@plt+0x15380>
  4054dc:	str	w2, [x23, #1336]
  4054e0:	cbnz	w2, 405510 <ferror@plt+0x3890>
  4054e4:	mov	w8, #0x1                   	// #1
  4054e8:	mov	x1, sp
  4054ec:	mov	w0, #0x7                   	// #7
  4054f0:	str	w8, [x23, #1336]
  4054f4:	bl	401b60 <getrlimit@plt>
  4054f8:	cbnz	w0, 405510 <ferror@plt+0x3890>
  4054fc:	ldr	x8, [sp]
  405500:	cmp	x8, #0x2
  405504:	b.cc	405510 <ferror@plt+0x3890>  // b.lo, b.ul, b.last
  405508:	lsr	x8, x8, #1
  40550c:	str	w8, [x23, #1336]
  405510:	mov	x0, x21
  405514:	bl	401840 <strlen@plt>
  405518:	cmp	x0, #0x1, lsl #12
  40551c:	b.cc	405544 <ferror@plt+0x38c4>  // b.lo, b.ul, b.last
  405520:	bl	401bf0 <__errno_location@plt>
  405524:	mov	w8, #0x24                  	// #36
  405528:	str	w8, [x0]
  40552c:	mov	w2, #0x400                 	// #1024
  405530:	mov	x0, x21
  405534:	mov	x1, xzr
  405538:	mov	x3, x19
  40553c:	blr	x20
  405540:	b	405568 <ferror@plt+0x38e8>
  405544:	mov	x0, sp
  405548:	mov	x1, x21
  40554c:	bl	401b50 <strcpy@plt>
  405550:	mov	x0, sp
  405554:	mov	w1, w22
  405558:	mov	x2, x20
  40555c:	mov	x3, x19
  405560:	mov	w4, wzr
  405564:	bl	405580 <ferror@plt+0x3900>
  405568:	add	sp, sp, #0x1, lsl #12
  40556c:	ldp	x20, x19, [sp, #48]
  405570:	ldp	x22, x21, [sp, #32]
  405574:	ldp	x28, x23, [sp, #16]
  405578:	ldp	x29, x30, [sp], #64
  40557c:	ret
  405580:	sub	sp, sp, #0x120
  405584:	stp	x26, x25, [sp, #224]
  405588:	stp	x24, x23, [sp, #240]
  40558c:	stp	x22, x21, [sp, #256]
  405590:	stp	x20, x19, [sp, #272]
  405594:	mov	w25, w4
  405598:	mov	x20, x3
  40559c:	mov	x19, x2
  4055a0:	mov	w23, w1
  4055a4:	mov	x21, x0
  4055a8:	stp	x29, x30, [sp, #192]
  4055ac:	stp	x28, x27, [sp, #208]
  4055b0:	add	x29, sp, #0xc0
  4055b4:	tbnz	w1, #2, 4055d8 <ferror@plt+0x3958>
  4055b8:	mov	w8, #0xa                   	// #10
  4055bc:	and	w8, w23, w8
  4055c0:	cmp	w8, #0x8
  4055c4:	cset	w8, eq  // eq = none
  4055c8:	cmp	w25, #0x0
  4055cc:	cset	w9, eq  // eq = none
  4055d0:	and	w27, w8, w9
  4055d4:	b	4055dc <ferror@plt+0x395c>
  4055d8:	mov	w27, #0x1                   	// #1
  4055dc:	orr	w8, w23, #0x100
  4055e0:	cmp	w25, #0x0
  4055e4:	add	x2, sp, #0x8
  4055e8:	mov	w0, wzr
  4055ec:	mov	x1, x21
  4055f0:	csel	w22, w8, w23, eq  // eq = none
  4055f4:	bl	401b80 <__lxstat@plt>
  4055f8:	cbz	w0, 405618 <ferror@plt+0x3998>
  4055fc:	orr	w2, w22, #0x400
  405600:	mov	x0, x21
  405604:	mov	x1, xzr
  405608:	mov	x3, x20
  40560c:	blr	x19
  405610:	mov	w24, w0
  405614:	b	405988 <ferror@plt+0x3d08>
  405618:	ldr	w8, [sp, #24]
  40561c:	and	w8, w8, #0xf000
  405620:	cmp	w8, #0x4, lsl #12
  405624:	b.eq	405654 <ferror@plt+0x39d4>  // b.none
  405628:	cmp	w8, #0xa, lsl #12
  40562c:	b.ne	405668 <ferror@plt+0x39e8>  // b.any
  405630:	orr	w24, w22, #0x200
  405634:	tbnz	w22, #3, 405714 <ferror@plt+0x3a94>
  405638:	mov	w8, #0x110                 	// #272
  40563c:	and	w8, w22, w8
  405640:	cmp	w8, #0x110
  405644:	b.eq	405714 <ferror@plt+0x3a94>  // b.none
  405648:	str	wzr, [sp, #4]
  40564c:	mov	w22, w24
  405650:	b	40566c <ferror@plt+0x39ec>
  405654:	ldp	x28, x26, [sp, #8]
  405658:	mov	w8, #0x1                   	// #1
  40565c:	str	w8, [sp, #4]
  405660:	stp	x28, x26, [x29, #-40]
  405664:	b	40566c <ferror@plt+0x39ec>
  405668:	str	wzr, [sp, #4]
  40566c:	add	x1, sp, #0x8
  405670:	mov	x0, x21
  405674:	mov	w2, w22
  405678:	mov	x3, x20
  40567c:	blr	x19
  405680:	mov	w24, w0
  405684:	tbz	w22, #0, 405988 <ferror@plt+0x3d08>
  405688:	tbnz	w22, #9, 4056a0 <ferror@plt+0x3a20>
  40568c:	ldr	w8, [sp, #24]
  405690:	and	w8, w8, #0xf000
  405694:	cmp	w8, #0x4, lsl #12
  405698:	b.eq	4056a4 <ferror@plt+0x3a24>  // b.none
  40569c:	b	405988 <ferror@plt+0x3d08>
  4056a0:	cbz	w27, 405988 <ferror@plt+0x3d08>
  4056a4:	ldr	w8, [sp, #4]
  4056a8:	cbz	w8, 4056e4 <ferror@plt+0x3a64>
  4056ac:	adrp	x8, 417000 <ferror@plt+0x15380>
  4056b0:	add	x8, x8, #0x4b8
  4056b4:	ldr	x9, [x8, #8]
  4056b8:	b	4056c0 <ferror@plt+0x3a40>
  4056bc:	ldr	x9, [x9, #8]
  4056c0:	cmp	x9, x8
  4056c4:	b.eq	4056e4 <ferror@plt+0x3a64>  // b.none
  4056c8:	ldr	x10, [x9, #16]
  4056cc:	cmp	x10, x28
  4056d0:	b.ne	4056bc <ferror@plt+0x3a3c>  // b.any
  4056d4:	ldr	x10, [x9, #24]
  4056d8:	cmp	x10, x26
  4056dc:	b.ne	4056bc <ferror@plt+0x3a3c>  // b.any
  4056e0:	b	405988 <ferror@plt+0x3d08>
  4056e4:	adrp	x28, 417000 <ferror@plt+0x15380>
  4056e8:	ldr	w8, [x28, #1336]
  4056ec:	adrp	x26, 417000 <ferror@plt+0x15380>
  4056f0:	adrp	x27, 417000 <ferror@plt+0x15380>
  4056f4:	add	x26, x26, #0x4b0
  4056f8:	cbnz	w8, 40577c <ferror@plt+0x3afc>
  4056fc:	mov	x9, x26
  405700:	ldr	x8, [x9], #8
  405704:	ldr	x8, [x8]
  405708:	cmp	x8, x9
  40570c:	b.ne	405748 <ferror@plt+0x3ac8>  // b.any
  405710:	b	40577c <ferror@plt+0x3afc>
  405714:	add	x2, sp, #0x8
  405718:	mov	w0, wzr
  40571c:	mov	x1, x21
  405720:	bl	401c10 <__xstat@plt>
  405724:	cbz	w0, 405730 <ferror@plt+0x3ab0>
  405728:	orr	w2, w22, #0x600
  40572c:	b	405600 <ferror@plt+0x3980>
  405730:	ldp	x28, x26, [sp, #8]
  405734:	mov	w8, #0x1                   	// #1
  405738:	str	w8, [sp, #4]
  40573c:	mov	w22, w24
  405740:	stp	x28, x26, [x29, #-40]
  405744:	b	40566c <ferror@plt+0x39ec>
  405748:	str	x8, [x27, #1200]
  40574c:	ldr	x0, [x8, #32]
  405750:	bl	401b30 <telldir@plt>
  405754:	ldr	x9, [x27, #1200]
  405758:	ldr	x8, [x9, #32]
  40575c:	str	x0, [x9, #40]
  405760:	mov	x0, x8
  405764:	bl	401a30 <closedir@plt>
  405768:	ldr	x8, [x27, #1200]
  40576c:	str	xzr, [x8, #32]
  405770:	ldr	w8, [x28, #1336]
  405774:	add	w8, w8, #0x1
  405778:	str	w8, [x28, #1336]
  40577c:	mov	x0, x21
  405780:	bl	4018c0 <opendir@plt>
  405784:	stur	x0, [x29, #-24]
  405788:	cbnz	x0, 4057b8 <ferror@plt+0x3b38>
  40578c:	bl	401bf0 <__errno_location@plt>
  405790:	ldr	w8, [x0]
  405794:	cmp	w8, #0x17
  405798:	b.ne	40591c <ferror@plt+0x3c9c>  // b.any
  40579c:	mov	x9, x26
  4057a0:	ldr	x8, [x9], #8
  4057a4:	ldr	x8, [x8]
  4057a8:	cmp	x8, x9
  4057ac:	b.eq	405970 <ferror@plt+0x3cf0>  // b.none
  4057b0:	str	wzr, [x28, #1336]
  4057b4:	b	405748 <ferror@plt+0x3ac8>
  4057b8:	ldr	w8, [sp, #4]
  4057bc:	cbz	w8, 405950 <ferror@plt+0x3cd0>
  4057c0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4057c4:	ldr	x8, [x8, #1216]
  4057c8:	adrp	x9, 417000 <ferror@plt+0x15380>
  4057cc:	add	x9, x9, #0x4b8
  4057d0:	sub	x10, x29, #0x38
  4057d4:	stp	x9, x8, [x29, #-56]
  4057d8:	str	x10, [x9, #8]
  4057dc:	str	x10, [x8]
  4057e0:	ldr	w8, [x28, #1336]
  4057e4:	ldur	x0, [x29, #-24]
  4057e8:	sub	w8, w8, #0x1
  4057ec:	str	w8, [x28, #1336]
  4057f0:	bl	4019e0 <readdir@plt>
  4057f4:	cbz	x0, 405930 <ferror@plt+0x3cb0>
  4057f8:	add	w8, w25, #0x1
  4057fc:	adrp	x26, 406000 <ferror@plt+0x4380>
  405800:	str	w8, [sp]
  405804:	orr	w8, w22, #0x400
  405808:	add	x26, x26, #0x3b5
  40580c:	str	w8, [sp, #4]
  405810:	b	40584c <ferror@plt+0x3bcc>
  405814:	bl	401bf0 <__errno_location@plt>
  405818:	ldr	w2, [sp, #4]
  40581c:	mov	w8, #0x24                  	// #36
  405820:	str	w8, [x0]
  405824:	mov	x0, x21
  405828:	mov	x1, xzr
  40582c:	mov	x3, x20
  405830:	blr	x19
  405834:	adrp	x26, 406000 <ferror@plt+0x4380>
  405838:	add	w24, w0, w24
  40583c:	add	x26, x26, #0x3b5
  405840:	ldur	x0, [x29, #-24]
  405844:	bl	4019e0 <readdir@plt>
  405848:	cbz	x0, 405930 <ferror@plt+0x3cb0>
  40584c:	add	x25, x0, #0x13
  405850:	mov	x0, x25
  405854:	mov	x1, x26
  405858:	bl	401ac0 <strcmp@plt>
  40585c:	cbz	w0, 405840 <ferror@plt+0x3bc0>
  405860:	adrp	x1, 406000 <ferror@plt+0x4380>
  405864:	mov	x0, x25
  405868:	add	x1, x1, #0x3b4
  40586c:	bl	401ac0 <strcmp@plt>
  405870:	cbz	w0, 405840 <ferror@plt+0x3bc0>
  405874:	mov	x0, x21
  405878:	bl	401840 <strlen@plt>
  40587c:	mov	x26, x0
  405880:	mov	x0, x25
  405884:	bl	401840 <strlen@plt>
  405888:	add	x8, x26, x0
  40588c:	add	x8, x8, #0x1
  405890:	cmp	x8, #0x1, lsl #12
  405894:	b.cs	405814 <ferror@plt+0x3b94>  // b.hs, b.nlast
  405898:	add	x26, x21, x26
  40589c:	mov	x0, x26
  4058a0:	mov	w8, #0x2f                  	// #47
  4058a4:	strb	w8, [x0], #1
  4058a8:	mov	x1, x25
  4058ac:	bl	401b50 <strcpy@plt>
  4058b0:	ldr	w4, [sp]
  4058b4:	mov	x0, x21
  4058b8:	mov	w1, w23
  4058bc:	mov	x2, x19
  4058c0:	mov	x3, x20
  4058c4:	bl	405580 <ferror@plt+0x3900>
  4058c8:	strb	wzr, [x26]
  4058cc:	ldur	x8, [x29, #-24]
  4058d0:	add	w24, w0, w24
  4058d4:	cbz	x8, 4058e0 <ferror@plt+0x3c60>
  4058d8:	adrp	x26, 406000 <ferror@plt+0x4380>
  4058dc:	b	40583c <ferror@plt+0x3bbc>
  4058e0:	mov	x0, x21
  4058e4:	bl	4018c0 <opendir@plt>
  4058e8:	adrp	x26, 406000 <ferror@plt+0x4380>
  4058ec:	add	x26, x26, #0x3b5
  4058f0:	stur	x0, [x29, #-24]
  4058f4:	cbz	x0, 4059f8 <ferror@plt+0x3d78>
  4058f8:	ldur	x1, [x29, #-16]
  4058fc:	bl	4019c0 <seekdir@plt>
  405900:	ldr	x8, [x27, #1200]
  405904:	ldr	w9, [x28, #1336]
  405908:	ldr	x8, [x8, #8]
  40590c:	sub	w9, w9, #0x1
  405910:	str	w9, [x28, #1336]
  405914:	str	x8, [x27, #1200]
  405918:	b	405840 <ferror@plt+0x3bc0>
  40591c:	cmp	w8, #0x2
  405920:	b.eq	405988 <ferror@plt+0x3d08>  // b.none
  405924:	cmp	w8, #0x14
  405928:	b.ne	405970 <ferror@plt+0x3cf0>  // b.any
  40592c:	b	405988 <ferror@plt+0x3d08>
  405930:	ldp	x9, x8, [x29, #-56]
  405934:	str	x8, [x9, #8]
  405938:	ldur	x8, [x29, #-48]
  40593c:	str	x9, [x8]
  405940:	ldr	w8, [x28, #1336]
  405944:	add	w8, w8, #0x1
  405948:	str	w8, [x28, #1336]
  40594c:	b	405964 <ferror@plt+0x3ce4>
  405950:	add	x2, sp, #0x8
  405954:	mov	w0, wzr
  405958:	mov	x1, x21
  40595c:	bl	401c10 <__xstat@plt>
  405960:	cbz	w0, 4059ac <ferror@plt+0x3d2c>
  405964:	ldur	x0, [x29, #-24]
  405968:	bl	401a30 <closedir@plt>
  40596c:	cbz	w0, 405988 <ferror@plt+0x3d08>
  405970:	orr	w2, w22, #0x400
  405974:	mov	x0, x21
  405978:	mov	x1, xzr
  40597c:	mov	x3, x20
  405980:	blr	x19
  405984:	add	w24, w0, w24
  405988:	mov	w0, w24
  40598c:	ldp	x20, x19, [sp, #272]
  405990:	ldp	x22, x21, [sp, #256]
  405994:	ldp	x24, x23, [sp, #240]
  405998:	ldp	x26, x25, [sp, #224]
  40599c:	ldp	x28, x27, [sp, #208]
  4059a0:	ldp	x29, x30, [sp, #192]
  4059a4:	add	sp, sp, #0x120
  4059a8:	ret
  4059ac:	adrp	x9, 417000 <ferror@plt+0x15380>
  4059b0:	add	x9, x9, #0x4b8
  4059b4:	ldr	x8, [x9, #8]
  4059b8:	ldp	x10, x11, [sp, #8]
  4059bc:	cmp	x8, x9
  4059c0:	stp	x10, x11, [x29, #-40]
  4059c4:	b.eq	4057c8 <ferror@plt+0x3b48>  // b.none
  4059c8:	mov	x12, x8
  4059cc:	b	4059dc <ferror@plt+0x3d5c>
  4059d0:	ldr	x12, [x12, #8]
  4059d4:	cmp	x12, x9
  4059d8:	b.eq	4057c8 <ferror@plt+0x3b48>  // b.none
  4059dc:	ldr	x13, [x12, #16]
  4059e0:	cmp	x13, x10
  4059e4:	b.ne	4059d0 <ferror@plt+0x3d50>  // b.any
  4059e8:	ldr	x13, [x12, #24]
  4059ec:	cmp	x13, x11
  4059f0:	b.ne	4059d0 <ferror@plt+0x3d50>  // b.any
  4059f4:	b	405964 <ferror@plt+0x3ce4>
  4059f8:	ldr	w2, [sp, #4]
  4059fc:	b	405974 <ferror@plt+0x3cf4>
  405a00:	stp	x29, x30, [sp, #-48]!
  405a04:	stp	x20, x19, [sp, #32]
  405a08:	ldr	x8, [x1]
  405a0c:	str	x21, [sp, #16]
  405a10:	mov	x29, sp
  405a14:	cmp	x8, x2
  405a18:	b.cs	405a5c <ferror@plt+0x3ddc>  // b.hs, b.nlast
  405a1c:	mov	x20, x0
  405a20:	ldr	x0, [x0]
  405a24:	add	x8, x2, #0xff
  405a28:	and	x21, x8, #0xffffffffffffff00
  405a2c:	mov	x19, x1
  405a30:	mov	x1, x21
  405a34:	bl	4019f0 <realloc@plt>
  405a38:	cbz	x0, 405a70 <ferror@plt+0x3df0>
  405a3c:	mov	x8, x0
  405a40:	mov	w0, wzr
  405a44:	str	x8, [x20]
  405a48:	str	x21, [x19]
  405a4c:	ldp	x20, x19, [sp, #32]
  405a50:	ldr	x21, [sp, #16]
  405a54:	ldp	x29, x30, [sp], #48
  405a58:	ret
  405a5c:	mov	w0, wzr
  405a60:	ldp	x20, x19, [sp, #32]
  405a64:	ldr	x21, [sp, #16]
  405a68:	ldp	x29, x30, [sp], #48
  405a6c:	ret
  405a70:	mov	w0, #0x1                   	// #1
  405a74:	ldp	x20, x19, [sp, #32]
  405a78:	ldr	x21, [sp, #16]
  405a7c:	ldp	x29, x30, [sp], #48
  405a80:	ret
  405a84:	nop
  405a88:	stp	x29, x30, [sp, #-64]!
  405a8c:	mov	x29, sp
  405a90:	stp	x19, x20, [sp, #16]
  405a94:	adrp	x20, 416000 <ferror@plt+0x14380>
  405a98:	add	x20, x20, #0xdd0
  405a9c:	stp	x21, x22, [sp, #32]
  405aa0:	adrp	x21, 416000 <ferror@plt+0x14380>
  405aa4:	add	x21, x21, #0xdc8
  405aa8:	sub	x20, x20, x21
  405aac:	mov	w22, w0
  405ab0:	stp	x23, x24, [sp, #48]
  405ab4:	mov	x23, x1
  405ab8:	mov	x24, x2
  405abc:	bl	4017e8 <memcpy@plt-0x38>
  405ac0:	cmp	xzr, x20, asr #3
  405ac4:	b.eq	405af0 <ferror@plt+0x3e70>  // b.none
  405ac8:	asr	x20, x20, #3
  405acc:	mov	x19, #0x0                   	// #0
  405ad0:	ldr	x3, [x21, x19, lsl #3]
  405ad4:	mov	x2, x24
  405ad8:	add	x19, x19, #0x1
  405adc:	mov	x1, x23
  405ae0:	mov	w0, w22
  405ae4:	blr	x3
  405ae8:	cmp	x20, x19
  405aec:	b.ne	405ad0 <ferror@plt+0x3e50>  // b.any
  405af0:	ldp	x19, x20, [sp, #16]
  405af4:	ldp	x21, x22, [sp, #32]
  405af8:	ldp	x23, x24, [sp, #48]
  405afc:	ldp	x29, x30, [sp], #64
  405b00:	ret
  405b04:	nop
  405b08:	ret

Disassembly of section .fini:

0000000000405b0c <.fini>:
  405b0c:	stp	x29, x30, [sp, #-16]!
  405b10:	mov	x29, sp
  405b14:	ldp	x29, x30, [sp], #16
  405b18:	ret
