module module_0 (
    output id_1,
    input logic id_2
);
  id_3 id_4 (
      .id_2(id_2),
      .id_2(id_1)
  );
  id_5 id_6 (
      .id_1(id_2),
      .id_4(id_4),
      .id_2(id_1)
  );
  id_7 id_8 (
      .id_1(id_2),
      .id_6(1),
      .id_6(id_4),
      .id_6(id_6)
  );
  id_9 id_10 (
      .id_6(id_4),
      .id_4(1),
      .id_6(id_6),
      .id_6(id_8),
      .id_8(id_8)
  );
  id_11 id_12 (
      .id_2 (id_6),
      .id_2 (id_6),
      .id_8 (1),
      .id_10(id_8),
      .id_8 (id_10 == id_4)
  );
  id_13 id_14 (
      .id_4 (id_1),
      .id_12(id_2)
  );
  id_15 id_16 (
      .id_12(id_12),
      .id_10(id_12),
      .id_14(id_14),
      .id_1 (id_1)
  );
  logic id_17;
endmodule
