<stg><name>string_copy.16</name>


<trans_list>

<trans id="28" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln8_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %src_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %src_offset

]]></Node>
<StgValue><ssdm name="src_offset_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i = phi i8 %add_ln8, void, i8 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="8">
<![CDATA[
:1 %i_cast = zext i8 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:2 %tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %src_offset_read, i8 %i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="17">
<![CDATA[
:3 %zext_ln8 = zext i17 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %src_addr = getelementptr i8 %src, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %icmp_ln8 = icmp_eq  i8 %i, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %add_ln8 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln8 = br i1 %icmp_ln8, void, void %.thread

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="17">
<![CDATA[
:1 %src_load = load i17 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="17">
<![CDATA[
:1 %src_load = load i17 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln8_1 = icmp_eq  i8 %src_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %dest_addr = getelementptr i8 %dest, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="dest_addr"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln8 = br i1 %icmp_ln8_1, void, void %.thread

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln9 = store i8 %src_load, i8 %dest_addr

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.thread:0 %dest_addr_1 = getelementptr i8 %dest, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="dest_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.thread:1 %store_ln11 = store i8 0, i8 %dest_addr_1

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
.thread:2 %ret_ln12 = ret

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="dest" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dest"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="src" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="src_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="src_offset"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="42" from="_ssdm_op_Read.ap_auto.i9" to="src_offset_read" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="src_offset" to="src_offset_read" fromId="40" toId="5">
</dataflow>
<dataflow id="44" from="add_ln8" to="i" fromId="15" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln8_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="45" from="br_ln8" to="i" fromId="24" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="47" from="StgValue_46" to="i" fromId="46" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="48" from="br_ln8" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="49" from="i" to="i_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="51" from="_ssdm_op_BitConcatenate.i17.i9.i8" to="tmp" fromId="50" toId="9">
</dataflow>
<dataflow id="52" from="src_offset_read" to="tmp" fromId="5" toId="9">
</dataflow>
<dataflow id="53" from="i" to="tmp" fromId="7" toId="9">
</dataflow>
<dataflow id="54" from="tmp" to="zext_ln8" fromId="9" toId="10">
</dataflow>
<dataflow id="55" from="src" to="src_addr" fromId="39" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="src_addr" fromId="56" toId="11">
</dataflow>
<dataflow id="58" from="zext_ln8" to="src_addr" fromId="10" toId="11">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="59" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="69" from="p_str" to="specpipeline_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="i" to="icmp_ln8" fromId="7" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln8" fromId="71" toId="13">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="73" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_75" to="empty" fromId="75" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_77" to="empty" fromId="77" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_79" to="empty" fromId="79" toId="14">
</dataflow>
<dataflow id="81" from="i" to="add_ln8" fromId="7" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="add_ln8" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="icmp_ln8" to="br_ln8" fromId="13" toId="16">
</dataflow>
<dataflow id="85" from="src_addr" to="src_load" fromId="11" toId="17">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="86" toId="18">
</dataflow>
<dataflow id="89" from="empty_22" to="specloopname_ln8" fromId="88" toId="18">
</dataflow>
<dataflow id="90" from="src_addr" to="src_load" fromId="11" toId="19">
</dataflow>
<dataflow id="91" from="src_load" to="icmp_ln8_1" fromId="19" toId="20">
</dataflow>
<dataflow id="92" from="StgValue_46" to="icmp_ln8_1" fromId="46" toId="20">
</dataflow>
<dataflow id="93" from="dest" to="dest_addr" fromId="38" toId="21">
</dataflow>
<dataflow id="94" from="StgValue_56" to="dest_addr" fromId="56" toId="21">
</dataflow>
<dataflow id="95" from="i_cast" to="dest_addr" fromId="8" toId="21">
</dataflow>
<dataflow id="96" from="icmp_ln8_1" to="br_ln8" fromId="20" toId="22">
</dataflow>
<dataflow id="97" from="src_load" to="store_ln9" fromId="19" toId="23">
</dataflow>
<dataflow id="98" from="dest_addr" to="store_ln9" fromId="21" toId="23">
</dataflow>
<dataflow id="99" from="dest" to="dest_addr_1" fromId="38" toId="25">
</dataflow>
<dataflow id="100" from="StgValue_56" to="dest_addr_1" fromId="56" toId="25">
</dataflow>
<dataflow id="101" from="i_cast" to="dest_addr_1" fromId="8" toId="25">
</dataflow>
<dataflow id="102" from="StgValue_46" to="store_ln11" fromId="46" toId="26">
</dataflow>
<dataflow id="103" from="dest_addr_1" to="store_ln11" fromId="25" toId="26">
</dataflow>
<dataflow id="104" from="icmp_ln8" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="105" from="icmp_ln8" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="106" from="icmp_ln8_1" to="StgValue_3" fromId="20" toId="3">
</dataflow>
</dataflows>


</stg>
