{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539858138391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539858138487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 07:22:17 2018 " "Processing started: Thu Oct 18 07:22:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539858138487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858138487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSemInstruction -c ProjetoSemInstruction " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSemInstruction -c ProjetoSemInstruction" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858138511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539858153967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539858153968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_onchip_memory2_0 " "Found entity 1: ProjetoSemInstruction_onchip_memory2_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858212866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858212866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_test_bench " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_test_bench" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858212968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858212968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_oci_test_bench " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_oci_test_bench" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module " "Found entity 1: ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module " "Found entity 2: ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "3 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug " "Found entity 3: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "4 ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "5 ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem " "Found entity 5: ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "6 ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "7 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break " "Found entity 7: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "8 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "9 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "10 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "11 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "12 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "13 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "14 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "15 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "16 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "17 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib " "Found entity 17: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "18 ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im " "Found entity 18: ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "19 ProjetoSemInstruction_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: ProjetoSemInstruction_nios2_qsys_0_nios2_performance_monitors" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "20 ProjetoSemInstruction_nios2_qsys_0_nios2_oci " "Found entity 20: ProjetoSemInstruction_nios2_qsys_0_nios2_oci" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""} { "Info" "ISGN_ENTITY_NAME" "21 ProjetoSemInstruction_nios2_qsys_0 " "Found entity 21: ProjetoSemInstruction_nios2_qsys_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_rsp_mux " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_rsp_mux" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_rsp_demux " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_rsp_demux" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ProjetoSemInstruction_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539858213833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ProjetoSemInstruction_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539858213857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213864 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_mm_interconnect_0_router_003 " "Found entity 2: ProjetoSemInstruction_mm_interconnect_0_router_003" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ProjetoSemInstruction_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539858213908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ProjetoSemInstruction_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539858213909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213917 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_mm_interconnect_0_router_002 " "Found entity 2: ProjetoSemInstruction_mm_interconnect_0_router_002" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ProjetoSemInstruction_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539858213952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ProjetoSemInstruction_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539858213953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213961 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_mm_interconnect_0_router_001 " "Found entity 2: ProjetoSemInstruction_mm_interconnect_0_router_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858213961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858213961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ProjetoSemInstruction_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539858214010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ProjetoSemInstruction_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ProjetoSemInstruction_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539858214010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_router_default_decode " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_router_default_decode" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214019 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_mm_interconnect_0_router " "Found entity 2: ProjetoSemInstruction_mm_interconnect_0_router" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_cmd_mux " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_cmd_mux" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_cmd_demux " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_cmd_demux" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_mm_interconnect_0 " "Found entity 1: ProjetoSemInstruction_mm_interconnect_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_ledazul.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_ledazul.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_ledAzul " "Found entity 1: ProjetoSemInstruction_ledAzul" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_ledAzul.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_ledAzul.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_lcd_16207_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_lcd_16207_0 " "Found entity 1: ProjetoSemInstruction_lcd_16207_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_lcd_16207_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_lcd_16207_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_jtag_uart_0_sim_scfifo_w " "Found entity 1: ProjetoSemInstruction_jtag_uart_0_sim_scfifo_w" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214523 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProjetoSemInstruction_jtag_uart_0_scfifo_w " "Found entity 2: ProjetoSemInstruction_jtag_uart_0_scfifo_w" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214523 ""} { "Info" "ISGN_ENTITY_NAME" "3 ProjetoSemInstruction_jtag_uart_0_sim_scfifo_r " "Found entity 3: ProjetoSemInstruction_jtag_uart_0_sim_scfifo_r" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214523 ""} { "Info" "ISGN_ENTITY_NAME" "4 ProjetoSemInstruction_jtag_uart_0_scfifo_r " "Found entity 4: ProjetoSemInstruction_jtag_uart_0_scfifo_r" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214523 ""} { "Info" "ISGN_ENTITY_NAME" "5 ProjetoSemInstruction_jtag_uart_0 " "Found entity 5: ProjetoSemInstruction_jtag_uart_0" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_irq_mapper " "Found entity 1: ProjetoSemInstruction_irq_mapper" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/projetoseminstruction_botaodescer.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/projetoseminstruction_botaodescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction_botaoDescer " "Found entity 1: ProjetoSemInstruction_botaoDescer" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_botaoDescer.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_botaoDescer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoseminstruction/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214916 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858214950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858214950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoseminstruction/synthesis/projetoseminstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoseminstruction/synthesis/projetoseminstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSemInstruction " "Found entity 1: ProjetoSemInstruction" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858215014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858215014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ProjetoSemInstruction_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at ProjetoSemInstruction_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539858215061 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ProjetoSemInstruction_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at ProjetoSemInstruction_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539858215061 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ProjetoSemInstruction_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at ProjetoSemInstruction_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539858215068 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ProjetoSemInstruction_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at ProjetoSemInstruction_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539858215071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoSemInstruction " "Elaborating entity \"ProjetoSemInstruction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539858215642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_botaoDescer ProjetoSemInstruction_botaoDescer:botaodescer " "Elaborating entity \"ProjetoSemInstruction_botaoDescer\" for hierarchy \"ProjetoSemInstruction_botaoDescer:botaodescer\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "botaodescer" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858217162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_jtag_uart_0 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"ProjetoSemInstruction_jtag_uart_0\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858217548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_jtag_uart_0_scfifo_w ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w " "Elaborating entity \"ProjetoSemInstruction_jtag_uart_0_scfifo_w\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "the_ProjetoSemInstruction_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858219735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858226392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858226772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858226936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858226936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858226936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858226936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858226936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858226936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858226936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858226936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858226936 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539858226936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858229159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858229159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858229166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858229777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858229777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858229785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858230032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858230032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858230044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858230313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858230313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858230326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858231186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858231186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858231196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858232765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858232765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_w:the_ProjetoSemInstruction_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858232775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_jtag_uart_0_scfifo_r ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_r:the_ProjetoSemInstruction_jtag_uart_0_scfifo_r " "Elaborating entity \"ProjetoSemInstruction_jtag_uart_0_scfifo_r\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|ProjetoSemInstruction_jtag_uart_0_scfifo_r:the_ProjetoSemInstruction_jtag_uart_0_scfifo_r\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "the_ProjetoSemInstruction_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858232855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858235031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858236467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858236467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858236467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858236467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858236467 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539858236467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858253903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ProjetoSemInstruction_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ProjetoSemInstruction_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858255372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_lcd_16207_0 ProjetoSemInstruction_lcd_16207_0:lcd_16207_0 " "Elaborating entity \"ProjetoSemInstruction_lcd_16207_0\" for hierarchy \"ProjetoSemInstruction_lcd_16207_0:lcd_16207_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "lcd_16207_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858255510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_ledAzul ProjetoSemInstruction_ledAzul:ledazul " "Elaborating entity \"ProjetoSemInstruction_ledAzul\" for hierarchy \"ProjetoSemInstruction_ledAzul:ledazul\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "ledazul" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858255555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0 ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "nios2_qsys_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858255725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_test_bench ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_test_bench:the_ProjetoSemInstruction_nios2_qsys_0_test_bench " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_test_bench\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_test_bench:the_ProjetoSemInstruction_nios2_qsys_0_test_bench\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_test_bench" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858256307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "ProjetoSemInstruction_nios2_qsys_0_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858256395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858257416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858257554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProjetoSemInstruction_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"ProjetoSemInstruction_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858257554 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539858257554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_chi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chi1 " "Found entity 1: altsyncram_chi1" {  } { { "db/altsyncram_chi1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_chi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858257763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858257763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chi1 ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_chi1:auto_generated " "Elaborating entity \"altsyncram_chi1\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_a_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_chi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858257774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "ProjetoSemInstruction_nios2_qsys_0_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858259856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858262133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858262178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProjetoSemInstruction_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"ProjetoSemInstruction_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858262178 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539858262178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhi1 " "Found entity 1: altsyncram_dhi1" {  } { { "db/altsyncram_dhi1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_dhi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858262370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858262370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhi1 ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dhi1:auto_generated " "Elaborating entity \"altsyncram_dhi1\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_register_bank_b_module:ProjetoSemInstruction_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dhi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858262381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858263530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858263611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858264060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858264136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264137 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539858264137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858264154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858264290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858264786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858264891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProjetoSemInstruction_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"ProjetoSemInstruction_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858264892 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539858264892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vna1 " "Found entity 1: altsyncram_vna1" {  } { { "db/altsyncram_vna1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_vna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858265099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858265099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vna1 ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vna1:auto_generated " "Elaborating entity \"altsyncram_vna1\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem:the_ProjetoSemInstruction_nios2_qsys_0_nios2_ocimem\|ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram_module:ProjetoSemInstruction_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858265109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg:the_ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg:the_ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858266402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858266450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858267229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858267350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858267401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858267523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode:ProjetoSemInstruction_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_dtrace\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_td_mode:ProjetoSemInstruction_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858267799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858267895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858267993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858268028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858268146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_oci_test_bench ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_oci_test_bench:the_ProjetoSemInstruction_nios2_qsys_0_oci_test_bench " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_oci_test_bench\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_fifo\|ProjetoSemInstruction_nios2_qsys_0_oci_test_bench:the_ProjetoSemInstruction_nios2_qsys_0_oci_test_bench\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_oci_test_bench" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858268220 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "ProjetoSemInstruction_nios2_qsys_0_oci_test_bench " "Entity \"ProjetoSemInstruction_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_oci_test_bench" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1539858268221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858268265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858269341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858269430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858269732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858271256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858271925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858272055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272055 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539858272055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858272076 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858272121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858272142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ProjetoSemInstruction_nios2_qsys_0:nios2_qsys_0\|ProjetoSemInstruction_nios2_qsys_0_nios2_oci:the_ProjetoSemInstruction_nios2_qsys_0_nios2_oci\|ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper:the_ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858272198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_onchip_memory2_0 ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"ProjetoSemInstruction_onchip_memory2_0\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858272262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858272380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858272422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProjetoSemInstruction_onchip_memory2_0.hex " "Parameter \"init_file\" = \"ProjetoSemInstruction_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10024 " "Parameter \"maximum_depth\" = \"10024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10024 " "Parameter \"numwords_a\" = \"10024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539858272423 ""}  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539858272423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koi1 " "Found entity 1: altsyncram_koi1" {  } { { "db/altsyncram_koi1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_koi1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858272601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858272601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koi1 ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated " "Elaborating entity \"altsyncram_koi1\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858272611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858275233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858275233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_koi1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_koi1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858275245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858276245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858276245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"ProjetoSemInstruction_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_koi1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_koi1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/altsyncram_koi1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858276259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858277695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858278716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858279148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858279620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "lcd_16207_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858279812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858281146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledazul_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledazul_s1_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "ledazul_s1_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858281274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858281395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858281566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858281642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858281707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858281756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858281823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router:router " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router:router\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858282154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_default_decode ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router:router\|ProjetoSemInstruction_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_default_decode\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router:router\|ProjetoSemInstruction_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858282498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_001:router_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858282690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_001:router_001\|ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_001:router_001\|ProjetoSemInstruction_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858282983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_002 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_002\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_002:router_002\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_002:router_002\|ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_002:router_002\|ProjetoSemInstruction_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_003 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_003\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_003:router_003\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_003:router_003\|ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_router_003:router_003\|ProjetoSemInstruction_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_cmd_demux ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_cmd_demux\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_cmd_mux ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_cmd_mux\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858283791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_rsp_demux ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_rsp_demux\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858284039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858284074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_rsp_mux ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_rsp_mux\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858284182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858284345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858284385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 3986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858284422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858284587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858284680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v" 4015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858284882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ProjetoSemInstruction_mm_interconnect_0:mm_interconnect_0\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858285007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjetoSemInstruction_irq_mapper ProjetoSemInstruction_irq_mapper:irq_mapper " "Elaborating entity \"ProjetoSemInstruction_irq_mapper\" for hierarchy \"ProjetoSemInstruction_irq_mapper:irq_mapper\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858285381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858285481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858286252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858286371 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539858293109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.18.07:25:57 Progress: Loading sldf3fe429c/alt_sld_fab_wrapper_hw.tcl " "2018.10.18.07:25:57 Progress: Loading sldf3fe429c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858357309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858370046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858371184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858377428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858377771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858378125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858378501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858378629 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858378670 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539858380064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf3fe429c/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858382237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858382237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858382439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858382439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858382478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858382478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858382621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858382621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858382789 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858382789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858382789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/db/ip/sldf3fe429c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539858382923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858382923 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1539858415859 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 352 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3227 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 4195 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 3803 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v" 398 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v" 619 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "ProjetoSemInstruction/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1539858417018 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1539858417019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858419634 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1539858424580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ProjetoSemInstruction/output_files/ProjetoSemInstruction.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ProjetoSemInstruction/output_files/ProjetoSemInstruction.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858428292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539858435811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539858435811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2060 " "Implemented 2060 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539858441434 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539858441434 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1539858441434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1859 " "Implemented 1859 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539858441434 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1539858441434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539858441434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539858441852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 07:27:21 2018 " "Processing ended: Thu Oct 18 07:27:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539858441852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:04 " "Elapsed time: 00:05:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539858441852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539858441852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539858441852 ""}
