verilog work "counter_4s.v"
