-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "04/11/2019 22:25:28"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Fase3 IS
    PORT (
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(1 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	LEDG : OUT std_logic_vector(8 DOWNTO 8)
	);
END Fase3;

-- Design Ports Information
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Fase3 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 8);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|clkOut~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \LEDG[8]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst|s_divCounter[0]~19_combout\ : std_logic;
SIGNAL \inst|LessThan0~0_combout\ : std_logic;
SIGNAL \inst|LessThan0~3_combout\ : std_logic;
SIGNAL \inst|LessThan0~4_combout\ : std_logic;
SIGNAL \inst|LessThan0~1_combout\ : std_logic;
SIGNAL \inst|clkOut~0_combout\ : std_logic;
SIGNAL \inst|LessThan0~2_combout\ : std_logic;
SIGNAL \inst|LessThan0~5_combout\ : std_logic;
SIGNAL \inst|s_divCounter[0]~20\ : std_logic;
SIGNAL \inst|s_divCounter[1]~21_combout\ : std_logic;
SIGNAL \inst|s_divCounter[1]~22\ : std_logic;
SIGNAL \inst|s_divCounter[2]~23_combout\ : std_logic;
SIGNAL \inst|s_divCounter[2]~24\ : std_logic;
SIGNAL \inst|s_divCounter[3]~25_combout\ : std_logic;
SIGNAL \inst|s_divCounter[3]~26\ : std_logic;
SIGNAL \inst|s_divCounter[4]~27_combout\ : std_logic;
SIGNAL \inst|s_divCounter[4]~28\ : std_logic;
SIGNAL \inst|s_divCounter[5]~29_combout\ : std_logic;
SIGNAL \inst|s_divCounter[5]~30\ : std_logic;
SIGNAL \inst|s_divCounter[6]~31_combout\ : std_logic;
SIGNAL \inst|s_divCounter[6]~32\ : std_logic;
SIGNAL \inst|s_divCounter[7]~33_combout\ : std_logic;
SIGNAL \inst|s_divCounter[7]~34\ : std_logic;
SIGNAL \inst|s_divCounter[8]~35_combout\ : std_logic;
SIGNAL \inst|s_divCounter[8]~36\ : std_logic;
SIGNAL \inst|s_divCounter[9]~37_combout\ : std_logic;
SIGNAL \inst|s_divCounter[9]~38\ : std_logic;
SIGNAL \inst|s_divCounter[10]~39_combout\ : std_logic;
SIGNAL \inst|s_divCounter[10]~40\ : std_logic;
SIGNAL \inst|s_divCounter[11]~41_combout\ : std_logic;
SIGNAL \inst|s_divCounter[11]~42\ : std_logic;
SIGNAL \inst|s_divCounter[12]~43_combout\ : std_logic;
SIGNAL \inst|s_divCounter[12]~44\ : std_logic;
SIGNAL \inst|s_divCounter[13]~45_combout\ : std_logic;
SIGNAL \inst|s_divCounter[13]~46\ : std_logic;
SIGNAL \inst|s_divCounter[14]~47_combout\ : std_logic;
SIGNAL \inst|s_divCounter[14]~48\ : std_logic;
SIGNAL \inst|s_divCounter[15]~49_combout\ : std_logic;
SIGNAL \inst|s_divCounter[15]~50\ : std_logic;
SIGNAL \inst|s_divCounter[16]~51_combout\ : std_logic;
SIGNAL \inst|s_divCounter[16]~52\ : std_logic;
SIGNAL \inst|s_divCounter[17]~53_combout\ : std_logic;
SIGNAL \inst|s_divCounter[17]~54\ : std_logic;
SIGNAL \inst|s_divCounter[18]~55_combout\ : std_logic;
SIGNAL \inst|clkOut~3_combout\ : std_logic;
SIGNAL \inst|clkOut~2_combout\ : std_logic;
SIGNAL \inst|clkOut~1_combout\ : std_logic;
SIGNAL \inst|clkOut~4_combout\ : std_logic;
SIGNAL \inst|clkOut~5_combout\ : std_logic;
SIGNAL \inst|clkOut~6_combout\ : std_logic;
SIGNAL \inst|clkOut~7_combout\ : std_logic;
SIGNAL \inst|clkOut~feeder_combout\ : std_logic;
SIGNAL \inst|clkOut~q\ : std_logic;
SIGNAL \inst|clkOut~clkctrl_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \inst3|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \inst3|s_dirtyIn~q\ : std_logic;
SIGNAL \inst3|s_previousIn~feeder_combout\ : std_logic;
SIGNAL \inst3|s_previousIn~q\ : std_logic;
SIGNAL \inst3|s_debounceCnt[0]~0_combout\ : std_logic;
SIGNAL \inst3|s_debounceCnt[1]~1_combout\ : std_logic;
SIGNAL \inst3|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \inst3|s_pulsedOut~q\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \inst13|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \inst13|s_dirtyIn~q\ : std_logic;
SIGNAL \inst13|s_previousIn~q\ : std_logic;
SIGNAL \inst13|s_debounceCnt[0]~0_combout\ : std_logic;
SIGNAL \inst13|s_debounceCnt[1]~1_combout\ : std_logic;
SIGNAL \inst13|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \inst13|s_pulsedOut~q\ : std_logic;
SIGNAL \inst12|Add0~0_combout\ : std_logic;
SIGNAL \inst12|Add0~2_combout\ : std_logic;
SIGNAL \inst12|s_count[0]~0_combout\ : std_logic;
SIGNAL \inst12|Add0~1\ : std_logic;
SIGNAL \inst12|Add0~3_combout\ : std_logic;
SIGNAL \inst12|Add0~5_combout\ : std_logic;
SIGNAL \inst12|Add0~4\ : std_logic;
SIGNAL \inst12|Add0~6_combout\ : std_logic;
SIGNAL \inst12|Add0~8_combout\ : std_logic;
SIGNAL \inst12|Add0~7\ : std_logic;
SIGNAL \inst12|Add0~9_combout\ : std_logic;
SIGNAL \inst12|Add0~11_combout\ : std_logic;
SIGNAL \inst12|Add0~10\ : std_logic;
SIGNAL \inst12|Add0~12_combout\ : std_logic;
SIGNAL \inst12|Add0~20_combout\ : std_logic;
SIGNAL \inst12|Add0~13\ : std_logic;
SIGNAL \inst12|Add0~14_combout\ : std_logic;
SIGNAL \inst12|Add0~16_combout\ : std_logic;
SIGNAL \inst12|Add0~15\ : std_logic;
SIGNAL \inst12|Add0~17_combout\ : std_logic;
SIGNAL \inst12|Add0~19_combout\ : std_logic;
SIGNAL \inst12|Add0~18\ : std_logic;
SIGNAL \inst12|Add0~21_combout\ : std_logic;
SIGNAL \inst12|Add0~23_combout\ : std_logic;
SIGNAL \inst12|Equal0~1_combout\ : std_logic;
SIGNAL \inst12|Equal0~0_combout\ : std_logic;
SIGNAL \inst12|Add0~22\ : std_logic;
SIGNAL \inst12|Add0~24_combout\ : std_logic;
SIGNAL \inst12|Add0~35_combout\ : std_logic;
SIGNAL \inst12|Add0~25\ : std_logic;
SIGNAL \inst12|Add0~26_combout\ : std_logic;
SIGNAL \inst12|Add0~36_combout\ : std_logic;
SIGNAL \inst12|Add0~27\ : std_logic;
SIGNAL \inst12|Add0~28_combout\ : std_logic;
SIGNAL \inst12|Add0~37_combout\ : std_logic;
SIGNAL \inst12|Equal0~2_combout\ : std_logic;
SIGNAL \inst12|Equal0~3_combout\ : std_logic;
SIGNAL \inst12|s_start~0_combout\ : std_logic;
SIGNAL \inst12|s_start~q\ : std_logic;
SIGNAL \inst12|Add0~29\ : std_logic;
SIGNAL \inst12|Add0~30_combout\ : std_logic;
SIGNAL \inst12|Add0~38_combout\ : std_logic;
SIGNAL \inst12|Add0~31\ : std_logic;
SIGNAL \inst12|Add0~32_combout\ : std_logic;
SIGNAL \inst12|Add0~34_combout\ : std_logic;
SIGNAL \inst2|S_data[12]~2_combout\ : std_logic;
SIGNAL \inst2|s_enable~0_combout\ : std_logic;
SIGNAL \inst2|s_enable~q\ : std_logic;
SIGNAL \inst2|S_data[10]~3_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[42]~165_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[42]~164_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[41]~166_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[41]~167_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[40]~169_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[40]~168_combout\ : std_logic;
SIGNAL \inst2|S_data[9]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[39]~171_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[39]~170_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[56]~172_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[55]~173_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[54]~174_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[53]~176_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[53]~175_combout\ : std_logic;
SIGNAL \inst2|S_data[8]~5_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[52]~178_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[52]~177_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~179_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[69]~180_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[66]~183_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[65]~185_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~187_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[83]~188_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[82]~189_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[81]~190_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[80]~191_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[79]~193_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout\ : std_logic;
SIGNAL \inst2|S_data[6]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[78]~194_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[78]~195_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~196_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[97]~197_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[96]~198_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[95]~199_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[94]~200_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[93]~201_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[92]~203_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[92]~202_combout\ : std_logic;
SIGNAL \inst2|S_data[5]~7_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[91]~204_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[91]~205_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[111]~207_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[110]~208_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[109]~209_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[108]~210_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[107]~211_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[106]~212_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~213_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~214_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~216_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~215_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~217_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[125]~218_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[124]~219_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[123]~220_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[122]~221_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[121]~222_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~223_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~224_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~225_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\ : std_logic;
SIGNAL \inst2|S_data[3]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~228_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[139]~230_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[138]~231_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[137]~232_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[136]~233_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~234_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~235_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~236_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~237_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~239_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~238_combout\ : std_logic;
SIGNAL \inst2|S_data[2]~9_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~241_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~240_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255_combout\ : std_logic;
SIGNAL \inst2|S_data[1]~1_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~242_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~292_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~244_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[153]~293_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[153]~245_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[152]~294_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[152]~246_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[151]~295_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[151]~247_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~248_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~296_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~249_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~297_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~250_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~298_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~299_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~251_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~300_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~252_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ : std_logic;
SIGNAL \inst2|S_data[0]~0_combout\ : std_logic;
SIGNAL \inst7|comb~5_combout\ : std_logic;
SIGNAL \inst7|comb~4_combout\ : std_logic;
SIGNAL \inst7|comb~7_combout\ : std_logic;
SIGNAL \inst7|comb~6_combout\ : std_logic;
SIGNAL \inst7|comb~9_combout\ : std_logic;
SIGNAL \inst7|comb~8_combout\ : std_logic;
SIGNAL \inst7|comb~11_combout\ : std_logic;
SIGNAL \inst7|comb~10_combout\ : std_logic;
SIGNAL \inst7|Equal8~0_combout\ : std_logic;
SIGNAL \inst7|comb~12_combout\ : std_logic;
SIGNAL \inst7|comb~14_combout\ : std_logic;
SIGNAL \inst7|comb~15_combout\ : std_logic;
SIGNAL \inst7|comb~13_combout\ : std_logic;
SIGNAL \inst7|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[18]~86_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[17]~89_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[16]~91_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[15]~93_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[15]~92_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[23]~149_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[23]~94_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[22]~150_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[22]~95_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[21]~96_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[21]~97_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[20]~98_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[20]~99_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[84]~138_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[83]~139_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~140_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~141_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~142_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~143_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~144_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[79]~145_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[79]~146_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[28]~142_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[27]~151_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[27]~101_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[26]~102_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[26]~103_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[25]~104_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[25]~105_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[78]~147_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[78]~148_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~149_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~150_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~151_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~152_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[94]~153_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[93]~154_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[92]~155_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[33]~143_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[33]~106_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[32]~152_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[32]~107_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[31]~109_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[31]~108_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[30]~110_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[30]~111_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[91]~156_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[91]~157_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~158_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[111]~159_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[110]~160_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[109]~161_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[108]~162_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[107]~163_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[106]~164_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~165_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[38]~144_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[38]~112_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[37]~153_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[37]~113_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[36]~115_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[36]~114_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[35]~117_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[35]~116_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~167_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~166_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[43]~118_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[43]~145_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[42]~154_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[42]~119_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[41]~120_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[41]~121_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[40]~122_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[40]~123_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~168_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[125]~169_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[124]~170_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[123]~171_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[122]~172_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[121]~173_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~174_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~175_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~176_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~178_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~177_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~179_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[139]~180_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[138]~181_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[137]~182_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[136]~183_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~184_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~185_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~186_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~187_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~188_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[48]~146_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[48]~124_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[47]~155_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[47]~125_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[46]~127_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[46]~126_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[45]~129_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[45]~128_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~189_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[53]~130_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[53]~147_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[52]~156_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[52]~131_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[51]~132_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[51]~133_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[50]~135_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[50]~134_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~235_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~191_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[153]~192_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[152]~193_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[151]~194_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[58]~136_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[58]~148_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[57]~137_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[57]~157_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[56]~139_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[56]~138_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[55]~141_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[55]~140_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ : std_logic;
SIGNAL \inst6|comb~4_combout\ : std_logic;
SIGNAL \inst6|comb~5_combout\ : std_logic;
SIGNAL \inst6|comb~7_combout\ : std_logic;
SIGNAL \inst6|comb~6_combout\ : std_logic;
SIGNAL \inst6|comb~9_combout\ : std_logic;
SIGNAL \inst6|comb~8_combout\ : std_logic;
SIGNAL \inst6|comb~10_combout\ : std_logic;
SIGNAL \inst6|comb~11_combout\ : std_logic;
SIGNAL \inst6|Equal8~0_combout\ : std_logic;
SIGNAL \inst6|comb~12_combout\ : std_logic;
SIGNAL \inst6|comb~14_combout\ : std_logic;
SIGNAL \inst6|comb~15_combout\ : std_logic;
SIGNAL \inst6|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \inst6|comb~13_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[54]~102_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[54]~103_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[53]~104_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[53]~105_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[52]~106_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[52]~107_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[51]~109_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[51]~108_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[50]~110_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[50]~111_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[49]~112_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[49]~113_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[62]~114_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[62]~175_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[61]~176_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[61]~115_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[60]~116_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[60]~177_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[59]~178_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[59]~117_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[58]~118_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[48]~122_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[57]~123_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[124]~68_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[123]~69_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[122]~70_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[121]~71_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~72_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~73_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~75_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~74_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~76_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~77_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[70]~160_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[70]~124_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[69]~125_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[69]~161_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[68]~126_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[68]~162_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[67]~127_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[67]~179_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[66]~180_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[56]~131_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~78_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~79_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[139]~83_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[138]~84_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[137]~85_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[136]~86_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~88_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~89_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~90_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~91_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[78]~133_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[78]~163_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[77]~134_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[77]~164_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[76]~135_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[76]~165_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[75]~136_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[75]~166_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[74]~181_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[74]~137_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[64]~140_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[64]~139_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[73]~141_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[73]~138_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~93_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~92_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[86]~142_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[86]~167_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[85]~143_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[85]~168_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[84]~144_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[84]~169_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[83]~145_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[83]~170_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[82]~182_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[82]~146_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[81]~150_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[81]~147_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~105_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~106_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~115_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~94_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[153]~95_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[153]~116_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[152]~117_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[152]~96_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[151]~118_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[151]~97_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~98_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~119_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~120_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~99_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~100_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~121_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~122_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~101_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~123_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~102_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[94]~151_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[94]~171_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[93]~172_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[93]~152_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[92]~153_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[92]~173_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[91]~154_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[91]~174_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[90]~183_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[90]~155_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[89]~156_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[80]~157_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[80]~158_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[89]~159_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\ : std_logic;
SIGNAL \inst5|comb~5_combout\ : std_logic;
SIGNAL \inst5|comb~4_combout\ : std_logic;
SIGNAL \inst5|comb~6_combout\ : std_logic;
SIGNAL \inst5|comb~7_combout\ : std_logic;
SIGNAL \inst5|comb~9_combout\ : std_logic;
SIGNAL \inst5|comb~8_combout\ : std_logic;
SIGNAL \inst5|comb~11_combout\ : std_logic;
SIGNAL \inst5|comb~10_combout\ : std_logic;
SIGNAL \inst5|comb~12_combout\ : std_logic;
SIGNAL \inst5|Equal8~0_combout\ : std_logic;
SIGNAL \inst5|comb~14_combout\ : std_logic;
SIGNAL \inst5|comb~15_combout\ : std_logic;
SIGNAL \inst5|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \inst5|comb~13_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[108]~82_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[108]~83_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[107]~85_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[107]~84_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[106]~87_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[106]~86_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[105]~88_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[105]~89_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[104]~90_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[104]~91_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[103]~93_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[103]~92_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[102]~94_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[102]~95_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[101]~96_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[101]~97_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[118]~128_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[119]~127_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[119]~98_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[118]~99_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[117]~129_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[117]~100_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[116]~130_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[116]~101_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[115]~102_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[115]~131_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[114]~103_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[114]~132_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[113]~104_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[113]~105_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[112]~106_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[100]~108_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[100]~107_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[112]~109_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[130]~122_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[130]~110_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[129]~123_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[128]~112_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[128]~124_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[127]~125_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[127]~113_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[126]~126_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[126]~114_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[125]~115_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[125]~133_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[124]~116_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[124]~134_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[99]~119_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[99]~118_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[123]~135_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[111]~120_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[111]~117_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[123]~121_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \inst4|comb~5_combout\ : std_logic;
SIGNAL \inst4|comb~4_combout\ : std_logic;
SIGNAL \inst4|comb~6_combout\ : std_logic;
SIGNAL \inst4|comb~7_combout\ : std_logic;
SIGNAL \inst4|comb~9_combout\ : std_logic;
SIGNAL \inst4|comb~8_combout\ : std_logic;
SIGNAL \inst4|comb~11_combout\ : std_logic;
SIGNAL \inst4|comb~10_combout\ : std_logic;
SIGNAL \inst4|Equal8~0_combout\ : std_logic;
SIGNAL \inst4|comb~12_combout\ : std_logic;
SIGNAL \inst4|comb~15_combout\ : std_logic;
SIGNAL \inst4|comb~14_combout\ : std_logic;
SIGNAL \inst4|comb~13_combout\ : std_logic;
SIGNAL \inst4|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \inst12|s_led~0_combout\ : std_logic;
SIGNAL \inst12|s_led~1_combout\ : std_logic;
SIGNAL \inst12|s_led~q\ : std_logic;
SIGNAL \inst12|s_count\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|s_divCounter\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \inst13|s_debounceCnt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|S_data\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst3|s_debounceCnt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|decOut_n\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst6|decOut_n\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst5|decOut_n\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst4|decOut_n\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|ALT_INV_s_enable~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

HEX0 <= ww_HEX0;
ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\inst|clkOut~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|clkOut~q\);
\inst2|ALT_INV_s_enable~q\ <= NOT \inst2|s_enable~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|decOut_n\(6),
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|decOut_n\(5),
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|decOut_n\(4),
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|decOut_n\(3),
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|decOut_n\(2),
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|decOut_n\(1),
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|decOut_n\(0),
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|decOut_n\(6),
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|decOut_n\(5),
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|decOut_n\(4),
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|decOut_n\(3),
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|decOut_n\(2),
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|decOut_n\(1),
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|decOut_n\(0),
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|decOut_n\(6),
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|decOut_n\(5),
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|decOut_n\(4),
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|decOut_n\(3),
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|decOut_n\(2),
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|decOut_n\(1),
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|decOut_n\(0),
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|decOut_n\(6),
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|decOut_n\(5),
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|decOut_n\(4),
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|decOut_n\(3),
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|decOut_n\(2),
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|decOut_n\(1),
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|decOut_n\(0),
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\LEDG[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|s_led~q\,
	devoe => ww_devoe,
	o => \LEDG[8]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X55_Y72_N14
\inst|s_divCounter[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[0]~19_combout\ = \inst|s_divCounter\(0) $ (VCC)
-- \inst|s_divCounter[0]~20\ = CARRY(\inst|s_divCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(0),
	datad => VCC,
	combout => \inst|s_divCounter[0]~19_combout\,
	cout => \inst|s_divCounter[0]~20\);

-- Location: LCCOMB_X55_Y71_N24
\inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan0~0_combout\ = (((!\inst|s_divCounter\(17)) # (!\inst|s_divCounter\(16))) # (!\inst|s_divCounter\(18))) # (!\inst|s_divCounter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(15),
	datab => \inst|s_divCounter\(18),
	datac => \inst|s_divCounter\(16),
	datad => \inst|s_divCounter\(17),
	combout => \inst|LessThan0~0_combout\);

-- Location: LCCOMB_X55_Y71_N22
\inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan0~3_combout\ = (!\inst|s_divCounter\(12) & (!\inst|s_divCounter\(9) & (!\inst|s_divCounter\(11) & !\inst|s_divCounter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(12),
	datab => \inst|s_divCounter\(9),
	datac => \inst|s_divCounter\(11),
	datad => \inst|s_divCounter\(10),
	combout => \inst|LessThan0~3_combout\);

-- Location: LCCOMB_X55_Y71_N28
\inst|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan0~4_combout\ = (!\inst|s_divCounter\(14) & ((\inst|LessThan0~3_combout\) # (!\inst|s_divCounter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(13),
	datac => \inst|LessThan0~3_combout\,
	datad => \inst|s_divCounter\(14),
	combout => \inst|LessThan0~4_combout\);

-- Location: LCCOMB_X55_Y72_N2
\inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan0~1_combout\ = (!\inst|s_divCounter\(7) & (!\inst|s_divCounter\(6) & !\inst|s_divCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(7),
	datac => \inst|s_divCounter\(6),
	datad => \inst|s_divCounter\(5),
	combout => \inst|LessThan0~1_combout\);

-- Location: LCCOMB_X55_Y72_N0
\inst|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clkOut~0_combout\ = (\inst|s_divCounter\(2) & (\inst|s_divCounter\(3) & (\inst|s_divCounter\(0) & \inst|s_divCounter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(2),
	datab => \inst|s_divCounter\(3),
	datac => \inst|s_divCounter\(0),
	datad => \inst|s_divCounter\(1),
	combout => \inst|clkOut~0_combout\);

-- Location: LCCOMB_X55_Y72_N12
\inst|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan0~2_combout\ = ((\inst|LessThan0~1_combout\ & ((!\inst|clkOut~0_combout\) # (!\inst|s_divCounter\(4))))) # (!\inst|s_divCounter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(4),
	datab => \inst|LessThan0~1_combout\,
	datac => \inst|s_divCounter\(8),
	datad => \inst|clkOut~0_combout\,
	combout => \inst|LessThan0~2_combout\);

-- Location: LCCOMB_X55_Y71_N26
\inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan0~5_combout\ = (!\inst|LessThan0~0_combout\ & (((\inst|s_divCounter\(13) & !\inst|LessThan0~2_combout\)) # (!\inst|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LessThan0~0_combout\,
	datab => \inst|LessThan0~4_combout\,
	datac => \inst|s_divCounter\(13),
	datad => \inst|LessThan0~2_combout\,
	combout => \inst|LessThan0~5_combout\);

-- Location: FF_X55_Y72_N15
\inst|s_divCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[0]~19_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(0));

-- Location: LCCOMB_X55_Y72_N16
\inst|s_divCounter[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[1]~21_combout\ = (\inst|s_divCounter\(1) & (!\inst|s_divCounter[0]~20\)) # (!\inst|s_divCounter\(1) & ((\inst|s_divCounter[0]~20\) # (GND)))
-- \inst|s_divCounter[1]~22\ = CARRY((!\inst|s_divCounter[0]~20\) # (!\inst|s_divCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(1),
	datad => VCC,
	cin => \inst|s_divCounter[0]~20\,
	combout => \inst|s_divCounter[1]~21_combout\,
	cout => \inst|s_divCounter[1]~22\);

-- Location: FF_X55_Y72_N17
\inst|s_divCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[1]~21_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(1));

-- Location: LCCOMB_X55_Y72_N18
\inst|s_divCounter[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[2]~23_combout\ = (\inst|s_divCounter\(2) & (\inst|s_divCounter[1]~22\ $ (GND))) # (!\inst|s_divCounter\(2) & (!\inst|s_divCounter[1]~22\ & VCC))
-- \inst|s_divCounter[2]~24\ = CARRY((\inst|s_divCounter\(2) & !\inst|s_divCounter[1]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(2),
	datad => VCC,
	cin => \inst|s_divCounter[1]~22\,
	combout => \inst|s_divCounter[2]~23_combout\,
	cout => \inst|s_divCounter[2]~24\);

-- Location: FF_X55_Y72_N19
\inst|s_divCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[2]~23_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(2));

-- Location: LCCOMB_X55_Y72_N20
\inst|s_divCounter[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[3]~25_combout\ = (\inst|s_divCounter\(3) & (!\inst|s_divCounter[2]~24\)) # (!\inst|s_divCounter\(3) & ((\inst|s_divCounter[2]~24\) # (GND)))
-- \inst|s_divCounter[3]~26\ = CARRY((!\inst|s_divCounter[2]~24\) # (!\inst|s_divCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(3),
	datad => VCC,
	cin => \inst|s_divCounter[2]~24\,
	combout => \inst|s_divCounter[3]~25_combout\,
	cout => \inst|s_divCounter[3]~26\);

-- Location: FF_X55_Y72_N21
\inst|s_divCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[3]~25_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(3));

-- Location: LCCOMB_X55_Y72_N22
\inst|s_divCounter[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[4]~27_combout\ = (\inst|s_divCounter\(4) & (\inst|s_divCounter[3]~26\ $ (GND))) # (!\inst|s_divCounter\(4) & (!\inst|s_divCounter[3]~26\ & VCC))
-- \inst|s_divCounter[4]~28\ = CARRY((\inst|s_divCounter\(4) & !\inst|s_divCounter[3]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(4),
	datad => VCC,
	cin => \inst|s_divCounter[3]~26\,
	combout => \inst|s_divCounter[4]~27_combout\,
	cout => \inst|s_divCounter[4]~28\);

-- Location: FF_X55_Y72_N23
\inst|s_divCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[4]~27_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(4));

-- Location: LCCOMB_X55_Y72_N24
\inst|s_divCounter[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[5]~29_combout\ = (\inst|s_divCounter\(5) & (!\inst|s_divCounter[4]~28\)) # (!\inst|s_divCounter\(5) & ((\inst|s_divCounter[4]~28\) # (GND)))
-- \inst|s_divCounter[5]~30\ = CARRY((!\inst|s_divCounter[4]~28\) # (!\inst|s_divCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(5),
	datad => VCC,
	cin => \inst|s_divCounter[4]~28\,
	combout => \inst|s_divCounter[5]~29_combout\,
	cout => \inst|s_divCounter[5]~30\);

-- Location: FF_X55_Y72_N25
\inst|s_divCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[5]~29_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(5));

-- Location: LCCOMB_X55_Y72_N26
\inst|s_divCounter[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[6]~31_combout\ = (\inst|s_divCounter\(6) & (\inst|s_divCounter[5]~30\ $ (GND))) # (!\inst|s_divCounter\(6) & (!\inst|s_divCounter[5]~30\ & VCC))
-- \inst|s_divCounter[6]~32\ = CARRY((\inst|s_divCounter\(6) & !\inst|s_divCounter[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(6),
	datad => VCC,
	cin => \inst|s_divCounter[5]~30\,
	combout => \inst|s_divCounter[6]~31_combout\,
	cout => \inst|s_divCounter[6]~32\);

-- Location: FF_X55_Y72_N27
\inst|s_divCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[6]~31_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(6));

-- Location: LCCOMB_X55_Y72_N28
\inst|s_divCounter[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[7]~33_combout\ = (\inst|s_divCounter\(7) & (!\inst|s_divCounter[6]~32\)) # (!\inst|s_divCounter\(7) & ((\inst|s_divCounter[6]~32\) # (GND)))
-- \inst|s_divCounter[7]~34\ = CARRY((!\inst|s_divCounter[6]~32\) # (!\inst|s_divCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(7),
	datad => VCC,
	cin => \inst|s_divCounter[6]~32\,
	combout => \inst|s_divCounter[7]~33_combout\,
	cout => \inst|s_divCounter[7]~34\);

-- Location: FF_X55_Y72_N29
\inst|s_divCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[7]~33_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(7));

-- Location: LCCOMB_X55_Y72_N30
\inst|s_divCounter[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[8]~35_combout\ = (\inst|s_divCounter\(8) & (\inst|s_divCounter[7]~34\ $ (GND))) # (!\inst|s_divCounter\(8) & (!\inst|s_divCounter[7]~34\ & VCC))
-- \inst|s_divCounter[8]~36\ = CARRY((\inst|s_divCounter\(8) & !\inst|s_divCounter[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(8),
	datad => VCC,
	cin => \inst|s_divCounter[7]~34\,
	combout => \inst|s_divCounter[8]~35_combout\,
	cout => \inst|s_divCounter[8]~36\);

-- Location: FF_X55_Y72_N31
\inst|s_divCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[8]~35_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(8));

-- Location: LCCOMB_X55_Y71_N0
\inst|s_divCounter[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[9]~37_combout\ = (\inst|s_divCounter\(9) & (!\inst|s_divCounter[8]~36\)) # (!\inst|s_divCounter\(9) & ((\inst|s_divCounter[8]~36\) # (GND)))
-- \inst|s_divCounter[9]~38\ = CARRY((!\inst|s_divCounter[8]~36\) # (!\inst|s_divCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(9),
	datad => VCC,
	cin => \inst|s_divCounter[8]~36\,
	combout => \inst|s_divCounter[9]~37_combout\,
	cout => \inst|s_divCounter[9]~38\);

-- Location: FF_X55_Y71_N1
\inst|s_divCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[9]~37_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(9));

-- Location: LCCOMB_X55_Y71_N2
\inst|s_divCounter[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[10]~39_combout\ = (\inst|s_divCounter\(10) & (\inst|s_divCounter[9]~38\ $ (GND))) # (!\inst|s_divCounter\(10) & (!\inst|s_divCounter[9]~38\ & VCC))
-- \inst|s_divCounter[10]~40\ = CARRY((\inst|s_divCounter\(10) & !\inst|s_divCounter[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(10),
	datad => VCC,
	cin => \inst|s_divCounter[9]~38\,
	combout => \inst|s_divCounter[10]~39_combout\,
	cout => \inst|s_divCounter[10]~40\);

-- Location: FF_X55_Y71_N3
\inst|s_divCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[10]~39_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(10));

-- Location: LCCOMB_X55_Y71_N4
\inst|s_divCounter[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[11]~41_combout\ = (\inst|s_divCounter\(11) & (!\inst|s_divCounter[10]~40\)) # (!\inst|s_divCounter\(11) & ((\inst|s_divCounter[10]~40\) # (GND)))
-- \inst|s_divCounter[11]~42\ = CARRY((!\inst|s_divCounter[10]~40\) # (!\inst|s_divCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(11),
	datad => VCC,
	cin => \inst|s_divCounter[10]~40\,
	combout => \inst|s_divCounter[11]~41_combout\,
	cout => \inst|s_divCounter[11]~42\);

-- Location: FF_X55_Y71_N5
\inst|s_divCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[11]~41_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(11));

-- Location: LCCOMB_X55_Y71_N6
\inst|s_divCounter[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[12]~43_combout\ = (\inst|s_divCounter\(12) & (\inst|s_divCounter[11]~42\ $ (GND))) # (!\inst|s_divCounter\(12) & (!\inst|s_divCounter[11]~42\ & VCC))
-- \inst|s_divCounter[12]~44\ = CARRY((\inst|s_divCounter\(12) & !\inst|s_divCounter[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(12),
	datad => VCC,
	cin => \inst|s_divCounter[11]~42\,
	combout => \inst|s_divCounter[12]~43_combout\,
	cout => \inst|s_divCounter[12]~44\);

-- Location: FF_X55_Y71_N7
\inst|s_divCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[12]~43_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(12));

-- Location: LCCOMB_X55_Y71_N8
\inst|s_divCounter[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[13]~45_combout\ = (\inst|s_divCounter\(13) & (!\inst|s_divCounter[12]~44\)) # (!\inst|s_divCounter\(13) & ((\inst|s_divCounter[12]~44\) # (GND)))
-- \inst|s_divCounter[13]~46\ = CARRY((!\inst|s_divCounter[12]~44\) # (!\inst|s_divCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(13),
	datad => VCC,
	cin => \inst|s_divCounter[12]~44\,
	combout => \inst|s_divCounter[13]~45_combout\,
	cout => \inst|s_divCounter[13]~46\);

-- Location: FF_X55_Y71_N9
\inst|s_divCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[13]~45_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(13));

-- Location: LCCOMB_X55_Y71_N10
\inst|s_divCounter[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[14]~47_combout\ = (\inst|s_divCounter\(14) & (\inst|s_divCounter[13]~46\ $ (GND))) # (!\inst|s_divCounter\(14) & (!\inst|s_divCounter[13]~46\ & VCC))
-- \inst|s_divCounter[14]~48\ = CARRY((\inst|s_divCounter\(14) & !\inst|s_divCounter[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(14),
	datad => VCC,
	cin => \inst|s_divCounter[13]~46\,
	combout => \inst|s_divCounter[14]~47_combout\,
	cout => \inst|s_divCounter[14]~48\);

-- Location: FF_X55_Y71_N11
\inst|s_divCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[14]~47_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(14));

-- Location: LCCOMB_X55_Y71_N12
\inst|s_divCounter[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[15]~49_combout\ = (\inst|s_divCounter\(15) & (!\inst|s_divCounter[14]~48\)) # (!\inst|s_divCounter\(15) & ((\inst|s_divCounter[14]~48\) # (GND)))
-- \inst|s_divCounter[15]~50\ = CARRY((!\inst|s_divCounter[14]~48\) # (!\inst|s_divCounter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(15),
	datad => VCC,
	cin => \inst|s_divCounter[14]~48\,
	combout => \inst|s_divCounter[15]~49_combout\,
	cout => \inst|s_divCounter[15]~50\);

-- Location: FF_X55_Y71_N13
\inst|s_divCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[15]~49_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(15));

-- Location: LCCOMB_X55_Y71_N14
\inst|s_divCounter[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[16]~51_combout\ = (\inst|s_divCounter\(16) & (\inst|s_divCounter[15]~50\ $ (GND))) # (!\inst|s_divCounter\(16) & (!\inst|s_divCounter[15]~50\ & VCC))
-- \inst|s_divCounter[16]~52\ = CARRY((\inst|s_divCounter\(16) & !\inst|s_divCounter[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(16),
	datad => VCC,
	cin => \inst|s_divCounter[15]~50\,
	combout => \inst|s_divCounter[16]~51_combout\,
	cout => \inst|s_divCounter[16]~52\);

-- Location: FF_X55_Y71_N15
\inst|s_divCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[16]~51_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(16));

-- Location: LCCOMB_X55_Y71_N16
\inst|s_divCounter[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[17]~53_combout\ = (\inst|s_divCounter\(17) & (!\inst|s_divCounter[16]~52\)) # (!\inst|s_divCounter\(17) & ((\inst|s_divCounter[16]~52\) # (GND)))
-- \inst|s_divCounter[17]~54\ = CARRY((!\inst|s_divCounter[16]~52\) # (!\inst|s_divCounter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|s_divCounter\(17),
	datad => VCC,
	cin => \inst|s_divCounter[16]~52\,
	combout => \inst|s_divCounter[17]~53_combout\,
	cout => \inst|s_divCounter[17]~54\);

-- Location: FF_X55_Y71_N17
\inst|s_divCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[17]~53_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(17));

-- Location: LCCOMB_X55_Y71_N18
\inst|s_divCounter[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|s_divCounter[18]~55_combout\ = \inst|s_divCounter[17]~54\ $ (!\inst|s_divCounter\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|s_divCounter\(18),
	cin => \inst|s_divCounter[17]~54\,
	combout => \inst|s_divCounter[18]~55_combout\);

-- Location: FF_X55_Y71_N19
\inst|s_divCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|s_divCounter[18]~55_combout\,
	sclr => \inst|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|s_divCounter\(18));

-- Location: LCCOMB_X55_Y72_N10
\inst|clkOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clkOut~3_combout\ = (!\inst|s_divCounter\(8) & (!\inst|s_divCounter\(5) & (!\inst|s_divCounter\(6) & \inst|s_divCounter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(8),
	datab => \inst|s_divCounter\(5),
	datac => \inst|s_divCounter\(6),
	datad => \inst|s_divCounter\(12),
	combout => \inst|clkOut~3_combout\);

-- Location: LCCOMB_X55_Y72_N8
\inst|clkOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clkOut~2_combout\ = (\inst|s_divCounter\(7) & (\inst|s_divCounter\(15) & (\inst|s_divCounter\(17) & \inst|s_divCounter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(7),
	datab => \inst|s_divCounter\(15),
	datac => \inst|s_divCounter\(17),
	datad => \inst|s_divCounter\(16),
	combout => \inst|clkOut~2_combout\);

-- Location: LCCOMB_X55_Y72_N6
\inst|clkOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clkOut~1_combout\ = (!\inst|s_divCounter\(11) & (!\inst|s_divCounter\(4) & (!\inst|s_divCounter\(10) & !\inst|s_divCounter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(11),
	datab => \inst|s_divCounter\(4),
	datac => \inst|s_divCounter\(10),
	datad => \inst|s_divCounter\(9),
	combout => \inst|clkOut~1_combout\);

-- Location: LCCOMB_X55_Y72_N4
\inst|clkOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clkOut~4_combout\ = (\inst|clkOut~3_combout\ & (\inst|clkOut~0_combout\ & (\inst|clkOut~2_combout\ & \inst|clkOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|clkOut~3_combout\,
	datab => \inst|clkOut~0_combout\,
	datac => \inst|clkOut~2_combout\,
	datad => \inst|clkOut~1_combout\,
	combout => \inst|clkOut~4_combout\);

-- Location: LCCOMB_X54_Y72_N10
\inst|clkOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clkOut~5_combout\ = (\inst|s_divCounter\(13) & (\inst|LessThan0~3_combout\ & (\inst|LessThan0~2_combout\))) # (!\inst|s_divCounter\(13) & (((\inst|clkOut~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(13),
	datab => \inst|LessThan0~3_combout\,
	datac => \inst|LessThan0~2_combout\,
	datad => \inst|clkOut~4_combout\,
	combout => \inst|clkOut~5_combout\);

-- Location: LCCOMB_X54_Y72_N18
\inst|clkOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clkOut~6_combout\ = (\inst|s_divCounter\(14) & (((!\inst|s_divCounter\(13) & \inst|clkOut~5_combout\)) # (!\inst|LessThan0~0_combout\))) # (!\inst|s_divCounter\(14) & (!\inst|LessThan0~0_combout\ & (\inst|s_divCounter\(13) & 
-- !\inst|clkOut~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(14),
	datab => \inst|LessThan0~0_combout\,
	datac => \inst|s_divCounter\(13),
	datad => \inst|clkOut~5_combout\,
	combout => \inst|clkOut~6_combout\);

-- Location: LCCOMB_X54_Y72_N4
\inst|clkOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clkOut~7_combout\ = (\inst|clkOut~6_combout\ & (\inst|LessThan0~0_combout\ & ((\inst|clkOut~q\) # (!\inst|s_divCounter\(18))))) # (!\inst|clkOut~6_combout\ & (((\inst|clkOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|s_divCounter\(18),
	datab => \inst|LessThan0~0_combout\,
	datac => \inst|clkOut~q\,
	datad => \inst|clkOut~6_combout\,
	combout => \inst|clkOut~7_combout\);

-- Location: LCCOMB_X54_Y72_N6
\inst|clkOut~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|clkOut~feeder_combout\ = \inst|clkOut~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|clkOut~7_combout\,
	combout => \inst|clkOut~feeder_combout\);

-- Location: FF_X54_Y72_N7
\inst|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|clkOut~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|clkOut~q\);

-- Location: CLKCTRL_G12
\inst|clkOut~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|clkOut~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|clkOut~clkctrl_outclk\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X89_Y39_N24
\inst3|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \inst3|s_dirtyIn~0_combout\);

-- Location: FF_X89_Y39_N25
\inst3|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst3|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|s_dirtyIn~q\);

-- Location: LCCOMB_X89_Y39_N22
\inst3|s_previousIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|s_previousIn~feeder_combout\ = \inst3|s_dirtyIn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|s_dirtyIn~q\,
	combout => \inst3|s_previousIn~feeder_combout\);

-- Location: FF_X89_Y39_N23
\inst3|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst3|s_previousIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|s_previousIn~q\);

-- Location: LCCOMB_X89_Y39_N8
\inst3|s_debounceCnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|s_debounceCnt[0]~0_combout\ = (\inst3|s_previousIn~q\ & (\inst3|s_debounceCnt\(1) & (!\inst3|s_debounceCnt\(0) & \inst3|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_previousIn~q\,
	datab => \inst3|s_debounceCnt\(1),
	datac => \inst3|s_debounceCnt\(0),
	datad => \inst3|s_dirtyIn~q\,
	combout => \inst3|s_debounceCnt[0]~0_combout\);

-- Location: FF_X89_Y39_N9
\inst3|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst3|s_debounceCnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|s_debounceCnt\(0));

-- Location: LCCOMB_X89_Y39_N28
\inst3|s_debounceCnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|s_debounceCnt[1]~1_combout\ = (!\inst3|s_previousIn~q\ & (\inst3|s_dirtyIn~q\ & ((!\inst3|s_debounceCnt\(1)) # (!\inst3|s_debounceCnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_previousIn~q\,
	datab => \inst3|s_debounceCnt\(0),
	datac => \inst3|s_debounceCnt\(1),
	datad => \inst3|s_dirtyIn~q\,
	combout => \inst3|s_debounceCnt[1]~1_combout\);

-- Location: FF_X89_Y39_N29
\inst3|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst3|s_debounceCnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|s_debounceCnt\(1));

-- Location: LCCOMB_X89_Y39_N14
\inst3|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|s_pulsedOut~0_combout\ = (\inst3|s_previousIn~q\ & (!\inst3|s_debounceCnt\(1) & (\inst3|s_debounceCnt\(0) & \inst3|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_previousIn~q\,
	datab => \inst3|s_debounceCnt\(1),
	datac => \inst3|s_debounceCnt\(0),
	datad => \inst3|s_dirtyIn~q\,
	combout => \inst3|s_pulsedOut~0_combout\);

-- Location: FF_X89_Y39_N15
\inst3|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst3|s_pulsedOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|s_pulsedOut~q\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X114_Y53_N4
\inst13|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|s_dirtyIn~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[1]~input_o\,
	combout => \inst13|s_dirtyIn~0_combout\);

-- Location: FF_X89_Y39_N27
\inst13|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	asdata => \inst13|s_dirtyIn~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|s_dirtyIn~q\);

-- Location: FF_X89_Y39_N21
\inst13|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	asdata => \inst13|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|s_previousIn~q\);

-- Location: LCCOMB_X89_Y39_N18
\inst13|s_debounceCnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|s_debounceCnt[0]~0_combout\ = (\inst13|s_dirtyIn~q\ & (\inst13|s_debounceCnt\(1) & (!\inst13|s_debounceCnt\(0) & \inst13|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|s_dirtyIn~q\,
	datab => \inst13|s_debounceCnt\(1),
	datac => \inst13|s_debounceCnt\(0),
	datad => \inst13|s_previousIn~q\,
	combout => \inst13|s_debounceCnt[0]~0_combout\);

-- Location: FF_X89_Y39_N19
\inst13|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst13|s_debounceCnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|s_debounceCnt\(0));

-- Location: LCCOMB_X89_Y39_N2
\inst13|s_debounceCnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|s_debounceCnt[1]~1_combout\ = (\inst13|s_dirtyIn~q\ & (!\inst13|s_previousIn~q\ & ((!\inst13|s_debounceCnt\(1)) # (!\inst13|s_debounceCnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|s_dirtyIn~q\,
	datab => \inst13|s_debounceCnt\(0),
	datac => \inst13|s_debounceCnt\(1),
	datad => \inst13|s_previousIn~q\,
	combout => \inst13|s_debounceCnt[1]~1_combout\);

-- Location: FF_X89_Y39_N3
\inst13|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst13|s_debounceCnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|s_debounceCnt\(1));

-- Location: LCCOMB_X89_Y39_N16
\inst13|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst13|s_pulsedOut~0_combout\ = (!\inst13|s_debounceCnt\(1) & (\inst13|s_previousIn~q\ & (\inst13|s_dirtyIn~q\ & \inst13|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|s_debounceCnt\(1),
	datab => \inst13|s_previousIn~q\,
	datac => \inst13|s_dirtyIn~q\,
	datad => \inst13|s_debounceCnt\(0),
	combout => \inst13|s_pulsedOut~0_combout\);

-- Location: FF_X89_Y39_N17
\inst13|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst13|s_pulsedOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|s_pulsedOut~q\);

-- Location: LCCOMB_X91_Y39_N6
\inst12|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~0_combout\ = \inst12|s_count\(0) $ (GND)
-- \inst12|Add0~1\ = CARRY(!\inst12|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|s_count\(0),
	datad => VCC,
	combout => \inst12|Add0~0_combout\,
	cout => \inst12|Add0~1\);

-- Location: LCCOMB_X90_Y39_N6
\inst12|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~2_combout\ = (!\inst12|Add0~0_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datab => \inst12|s_start~q\,
	datad => \inst12|Add0~0_combout\,
	combout => \inst12|Add0~2_combout\);

-- Location: LCCOMB_X90_Y39_N22
\inst12|s_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|s_count[0]~0_combout\ = (\inst12|s_start~q\ & (((!\inst13|s_pulsedOut~q\ & !\inst12|Equal0~3_combout\)))) # (!\inst12|s_start~q\ & (\inst3|s_pulsedOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datab => \inst12|s_start~q\,
	datac => \inst13|s_pulsedOut~q\,
	datad => \inst12|Equal0~3_combout\,
	combout => \inst12|s_count[0]~0_combout\);

-- Location: FF_X90_Y39_N7
\inst12|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~2_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(0));

-- Location: LCCOMB_X91_Y39_N8
\inst12|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~3_combout\ = (\inst12|s_count\(1) & (!\inst12|Add0~1\)) # (!\inst12|s_count\(1) & (\inst12|Add0~1\ & VCC))
-- \inst12|Add0~4\ = CARRY((\inst12|s_count\(1) & !\inst12|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|s_count\(1),
	datad => VCC,
	cin => \inst12|Add0~1\,
	combout => \inst12|Add0~3_combout\,
	cout => \inst12|Add0~4\);

-- Location: LCCOMB_X91_Y39_N4
\inst12|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~5_combout\ = (!\inst12|Add0~3_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|s_pulsedOut~q\,
	datac => \inst12|Add0~3_combout\,
	datad => \inst12|s_start~q\,
	combout => \inst12|Add0~5_combout\);

-- Location: FF_X91_Y39_N5
\inst12|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~5_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(1));

-- Location: LCCOMB_X91_Y39_N10
\inst12|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~6_combout\ = (\inst12|s_count\(2) & (\inst12|Add0~4\ $ (GND))) # (!\inst12|s_count\(2) & ((GND) # (!\inst12|Add0~4\)))
-- \inst12|Add0~7\ = CARRY((!\inst12|Add0~4\) # (!\inst12|s_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_count\(2),
	datad => VCC,
	cin => \inst12|Add0~4\,
	combout => \inst12|Add0~6_combout\,
	cout => \inst12|Add0~7\);

-- Location: LCCOMB_X90_Y39_N0
\inst12|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~8_combout\ = (!\inst12|Add0~6_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datac => \inst12|Add0~6_combout\,
	datad => \inst12|s_start~q\,
	combout => \inst12|Add0~8_combout\);

-- Location: FF_X90_Y39_N1
\inst12|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~8_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(2));

-- Location: LCCOMB_X91_Y39_N12
\inst12|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~9_combout\ = (\inst12|s_count\(3) & (!\inst12|Add0~7\)) # (!\inst12|s_count\(3) & (\inst12|Add0~7\ & VCC))
-- \inst12|Add0~10\ = CARRY((\inst12|s_count\(3) & !\inst12|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_count\(3),
	datad => VCC,
	cin => \inst12|Add0~7\,
	combout => \inst12|Add0~9_combout\,
	cout => \inst12|Add0~10\);

-- Location: LCCOMB_X90_Y39_N14
\inst12|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~11_combout\ = (!\inst12|Add0~9_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datac => \inst12|Add0~9_combout\,
	datad => \inst12|s_start~q\,
	combout => \inst12|Add0~11_combout\);

-- Location: FF_X90_Y39_N15
\inst12|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~11_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(3));

-- Location: LCCOMB_X91_Y39_N14
\inst12|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~12_combout\ = (\inst12|s_count\(4) & ((GND) # (!\inst12|Add0~10\))) # (!\inst12|s_count\(4) & (\inst12|Add0~10\ $ (GND)))
-- \inst12|Add0~13\ = CARRY((\inst12|s_count\(4)) # (!\inst12|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_count\(4),
	datad => VCC,
	cin => \inst12|Add0~10\,
	combout => \inst12|Add0~12_combout\,
	cout => \inst12|Add0~13\);

-- Location: LCCOMB_X90_Y39_N10
\inst12|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~20_combout\ = (\inst12|Add0~12_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datac => \inst12|Add0~12_combout\,
	datad => \inst12|s_start~q\,
	combout => \inst12|Add0~20_combout\);

-- Location: FF_X90_Y39_N11
\inst12|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~20_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(4));

-- Location: LCCOMB_X91_Y39_N16
\inst12|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~14_combout\ = (\inst12|s_count\(5) & (!\inst12|Add0~13\)) # (!\inst12|s_count\(5) & (\inst12|Add0~13\ & VCC))
-- \inst12|Add0~15\ = CARRY((\inst12|s_count\(5) & !\inst12|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|s_count\(5),
	datad => VCC,
	cin => \inst12|Add0~13\,
	combout => \inst12|Add0~14_combout\,
	cout => \inst12|Add0~15\);

-- Location: LCCOMB_X91_Y39_N2
\inst12|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~16_combout\ = (!\inst12|Add0~14_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|s_start~q\,
	datac => \inst3|s_pulsedOut~q\,
	datad => \inst12|Add0~14_combout\,
	combout => \inst12|Add0~16_combout\);

-- Location: FF_X91_Y39_N3
\inst12|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~16_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(5));

-- Location: LCCOMB_X91_Y39_N18
\inst12|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~17_combout\ = (\inst12|s_count\(6) & (\inst12|Add0~15\ $ (GND))) # (!\inst12|s_count\(6) & ((GND) # (!\inst12|Add0~15\)))
-- \inst12|Add0~18\ = CARRY((!\inst12|Add0~15\) # (!\inst12|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|s_count\(6),
	datad => VCC,
	cin => \inst12|Add0~15\,
	combout => \inst12|Add0~17_combout\,
	cout => \inst12|Add0~18\);

-- Location: LCCOMB_X91_Y39_N0
\inst12|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~19_combout\ = (!\inst12|Add0~17_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|s_start~q\,
	datac => \inst3|s_pulsedOut~q\,
	datad => \inst12|Add0~17_combout\,
	combout => \inst12|Add0~19_combout\);

-- Location: FF_X91_Y39_N1
\inst12|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~19_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(6));

-- Location: LCCOMB_X91_Y39_N20
\inst12|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~21_combout\ = (\inst12|s_count\(7) & (\inst12|Add0~18\ & VCC)) # (!\inst12|s_count\(7) & (!\inst12|Add0~18\))
-- \inst12|Add0~22\ = CARRY((!\inst12|s_count\(7) & !\inst12|Add0~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|s_count\(7),
	datad => VCC,
	cin => \inst12|Add0~18\,
	combout => \inst12|Add0~21_combout\,
	cout => \inst12|Add0~22\);

-- Location: LCCOMB_X90_Y39_N28
\inst12|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~23_combout\ = (\inst12|Add0~21_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datac => \inst12|Add0~21_combout\,
	datad => \inst12|s_start~q\,
	combout => \inst12|Add0~23_combout\);

-- Location: FF_X90_Y39_N29
\inst12|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~23_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(7));

-- Location: LCCOMB_X90_Y39_N30
\inst12|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal0~1_combout\ = (!\inst12|s_count\(4) & (!\inst12|s_count\(7) & (\inst12|s_count\(6) & \inst12|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_count\(4),
	datab => \inst12|s_count\(7),
	datac => \inst12|s_count\(6),
	datad => \inst12|s_count\(5),
	combout => \inst12|Equal0~1_combout\);

-- Location: LCCOMB_X90_Y39_N8
\inst12|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal0~0_combout\ = (\inst12|s_count\(0) & (\inst12|s_count\(2) & (\inst12|s_count\(3) & \inst12|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_count\(0),
	datab => \inst12|s_count\(2),
	datac => \inst12|s_count\(3),
	datad => \inst12|s_count\(1),
	combout => \inst12|Equal0~0_combout\);

-- Location: LCCOMB_X91_Y39_N22
\inst12|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~24_combout\ = (\inst12|s_count\(8) & (\inst12|Add0~22\ $ (GND))) # (!\inst12|s_count\(8) & ((GND) # (!\inst12|Add0~22\)))
-- \inst12|Add0~25\ = CARRY((!\inst12|Add0~22\) # (!\inst12|s_count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|s_count\(8),
	datad => VCC,
	cin => \inst12|Add0~22\,
	combout => \inst12|Add0~24_combout\,
	cout => \inst12|Add0~25\);

-- Location: LCCOMB_X90_Y39_N18
\inst12|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~35_combout\ = (!\inst12|Add0~24_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datab => \inst12|s_start~q\,
	datad => \inst12|Add0~24_combout\,
	combout => \inst12|Add0~35_combout\);

-- Location: FF_X90_Y39_N19
\inst12|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~35_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(8));

-- Location: LCCOMB_X91_Y39_N24
\inst12|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~26_combout\ = (\inst12|s_count\(9) & (!\inst12|Add0~25\)) # (!\inst12|s_count\(9) & (\inst12|Add0~25\ & VCC))
-- \inst12|Add0~27\ = CARRY((\inst12|s_count\(9) & !\inst12|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_count\(9),
	datad => VCC,
	cin => \inst12|Add0~25\,
	combout => \inst12|Add0~26_combout\,
	cout => \inst12|Add0~27\);

-- Location: LCCOMB_X90_Y39_N12
\inst12|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~36_combout\ = (!\inst12|Add0~26_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datab => \inst12|s_start~q\,
	datad => \inst12|Add0~26_combout\,
	combout => \inst12|Add0~36_combout\);

-- Location: FF_X90_Y39_N13
\inst12|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~36_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(9));

-- Location: LCCOMB_X91_Y39_N26
\inst12|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~28_combout\ = (\inst12|s_count\(10) & (\inst12|Add0~27\ $ (GND))) # (!\inst12|s_count\(10) & ((GND) # (!\inst12|Add0~27\)))
-- \inst12|Add0~29\ = CARRY((!\inst12|Add0~27\) # (!\inst12|s_count\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_count\(10),
	datad => VCC,
	cin => \inst12|Add0~27\,
	combout => \inst12|Add0~28_combout\,
	cout => \inst12|Add0~29\);

-- Location: LCCOMB_X90_Y39_N26
\inst12|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~37_combout\ = (!\inst12|Add0~28_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datab => \inst12|s_start~q\,
	datad => \inst12|Add0~28_combout\,
	combout => \inst12|Add0~37_combout\);

-- Location: FF_X90_Y39_N27
\inst12|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~37_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(10));

-- Location: LCCOMB_X90_Y39_N2
\inst12|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal0~2_combout\ = (\inst12|s_count\(9) & (!\inst12|s_count\(11) & (\inst12|s_count\(10) & \inst12|s_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_count\(9),
	datab => \inst12|s_count\(11),
	datac => \inst12|s_count\(10),
	datad => \inst12|s_count\(8),
	combout => \inst12|Equal0~2_combout\);

-- Location: LCCOMB_X90_Y39_N20
\inst12|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Equal0~3_combout\ = (\inst12|Equal0~1_combout\ & (\inst12|s_count\(12) & (\inst12|Equal0~0_combout\ & \inst12|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|Equal0~1_combout\,
	datab => \inst12|s_count\(12),
	datac => \inst12|Equal0~0_combout\,
	datad => \inst12|Equal0~2_combout\,
	combout => \inst12|Equal0~3_combout\);

-- Location: LCCOMB_X90_Y39_N24
\inst12|s_start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|s_start~0_combout\ = (\inst13|s_pulsedOut~q\ & (((!\inst12|s_start~q\ & !\inst3|s_pulsedOut~q\)))) # (!\inst13|s_pulsedOut~q\ & (!\inst12|Equal0~3_combout\ & (\inst12|s_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|s_pulsedOut~q\,
	datab => \inst12|Equal0~3_combout\,
	datac => \inst12|s_start~q\,
	datad => \inst3|s_pulsedOut~q\,
	combout => \inst12|s_start~0_combout\);

-- Location: FF_X90_Y39_N25
\inst12|s_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|s_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_start~q\);

-- Location: LCCOMB_X91_Y39_N28
\inst12|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~30_combout\ = (\inst12|s_count\(11) & (\inst12|Add0~29\ & VCC)) # (!\inst12|s_count\(11) & (!\inst12|Add0~29\))
-- \inst12|Add0~31\ = CARRY((!\inst12|s_count\(11) & !\inst12|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_count\(11),
	datad => VCC,
	cin => \inst12|Add0~29\,
	combout => \inst12|Add0~30_combout\,
	cout => \inst12|Add0~31\);

-- Location: LCCOMB_X90_Y39_N16
\inst12|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~38_combout\ = (\inst12|Add0~30_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datab => \inst12|s_start~q\,
	datad => \inst12|Add0~30_combout\,
	combout => \inst12|Add0~38_combout\);

-- Location: FF_X90_Y39_N17
\inst12|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~38_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(11));

-- Location: LCCOMB_X91_Y39_N30
\inst12|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~32_combout\ = \inst12|s_count\(12) $ (!\inst12|Add0~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst12|s_count\(12),
	cin => \inst12|Add0~31\,
	combout => \inst12|Add0~32_combout\);

-- Location: LCCOMB_X90_Y39_N4
\inst12|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|Add0~34_combout\ = (!\inst12|Add0~32_combout\ & ((\inst12|s_start~q\) # (!\inst3|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|s_pulsedOut~q\,
	datac => \inst12|Add0~32_combout\,
	datad => \inst12|s_start~q\,
	combout => \inst12|Add0~34_combout\);

-- Location: FF_X90_Y39_N5
\inst12|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|Add0~34_combout\,
	ena => \inst12|s_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_count\(12));

-- Location: LCCOMB_X89_Y39_N4
\inst2|S_data[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[12]~2_combout\ = !\inst12|s_count\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|s_count\(12),
	combout => \inst2|S_data[12]~2_combout\);

-- Location: LCCOMB_X89_Y39_N12
\inst2|s_enable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|s_enable~0_combout\ = \inst3|s_pulsedOut~q\ $ (\inst2|s_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|s_pulsedOut~q\,
	datac => \inst2|s_enable~q\,
	combout => \inst2|s_enable~0_combout\);

-- Location: FF_X89_Y39_N13
\inst2|s_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|s_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|s_enable~q\);

-- Location: FF_X89_Y39_N5
\inst2|S_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[12]~2_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(12));

-- Location: FF_X91_Y39_N7
\inst2|S_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	asdata => \inst12|s_count\(11),
	sload => VCC,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(11));

-- Location: LCCOMB_X92_Y39_N24
\inst2|S_data[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[10]~3_combout\ = !\inst12|s_count\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|s_count\(10),
	combout => \inst2|S_data[10]~3_combout\);

-- Location: FF_X92_Y39_N25
\inst2|S_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[10]~3_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(10));

-- Location: LCCOMB_X88_Y39_N20
\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \inst2|S_data\(10) $ (VCC)
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\inst2|S_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(10),
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X88_Y39_N22
\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\inst2|S_data\(11) & (\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\inst2|S_data\(11) & 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\inst2|S_data\(11) & !\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(11),
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X88_Y39_N24
\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\inst2|S_data\(12) & (\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\inst2|S_data\(12) & 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\inst2|S_data\(12) & !\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(12),
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X88_Y39_N26
\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X88_Y39_N10
\inst1|Mod2|auto_generated|divider|divider|StageOut[42]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[42]~165_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[42]~165_combout\);

-- Location: LCCOMB_X89_Y39_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[42]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[42]~164_combout\ = (\inst2|S_data\(12) & \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(12),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[42]~164_combout\);

-- Location: LCCOMB_X89_Y39_N20
\inst1|Mod2|auto_generated|divider|divider|StageOut[41]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[41]~166_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \inst2|S_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst2|S_data\(11),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[41]~166_combout\);

-- Location: LCCOMB_X89_Y39_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[41]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[41]~167_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[41]~167_combout\);

-- Location: LCCOMB_X89_Y39_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[40]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[40]~169_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[40]~169_combout\);

-- Location: LCCOMB_X88_Y39_N16
\inst1|Mod2|auto_generated|divider|divider|StageOut[40]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[40]~168_combout\ = (\inst2|S_data\(10) & \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(10),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[40]~168_combout\);

-- Location: LCCOMB_X92_Y39_N26
\inst2|S_data[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[9]~4_combout\ = !\inst12|s_count\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|s_count\(9),
	combout => \inst2|S_data[9]~4_combout\);

-- Location: FF_X92_Y39_N27
\inst2|S_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[9]~4_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(9));

-- Location: LCCOMB_X88_Y39_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[39]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[39]~171_combout\ = (\inst2|S_data\(9) & !\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(9),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[39]~171_combout\);

-- Location: LCCOMB_X88_Y39_N14
\inst1|Mod2|auto_generated|divider|divider|StageOut[39]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[39]~170_combout\ = (\inst2|S_data\(9) & \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(9),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[39]~170_combout\);

-- Location: LCCOMB_X88_Y39_N0
\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\inst1|Mod2|auto_generated|divider|divider|StageOut[39]~171_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[39]~170_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[39]~171_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[39]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[39]~171_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[39]~170_combout\,
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X88_Y39_N2
\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[40]~169_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[40]~168_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[40]~169_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[40]~168_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[40]~169_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[40]~168_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[40]~169_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[40]~168_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X88_Y39_N4
\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[41]~166_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[41]~167_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[41]~166_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[41]~167_combout\)))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[41]~166_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[41]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[41]~166_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[41]~167_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X88_Y39_N6
\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[42]~165_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[42]~164_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[42]~165_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[42]~164_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[42]~165_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[42]~164_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[42]~165_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[42]~164_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X88_Y39_N8
\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X88_Y39_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\inst2|S_data\(12))) 
-- # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(12),
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301_combout\);

-- Location: LCCOMB_X87_Y39_N8
\inst1|Mod2|auto_generated|divider|divider|StageOut[56]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[56]~172_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[56]~172_combout\);

-- Location: LCCOMB_X87_Y39_N22
\inst1|Mod2|auto_generated|divider|divider|StageOut[55]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[55]~173_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[55]~173_combout\);

-- Location: LCCOMB_X88_Y39_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\inst2|S_data\(11)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst2|S_data\(11),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302_combout\);

-- Location: LCCOMB_X86_Y39_N16
\inst1|Mod2|auto_generated|divider|divider|StageOut[54]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[54]~174_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[54]~174_combout\);

-- Location: LCCOMB_X88_Y39_N18
\inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\inst2|S_data\(10))) 
-- # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(10),
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303_combout\);

-- Location: LCCOMB_X87_Y39_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[53]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[53]~176_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[53]~176_combout\);

-- Location: LCCOMB_X87_Y39_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[53]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[53]~175_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \inst2|S_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \inst2|S_data\(9),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[53]~175_combout\);

-- Location: LCCOMB_X92_Y39_N12
\inst2|S_data[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[8]~5_combout\ = !\inst12|s_count\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|s_count\(8),
	combout => \inst2|S_data[8]~5_combout\);

-- Location: FF_X92_Y39_N13
\inst2|S_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[8]~5_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(8));

-- Location: LCCOMB_X87_Y39_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[52]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[52]~178_combout\ = (\inst2|S_data\(8) & !\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(8),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[52]~178_combout\);

-- Location: LCCOMB_X87_Y39_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[52]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[52]~177_combout\ = (\inst2|S_data\(8) & \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(8),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[52]~177_combout\);

-- Location: LCCOMB_X87_Y39_N10
\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\inst1|Mod2|auto_generated|divider|divider|StageOut[52]~178_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[52]~177_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[52]~178_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[52]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[52]~178_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[52]~177_combout\,
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X87_Y39_N12
\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[53]~176_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[53]~175_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[53]~176_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[53]~175_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[53]~176_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[53]~175_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[53]~176_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[53]~175_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X87_Y39_N14
\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[54]~174_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[54]~174_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303_combout\)))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[54]~174_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[54]~174_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X87_Y39_N16
\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[55]~173_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[55]~173_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[55]~173_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[55]~173_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X87_Y39_N18
\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[56]~172_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[56]~172_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[56]~172_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[56]~172_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X87_Y39_N20
\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X86_Y40_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~179_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~179_combout\);

-- Location: LCCOMB_X87_Y39_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[56]~301_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259_combout\);

-- Location: LCCOMB_X87_Y39_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[55]~302_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260_combout\);

-- Location: LCCOMB_X86_Y40_N22
\inst1|Mod2|auto_generated|divider|divider|StageOut[69]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[69]~180_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[69]~180_combout\);

-- Location: LCCOMB_X87_Y39_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[54]~303_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261_combout\);

-- Location: LCCOMB_X87_Y40_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[68]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout\);

-- Location: LCCOMB_X87_Y39_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\inst2|S_data\(9)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \inst2|S_data\(9),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304_combout\);

-- Location: LCCOMB_X86_Y40_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[67]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout\);

-- Location: LCCOMB_X87_Y40_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[66]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout\);

-- Location: LCCOMB_X87_Y40_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[66]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[66]~183_combout\ = (\inst2|S_data\(8) & \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(8),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[66]~183_combout\);

-- Location: FF_X91_Y39_N19
\inst2|S_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	asdata => \inst12|s_count\(7),
	sload => VCC,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(7));

-- Location: LCCOMB_X86_Y40_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[65]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[65]~185_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \inst2|S_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \inst2|S_data\(7),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[65]~185_combout\);

-- Location: LCCOMB_X86_Y40_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[65]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \inst2|S_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \inst2|S_data\(7),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout\);

-- Location: LCCOMB_X86_Y40_N8
\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\inst1|Mod2|auto_generated|divider|divider|StageOut[65]~185_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[65]~185_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[65]~185_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout\,
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X86_Y40_N10
\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[66]~183_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[66]~183_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[66]~183_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[66]~183_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X86_Y40_N12
\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout\)))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X86_Y40_N14
\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X86_Y40_N16
\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[69]~180_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[69]~180_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[69]~180_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[69]~180_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X86_Y40_N18
\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~179_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~179_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~179_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~179_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X86_Y40_N20
\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X87_Y40_N14
\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~187_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~187_combout\);

-- Location: LCCOMB_X86_Y40_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[70]~259_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262_combout\);

-- Location: LCCOMB_X86_Y40_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[69]~260_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263_combout\);

-- Location: LCCOMB_X88_Y40_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[83]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[83]~188_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[83]~188_combout\);

-- Location: LCCOMB_X87_Y40_N8
\inst1|Mod2|auto_generated|divider|divider|StageOut[82]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[82]~189_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[82]~189_combout\);

-- Location: LCCOMB_X87_Y40_N18
\inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[68]~261_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264_combout\);

-- Location: LCCOMB_X86_Y40_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[67]~304_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265_combout\);

-- Location: LCCOMB_X87_Y40_N22
\inst1|Mod2|auto_generated|divider|divider|StageOut[81]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[81]~190_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[81]~190_combout\);

-- Location: LCCOMB_X87_Y40_N16
\inst1|Mod2|auto_generated|divider|divider|StageOut[80]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[80]~191_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[80]~191_combout\);

-- Location: LCCOMB_X87_Y40_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\inst2|S_data\(8)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \inst2|S_data\(8),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305_combout\);

-- Location: LCCOMB_X87_Y40_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[79]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[79]~193_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[79]~193_combout\);

-- Location: LCCOMB_X87_Y40_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[79]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout\ = (\inst2|S_data\(7) & \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(7),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout\);

-- Location: LCCOMB_X92_Y39_N6
\inst2|S_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[6]~6_combout\ = !\inst12|s_count\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|s_count\(6),
	combout => \inst2|S_data[6]~6_combout\);

-- Location: FF_X92_Y39_N7
\inst2|S_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[6]~6_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(6));

-- Location: LCCOMB_X88_Y40_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[78]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[78]~194_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst2|S_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst2|S_data\(6),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[78]~194_combout\);

-- Location: LCCOMB_X88_Y40_N8
\inst1|Mod2|auto_generated|divider|divider|StageOut[78]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[78]~195_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst2|S_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst2|S_data\(6),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[78]~195_combout\);

-- Location: LCCOMB_X88_Y40_N10
\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\inst1|Mod2|auto_generated|divider|divider|StageOut[78]~194_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[78]~195_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[78]~194_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[78]~195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[78]~194_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[78]~195_combout\,
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X88_Y40_N12
\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[79]~193_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[79]~193_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[79]~193_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[79]~193_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X88_Y40_N14
\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[80]~191_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[80]~191_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305_combout\)))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[80]~191_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[80]~191_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X88_Y40_N16
\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[81]~190_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[81]~190_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[81]~190_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[81]~190_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X88_Y40_N18
\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[82]~189_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[82]~189_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[82]~189_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[82]~189_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X88_Y40_N20
\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[83]~188_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[83]~188_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[83]~188_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[83]~188_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X88_Y40_N22
\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~187_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~187_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~187_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~187_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X88_Y40_N24
\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X87_Y40_N20
\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[84]~262_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266_combout\);

-- Location: LCCOMB_X90_Y40_N16
\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~196_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~196_combout\);

-- Location: LCCOMB_X88_Y40_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[83]~263_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267_combout\);

-- Location: LCCOMB_X89_Y40_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[97]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[97]~197_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[97]~197_combout\);

-- Location: LCCOMB_X88_Y40_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[96]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[96]~198_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[96]~198_combout\);

-- Location: LCCOMB_X87_Y40_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[82]~264_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268_combout\);

-- Location: LCCOMB_X87_Y40_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[81]~265_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269_combout\);

-- Location: LCCOMB_X89_Y40_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[95]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[95]~199_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[95]~199_combout\);

-- Location: LCCOMB_X88_Y40_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[80]~305_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270_combout\);

-- Location: LCCOMB_X89_Y40_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[94]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[94]~200_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[94]~200_combout\);

-- Location: LCCOMB_X87_Y40_N10
\inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\inst2|S_data\(7)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst2|S_data\(7),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306_combout\);

-- Location: LCCOMB_X90_Y40_N18
\inst1|Mod2|auto_generated|divider|divider|StageOut[93]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[93]~201_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[93]~201_combout\);

-- Location: LCCOMB_X89_Y40_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[92]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[92]~203_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[92]~203_combout\);

-- Location: LCCOMB_X90_Y40_N8
\inst1|Mod2|auto_generated|divider|divider|StageOut[92]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[92]~202_combout\ = (\inst2|S_data\(6) & \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(6),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[92]~202_combout\);

-- Location: LCCOMB_X92_Y39_N20
\inst2|S_data[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[5]~7_combout\ = !\inst12|s_count\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|s_count\(5),
	combout => \inst2|S_data[5]~7_combout\);

-- Location: FF_X92_Y39_N21
\inst2|S_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[5]~7_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(5));

-- Location: LCCOMB_X89_Y40_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[91]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[91]~204_combout\ = (\inst2|S_data\(5) & \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(5),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[91]~204_combout\);

-- Location: LCCOMB_X89_Y40_N10
\inst1|Mod2|auto_generated|divider|divider|StageOut[91]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[91]~205_combout\ = (\inst2|S_data\(5) & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(5),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[91]~205_combout\);

-- Location: LCCOMB_X89_Y40_N14
\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\inst1|Mod2|auto_generated|divider|divider|StageOut[91]~204_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[91]~205_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[91]~204_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[91]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[91]~204_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[91]~205_combout\,
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X89_Y40_N16
\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[92]~203_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[92]~202_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[92]~203_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[92]~202_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[92]~203_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[92]~202_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[92]~203_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[92]~202_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X89_Y40_N18
\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[93]~201_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[93]~201_combout\)))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[93]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[93]~201_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X89_Y40_N20
\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[94]~200_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[94]~200_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[94]~200_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[94]~200_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X89_Y40_N22
\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[95]~199_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[95]~199_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[95]~199_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[95]~199_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X89_Y40_N24
\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[96]~198_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[96]~198_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[96]~198_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[96]~198_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X89_Y40_N26
\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[97]~197_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[97]~197_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[97]~197_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[97]~197_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X89_Y40_N28
\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~196_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~196_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~196_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~196_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X89_Y40_N30
\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X90_Y40_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[98]~266_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271_combout\);

-- Location: LCCOMB_X90_Y40_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\);

-- Location: LCCOMB_X88_Y40_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[97]~267_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272_combout\);

-- Location: LCCOMB_X91_Y40_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[111]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[111]~207_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[111]~207_combout\);

-- Location: LCCOMB_X87_Y40_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[96]~268_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273_combout\);

-- Location: LCCOMB_X91_Y40_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[110]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[110]~208_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[110]~208_combout\);

-- Location: LCCOMB_X89_Y40_N8
\inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[95]~269_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274_combout\);

-- Location: LCCOMB_X90_Y40_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[109]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[109]~209_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[109]~209_combout\);

-- Location: LCCOMB_X88_Y40_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[94]~270_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275_combout\);

-- Location: LCCOMB_X91_Y40_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[108]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[108]~210_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[108]~210_combout\);

-- Location: LCCOMB_X90_Y40_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[93]~306_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276_combout\);

-- Location: LCCOMB_X90_Y40_N14
\inst1|Mod2|auto_generated|divider|divider|StageOut[107]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[107]~211_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[107]~211_combout\);

-- Location: LCCOMB_X90_Y40_N20
\inst1|Mod2|auto_generated|divider|divider|StageOut[106]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[106]~212_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[106]~212_combout\);

-- Location: LCCOMB_X90_Y40_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\inst2|S_data\(6)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst2|S_data\(6),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307_combout\);

-- Location: LCCOMB_X92_Y40_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~213_combout\ = (\inst2|S_data\(5) & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(5),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~213_combout\);

-- Location: LCCOMB_X92_Y40_N22
\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~214_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~214_combout\);

-- Location: FF_X91_Y39_N31
\inst2|S_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	asdata => \inst12|s_count\(4),
	sload => VCC,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(4));

-- Location: LCCOMB_X91_Y38_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~216_combout\ = (\inst2|S_data\(4) & !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(4),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~216_combout\);

-- Location: LCCOMB_X90_Y40_N22
\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~215_combout\ = (\inst2|S_data\(4) & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(4),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~215_combout\);

-- Location: LCCOMB_X91_Y40_N2
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~216_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~215_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~216_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[104]~215_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[104]~215_combout\,
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X91_Y40_N4
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~213_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~214_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~213_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~214_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~213_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[105]~214_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~213_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[105]~214_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X91_Y40_N6
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[106]~212_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[106]~212_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307_combout\)))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[106]~212_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[106]~212_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X91_Y40_N8
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[107]~211_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[107]~211_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[107]~211_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[107]~211_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X91_Y40_N10
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[108]~210_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[108]~210_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[108]~210_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[108]~210_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X91_Y40_N12
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[109]~209_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[109]~209_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[109]~209_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[109]~209_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X91_Y40_N14
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[110]~208_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[110]~208_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[110]~208_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[110]~208_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X91_Y40_N16
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[111]~207_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[111]~207_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[111]~207_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[111]~207_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X91_Y40_N18
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X91_Y40_N20
\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X90_Y41_N16
\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~217_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~217_combout\);

-- Location: LCCOMB_X90_Y40_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[112]~271_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277_combout\);

-- Location: LCCOMB_X90_Y41_N10
\inst1|Mod2|auto_generated|divider|divider|StageOut[125]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[125]~218_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[125]~218_combout\);

-- Location: LCCOMB_X91_Y40_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[111]~272_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278_combout\);

-- Location: LCCOMB_X90_Y41_N8
\inst1|Mod2|auto_generated|divider|divider|StageOut[124]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[124]~219_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[124]~219_combout\);

-- Location: LCCOMB_X91_Y40_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[110]~273_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279_combout\);

-- Location: LCCOMB_X90_Y40_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[109]~274_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280_combout\);

-- Location: LCCOMB_X90_Y41_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[123]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[123]~220_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[123]~220_combout\);

-- Location: LCCOMB_X92_Y41_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[122]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[122]~221_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[122]~221_combout\);

-- Location: LCCOMB_X91_Y40_N22
\inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[108]~275_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281_combout\);

-- Location: LCCOMB_X90_Y41_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[121]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[121]~222_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[121]~222_combout\);

-- Location: LCCOMB_X90_Y40_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[107]~276_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282_combout\);

-- Location: LCCOMB_X90_Y40_N10
\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[106]~307_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283_combout\);

-- Location: LCCOMB_X90_Y41_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~223_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~223_combout\);

-- Location: LCCOMB_X91_Y41_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~224_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~224_combout\);

-- Location: LCCOMB_X92_Y40_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\inst2|S_data\(5)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \inst2|S_data\(5),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308_combout\);

-- Location: LCCOMB_X92_Y41_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~225_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst2|S_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst2|S_data\(4),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~225_combout\);

-- Location: LCCOMB_X92_Y41_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\);

-- Location: LCCOMB_X92_Y39_N30
\inst2|S_data[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[3]~8_combout\ = !\inst12|s_count\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|s_count\(3),
	combout => \inst2|S_data[3]~8_combout\);

-- Location: FF_X92_Y39_N31
\inst2|S_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[3]~8_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(3));

-- Location: LCCOMB_X91_Y41_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[117]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\ = (\inst2|S_data\(3) & \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(3),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\);

-- Location: LCCOMB_X91_Y41_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[117]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~228_combout\ = (\inst2|S_data\(3) & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(3),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~228_combout\);

-- Location: LCCOMB_X91_Y41_N6
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\inst1|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[117]~228_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[117]~228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~227_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[117]~228_combout\,
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X91_Y41_N8
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~225_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~225_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~225_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~225_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[118]~226_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X91_Y41_N10
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~224_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~224_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308_combout\)))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~224_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~224_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X91_Y41_N12
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~223_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~223_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~223_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~223_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X91_Y41_N14
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[121]~222_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[121]~222_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[121]~222_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[121]~222_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X91_Y41_N16
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[122]~221_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[122]~221_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[122]~221_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[122]~221_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X91_Y41_N18
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[123]~220_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[123]~220_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[123]~220_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[123]~220_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X91_Y41_N20
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[124]~219_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[124]~219_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[124]~219_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[124]~219_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X91_Y41_N22
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[125]~218_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[125]~218_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[125]~218_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[125]~218_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X91_Y41_N24
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~217_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~217_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~217_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~217_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X91_Y41_N26
\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X91_Y41_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\);

-- Location: LCCOMB_X90_Y41_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[126]~277_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284_combout\);

-- Location: LCCOMB_X92_Y41_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[139]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[139]~230_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[139]~230_combout\);

-- Location: LCCOMB_X90_Y41_N18
\inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[125]~278_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285_combout\);

-- Location: LCCOMB_X90_Y41_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[124]~279_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286_combout\);

-- Location: LCCOMB_X90_Y41_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[138]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[138]~231_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[138]~231_combout\);

-- Location: LCCOMB_X92_Y41_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[137]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[137]~232_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[137]~232_combout\);

-- Location: LCCOMB_X90_Y41_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[123]~280_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287_combout\);

-- Location: LCCOMB_X92_Y41_N16
\inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[122]~281_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288_combout\);

-- Location: LCCOMB_X92_Y41_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[136]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[136]~233_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[136]~233_combout\);

-- Location: LCCOMB_X94_Y40_N8
\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~234_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~234_combout\);

-- Location: LCCOMB_X90_Y40_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[121]~282_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289_combout\);

-- Location: LCCOMB_X90_Y41_N14
\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~235_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~235_combout\);

-- Location: LCCOMB_X90_Y41_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[120]~283_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290_combout\);

-- Location: LCCOMB_X92_Y41_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~236_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~236_combout\);

-- Location: LCCOMB_X91_Y41_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[119]~308_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291_combout\);

-- Location: LCCOMB_X92_Y41_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\inst2|S_data\(4)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \inst2|S_data\(4),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309_combout\);

-- Location: LCCOMB_X92_Y41_N14
\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~237_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~237_combout\);

-- Location: LCCOMB_X94_Y40_N20
\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~239_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~239_combout\);

-- Location: LCCOMB_X94_Y40_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~238_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst2|S_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst2|S_data\(3),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~238_combout\);

-- Location: LCCOMB_X92_Y39_N4
\inst2|S_data[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[2]~9_combout\ = !\inst12|s_count\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst12|s_count\(2),
	combout => \inst2|S_data[2]~9_combout\);

-- Location: FF_X92_Y39_N5
\inst2|S_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[2]~9_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(2));

-- Location: LCCOMB_X94_Y40_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~241_combout\ = (\inst2|S_data\(2) & !\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(2),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~241_combout\);

-- Location: LCCOMB_X94_Y40_N18
\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~240_combout\ = (\inst2|S_data\(2) & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(2),
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~240_combout\);

-- Location: LCCOMB_X94_Y41_N4
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~241_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~240_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~241_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[130]~240_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~241_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[130]~240_combout\,
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X94_Y41_N6
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~239_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~238_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~239_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~238_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~239_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[131]~238_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~239_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[131]~238_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X94_Y41_N8
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~237_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~237_combout\)))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~237_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X94_Y41_N10
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~236_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~236_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~236_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~236_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X94_Y41_N12
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~235_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~235_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~235_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~235_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X94_Y41_N14
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~234_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~234_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~234_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~234_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X94_Y41_N16
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[136]~233_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[136]~233_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[136]~233_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[136]~233_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X94_Y41_N18
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[137]~232_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[137]~232_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[137]~232_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[137]~232_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X94_Y41_N20
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[138]~231_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[138]~231_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[138]~231_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[138]~231_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X94_Y41_N22
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[139]~230_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[139]~230_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[139]~230_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[139]~230_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X94_Y41_N24
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284_combout\))))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284_combout\) # (GND))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X94_Y41_N26
\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X94_Y40_N14
\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst2|S_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \inst2|S_data\(2),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254_combout\);

-- Location: LCCOMB_X94_Y41_N2
\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255_combout\);

-- Location: LCCOMB_X92_Y39_N22
\inst2|S_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[1]~1_combout\ = !\inst12|s_count\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|s_count\(1),
	combout => \inst2|S_data[1]~1_combout\);

-- Location: FF_X92_Y39_N23
\inst2|S_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[1]~1_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(1));

-- Location: LCCOMB_X96_Y41_N4
\inst1|Mod2|auto_generated|divider|divider|StageOut[143]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~242_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst2|S_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst2|S_data\(1),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~242_combout\);

-- Location: LCCOMB_X96_Y41_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[143]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst2|S_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst2|S_data\(1),
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\);

-- Location: LCCOMB_X95_Y41_N2
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\inst1|Mod2|auto_generated|divider|divider|StageOut[143]~242_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[143]~242_combout\) # (\inst1|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~242_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[143]~243_combout\,
	datad => VCC,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X95_Y41_N4
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254_combout\ & 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255_combout\)))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X92_Y41_N18
\inst1|Mod2|auto_generated|divider|divider|StageOut[154]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~292_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[140]~284_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~292_combout\);

-- Location: LCCOMB_X96_Y41_N8
\inst1|Mod2|auto_generated|divider|divider|StageOut[154]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~244_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~244_combout\);

-- Location: LCCOMB_X92_Y41_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[153]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[153]~293_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[139]~285_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[153]~293_combout\);

-- Location: LCCOMB_X95_Y41_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[153]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[153]~245_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[153]~245_combout\);

-- Location: LCCOMB_X90_Y41_N26
\inst1|Mod2|auto_generated|divider|divider|StageOut[152]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[152]~294_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[138]~286_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[152]~294_combout\);

-- Location: LCCOMB_X96_Y41_N10
\inst1|Mod2|auto_generated|divider|divider|StageOut[152]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[152]~246_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[152]~246_combout\);

-- Location: LCCOMB_X92_Y41_N10
\inst1|Mod2|auto_generated|divider|divider|StageOut[151]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[151]~295_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[137]~287_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[151]~295_combout\);

-- Location: LCCOMB_X96_Y41_N12
\inst1|Mod2|auto_generated|divider|divider|StageOut[151]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[151]~247_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[151]~247_combout\);

-- Location: LCCOMB_X96_Y41_N6
\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~248_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~248_combout\);

-- Location: LCCOMB_X92_Y41_N20
\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~296_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[136]~288_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~296_combout\);

-- Location: LCCOMB_X96_Y41_N20
\inst1|Mod2|auto_generated|divider|divider|StageOut[149]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~249_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~249_combout\);

-- Location: LCCOMB_X94_Y40_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[149]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~297_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[135]~289_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~297_combout\);

-- Location: LCCOMB_X94_Y41_N0
\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~250_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~250_combout\);

-- Location: LCCOMB_X90_Y41_N20
\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~298_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[134]~290_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~298_combout\);

-- Location: LCCOMB_X92_Y41_N22
\inst1|Mod2|auto_generated|divider|divider|StageOut[147]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~299_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[133]~291_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~299_combout\);

-- Location: LCCOMB_X94_Y41_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[147]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~251_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~251_combout\);

-- Location: LCCOMB_X92_Y41_N8
\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~300_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309_combout\) # 
-- ((!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[132]~309_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~300_combout\);

-- Location: LCCOMB_X96_Y41_N22
\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~252_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~252_combout\);

-- Location: LCCOMB_X94_Y40_N10
\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\inst2|S_data\(3)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \inst2|S_data\(3),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310_combout\);

-- Location: LCCOMB_X94_Y41_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253_combout\);

-- Location: LCCOMB_X95_Y41_N6
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253_combout\)))))
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310_combout\) # 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X95_Y41_N8
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~300_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[146]~252_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~300_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[146]~252_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y41_N10
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[147]~299_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[147]~251_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~299_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[147]~251_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X95_Y41_N12
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~250_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[148]~298_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~250_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[148]~298_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\);

-- Location: LCCOMB_X95_Y41_N14
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[149]~249_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[149]~297_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~249_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[149]~297_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\);

-- Location: LCCOMB_X95_Y41_N16
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~248_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[150]~296_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~248_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[150]~296_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\);

-- Location: LCCOMB_X95_Y41_N18
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[151]~295_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[151]~247_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[151]~295_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[151]~247_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\);

-- Location: LCCOMB_X95_Y41_N20
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[152]~294_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[152]~246_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[152]~294_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[152]~246_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\);

-- Location: LCCOMB_X95_Y41_N22
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ = CARRY((\inst1|Mod2|auto_generated|divider|divider|StageOut[153]~293_combout\) # ((\inst1|Mod2|auto_generated|divider|divider|StageOut[153]~245_combout\) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[153]~293_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[153]~245_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\);

-- Location: LCCOMB_X95_Y41_N24
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ = CARRY((!\inst1|Mod2|auto_generated|divider|divider|StageOut[154]~292_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[154]~244_combout\ & 
-- !\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~292_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[154]~244_combout\,
	datad => VCC,
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\,
	cout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\);

-- Location: LCCOMB_X95_Y41_N26
\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X95_Y41_N28
\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~254_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|StageOut[144]~255_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\);

-- Location: LCCOMB_X95_Y41_N30
\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310_combout\) # 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~310_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[145]~253_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\);

-- Location: LCCOMB_X96_Y41_N24
\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ = (\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\inst2|S_data\(1))) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(1),
	datac => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \inst1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\);

-- Location: LCCOMB_X92_Y39_N0
\inst2|S_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_data[0]~0_combout\ = !\inst12|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst12|s_count\(0),
	combout => \inst2|S_data[0]~0_combout\);

-- Location: FF_X92_Y39_N1
\inst2|S_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst2|S_data[0]~0_combout\,
	ena => \inst2|ALT_INV_s_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_data\(0));

-- Location: LCCOMB_X102_Y61_N14
\inst7|comb~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~5_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & 
-- \inst2|S_data\(0))) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~5_combout\);

-- Location: LCCOMB_X102_Y61_N16
\inst7|comb~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~4_combout\ = (\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & ((!\inst2|S_data\(0)) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ $ 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~4_combout\);

-- Location: LCCOMB_X103_Y61_N12
\inst7|decOut_n[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|decOut_n\(6) = (!\inst7|comb~4_combout\ & ((\inst7|comb~5_combout\) # (\inst7|decOut_n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|comb~5_combout\,
	datac => \inst7|comb~4_combout\,
	datad => \inst7|decOut_n\(6),
	combout => \inst7|decOut_n\(6));

-- Location: LCCOMB_X102_Y61_N2
\inst7|comb~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~7_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & 
-- \inst2|S_data\(0))) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\) # (\inst2|S_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~7_combout\);

-- Location: LCCOMB_X102_Y61_N24
\inst7|comb~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~6_combout\ = (\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & ((!\inst2|S_data\(0)) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & 
-- ((\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\) # (!\inst2|S_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~6_combout\);

-- Location: LCCOMB_X103_Y61_N2
\inst7|decOut_n[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|decOut_n\(5) = (!\inst7|comb~6_combout\ & ((\inst7|comb~7_combout\) # (\inst7|decOut_n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|comb~7_combout\,
	datab => \inst7|comb~6_combout\,
	datad => \inst7|decOut_n\(5),
	combout => \inst7|decOut_n\(5));

-- Location: LCCOMB_X102_Y61_N10
\inst7|comb~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~9_combout\ = (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & (((!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & \inst2|S_data\(0))))) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\)) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & ((\inst2|S_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~9_combout\);

-- Location: LCCOMB_X102_Y61_N28
\inst7|comb~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~8_combout\ = (!\inst2|S_data\(0) & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & ((!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\))) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~8_combout\);

-- Location: LCCOMB_X103_Y61_N20
\inst7|decOut_n[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|decOut_n\(4) = (!\inst7|comb~8_combout\ & ((\inst7|comb~9_combout\) # (\inst7|decOut_n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|comb~9_combout\,
	datab => \inst7|comb~8_combout\,
	datad => \inst7|decOut_n\(4),
	combout => \inst7|decOut_n\(4));

-- Location: LCCOMB_X102_Y61_N26
\inst7|comb~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~11_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & ((\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ $ 
-- (!\inst2|S_data\(0)))) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & \inst2|S_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~11_combout\);

-- Location: LCCOMB_X102_Y61_N4
\inst7|comb~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~10_combout\ = (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & ((!\inst2|S_data\(0)) # 
-- (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ $ 
-- (((\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\) # (!\inst2|S_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~10_combout\);

-- Location: LCCOMB_X103_Y61_N18
\inst7|decOut_n[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|decOut_n\(3) = (!\inst7|comb~10_combout\ & ((\inst7|comb~11_combout\) # (\inst7|decOut_n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|comb~11_combout\,
	datac => \inst7|comb~10_combout\,
	datad => \inst7|decOut_n\(3),
	combout => \inst7|decOut_n\(3));

-- Location: LCCOMB_X102_Y61_N22
\inst7|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|Equal8~0_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & 
-- !\inst2|S_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|Equal8~0_combout\);

-- Location: LCCOMB_X102_Y61_N8
\inst7|comb~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~12_combout\ = (\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\)) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & 
-- (((!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & \inst2|S_data\(0))) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~12_combout\);

-- Location: LCCOMB_X101_Y61_N12
\inst7|decOut_n[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|decOut_n\(2) = (!\inst7|comb~12_combout\ & ((\inst7|Equal8~0_combout\) # (\inst7|decOut_n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|Equal8~0_combout\,
	datac => \inst7|comb~12_combout\,
	datad => \inst7|decOut_n\(2),
	combout => \inst7|decOut_n\(2));

-- Location: LCCOMB_X102_Y61_N12
\inst7|comb~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~14_combout\ = (\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ $ 
-- (!\inst2|S_data\(0))))) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (((!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\)) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~14_combout\);

-- Location: LCCOMB_X102_Y61_N6
\inst7|comb~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~15_combout\ = (\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ $ 
-- (\inst2|S_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~15_combout\);

-- Location: LCCOMB_X103_Y61_N16
\inst7|decOut_n[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|decOut_n\(1) = (!\inst7|comb~14_combout\ & ((\inst7|comb~15_combout\) # (\inst7|decOut_n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|comb~14_combout\,
	datac => \inst7|comb~15_combout\,
	datad => \inst7|decOut_n\(1),
	combout => \inst7|decOut_n\(1));

-- Location: LCCOMB_X102_Y61_N20
\inst7|comb~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|comb~13_combout\ = (\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & (((!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\)))) # (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & 
-- (\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ $ (((\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\) # (!\inst2|S_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|comb~13_combout\);

-- Location: LCCOMB_X102_Y61_N30
\inst7|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|decOut_n[0]~0_combout\ = (!\inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\ & (!\inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\ & (\inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\ $ 
-- (\inst2|S_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod2|auto_generated|divider|divider|StageOut[158]~257_combout\,
	datab => \inst1|Mod2|auto_generated|divider|divider|StageOut[159]~258_combout\,
	datac => \inst1|Mod2|auto_generated|divider|divider|StageOut[157]~256_combout\,
	datad => \inst2|S_data\(0),
	combout => \inst7|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X101_Y61_N2
\inst7|decOut_n[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|decOut_n\(0) = (!\inst7|comb~13_combout\ & ((\inst7|decOut_n[0]~0_combout\) # (\inst7|decOut_n\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|comb~13_combout\,
	datac => \inst7|decOut_n[0]~0_combout\,
	datad => \inst7|decOut_n\(0),
	combout => \inst7|decOut_n\(0));

-- Location: LCCOMB_X88_Y36_N20
\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \inst2|S_data\(10) $ (VCC)
-- \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\inst2|S_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(10),
	datad => VCC,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X88_Y36_N22
\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\inst2|S_data\(11) & (\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\inst2|S_data\(11) & 
-- (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\inst2|S_data\(11) & !\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(11),
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X88_Y36_N24
\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\inst2|S_data\(12) & (\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\inst2|S_data\(12) & 
-- (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\inst2|S_data\(12) & !\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(12),
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X88_Y36_N26
\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X88_Y36_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[18]~87_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X88_Y36_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[18]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[18]~86_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \inst2|S_data\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst2|S_data\(12),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[18]~86_combout\);

-- Location: LCCOMB_X89_Y36_N4
\inst1|Div2|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[17]~88_combout\ = (\inst2|S_data\(11) & \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(11),
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X88_Y36_N28
\inst1|Div2|auto_generated|divider|divider|StageOut[17]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[17]~89_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[17]~89_combout\);

-- Location: LCCOMB_X88_Y36_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[16]~90_combout\ = (\inst2|S_data\(10) & \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(10),
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X88_Y36_N4
\inst1|Div2|auto_generated|divider|divider|StageOut[16]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[16]~91_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[16]~91_combout\);

-- Location: LCCOMB_X88_Y38_N26
\inst1|Div2|auto_generated|divider|divider|StageOut[15]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[15]~93_combout\ = (\inst2|S_data\(9) & !\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(9),
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[15]~93_combout\);

-- Location: LCCOMB_X88_Y38_N16
\inst1|Div2|auto_generated|divider|divider|StageOut[15]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[15]~92_combout\ = (\inst2|S_data\(9) & \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(9),
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[15]~92_combout\);

-- Location: LCCOMB_X88_Y36_N10
\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\inst1|Div2|auto_generated|divider|divider|StageOut[15]~93_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[15]~92_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\inst1|Div2|auto_generated|divider|divider|StageOut[15]~93_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[15]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[15]~93_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[15]~92_combout\,
	datad => VCC,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X88_Y36_N12
\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[16]~90_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[16]~91_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[16]~90_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|StageOut[16]~91_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[16]~90_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[16]~91_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[16]~91_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X88_Y36_N14
\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[17]~88_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[17]~89_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\inst1|Div2|auto_generated|divider|divider|StageOut[17]~88_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[17]~89_combout\)))))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[17]~88_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[17]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[17]~89_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X88_Y36_N16
\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[18]~87_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[18]~86_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[18]~86_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X88_Y36_N18
\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X88_Y36_N8
\inst1|Div2|auto_generated|divider|divider|StageOut[23]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[23]~149_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\inst2|S_data\(11)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \inst2|S_data\(11),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[23]~149_combout\);

-- Location: LCCOMB_X89_Y36_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[23]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[23]~94_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[23]~94_combout\);

-- Location: LCCOMB_X88_Y36_N2
\inst1|Div2|auto_generated|divider|divider|StageOut[22]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[22]~150_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\inst2|S_data\(10))) 
-- # (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(10),
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[22]~150_combout\);

-- Location: LCCOMB_X89_Y36_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[22]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[22]~95_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[22]~95_combout\);

-- Location: LCCOMB_X89_Y36_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[21]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[21]~96_combout\ = (\inst2|S_data\(9) & \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(9),
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[21]~96_combout\);

-- Location: LCCOMB_X89_Y36_N16
\inst1|Div2|auto_generated|divider|divider|StageOut[21]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[21]~97_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[21]~97_combout\);

-- Location: LCCOMB_X89_Y36_N10
\inst1|Div2|auto_generated|divider|divider|StageOut[20]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[20]~98_combout\ = (\inst2|S_data\(8) & \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(8),
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[20]~98_combout\);

-- Location: LCCOMB_X89_Y36_N20
\inst1|Div2|auto_generated|divider|divider|StageOut[20]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[20]~99_combout\ = (\inst2|S_data\(8) & !\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(8),
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[20]~99_combout\);

-- Location: LCCOMB_X89_Y36_N22
\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\inst1|Div2|auto_generated|divider|divider|StageOut[20]~98_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[20]~99_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\inst1|Div2|auto_generated|divider|divider|StageOut[20]~98_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[20]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[20]~98_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[20]~99_combout\,
	datad => VCC,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X89_Y36_N24
\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[21]~96_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[21]~97_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[21]~96_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|StageOut[21]~97_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[21]~96_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[21]~97_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[21]~96_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[21]~97_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X89_Y36_N26
\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[22]~150_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[22]~95_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\inst1|Div2|auto_generated|divider|divider|StageOut[22]~150_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[22]~95_combout\)))))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[22]~150_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[22]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[22]~150_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[22]~95_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X89_Y36_N28
\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[23]~149_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[23]~94_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[23]~149_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[23]~94_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X89_Y36_N30
\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X88_Y34_N10
\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X88_Y34_N12
\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X88_Y34_N14
\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X88_Y34_N16
\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = !\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X88_Y34_N18
\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY(!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X88_Y34_N20
\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY(!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X88_Y34_N22
\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X87_Y34_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[84]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[84]~138_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[84]~138_combout\);

-- Location: LCCOMB_X87_Y34_N10
\inst1|Mod1|auto_generated|divider|divider|StageOut[83]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[83]~139_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[83]~139_combout\);

-- Location: LCCOMB_X87_Y34_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[82]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~140_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~140_combout\);

-- Location: LCCOMB_X87_Y34_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~141_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~141_combout\);

-- Location: LCCOMB_X87_Y34_N8
\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~142_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~142_combout\);

-- Location: LCCOMB_X88_Y34_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~143_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~143_combout\);

-- Location: LCCOMB_X87_Y34_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~144_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~144_combout\);

-- Location: LCCOMB_X88_Y34_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[79]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[79]~145_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[79]~145_combout\);

-- Location: LCCOMB_X87_Y34_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[79]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[79]~146_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[79]~146_combout\);

-- Location: LCCOMB_X89_Y37_N22
\inst1|Div2|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[28]~100_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X89_Y36_N14
\inst1|Div2|auto_generated|divider|divider|StageOut[28]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[28]~142_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[22]~150_combout\) # 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[22]~150_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[28]~142_combout\);

-- Location: LCCOMB_X89_Y36_N8
\inst1|Div2|auto_generated|divider|divider|StageOut[27]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[27]~151_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\inst2|S_data\(9)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \inst2|S_data\(9),
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[27]~151_combout\);

-- Location: LCCOMB_X89_Y37_N20
\inst1|Div2|auto_generated|divider|divider|StageOut[27]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[27]~101_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[27]~101_combout\);

-- Location: LCCOMB_X89_Y37_N26
\inst1|Div2|auto_generated|divider|divider|StageOut[26]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[26]~102_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \inst2|S_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \inst2|S_data\(8),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[26]~102_combout\);

-- Location: LCCOMB_X89_Y37_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[26]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[26]~103_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[26]~103_combout\);

-- Location: LCCOMB_X89_Y37_N10
\inst1|Div2|auto_generated|divider|divider|StageOut[25]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[25]~104_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \inst2|S_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \inst2|S_data\(7),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[25]~104_combout\);

-- Location: LCCOMB_X89_Y37_N28
\inst1|Div2|auto_generated|divider|divider|StageOut[25]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[25]~105_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \inst2|S_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \inst2|S_data\(7),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[25]~105_combout\);

-- Location: LCCOMB_X89_Y37_N0
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\inst1|Div2|auto_generated|divider|divider|StageOut[25]~104_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[25]~105_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\inst1|Div2|auto_generated|divider|divider|StageOut[25]~104_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[25]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[25]~104_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[25]~105_combout\,
	datad => VCC,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X89_Y37_N2
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[26]~102_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[26]~103_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[26]~102_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|StageOut[26]~103_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[26]~102_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[26]~103_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[26]~102_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[26]~103_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X89_Y37_N4
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[27]~151_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[27]~101_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\inst1|Div2|auto_generated|divider|divider|StageOut[27]~151_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[27]~101_combout\)))))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[27]~151_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[27]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[27]~151_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[27]~101_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X89_Y37_N6
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[28]~100_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[28]~142_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[28]~142_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X89_Y37_N8
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X90_Y34_N22
\inst1|Mod1|auto_generated|divider|divider|StageOut[78]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[78]~147_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[78]~147_combout\);

-- Location: LCCOMB_X90_Y34_N12
\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X90_Y34_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[78]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[78]~148_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[78]~148_combout\);

-- Location: LCCOMB_X87_Y34_N16
\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\inst1|Mod1|auto_generated|divider|divider|StageOut[78]~147_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[78]~148_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[78]~147_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[78]~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[78]~147_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[78]~148_combout\,
	datad => VCC,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X87_Y34_N18
\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[79]~145_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[79]~146_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[79]~145_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[79]~146_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[79]~145_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[79]~146_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[79]~145_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[79]~146_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X87_Y34_N20
\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~143_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~144_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~143_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~144_combout\)))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~143_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~143_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~144_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X87_Y34_N22
\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~141_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~142_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~141_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~142_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~141_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~142_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~141_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~142_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X87_Y34_N24
\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[82]~140_combout\ & ((GND) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[82]~140_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[82]~140_combout\) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~140_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X87_Y34_N26
\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[83]~139_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & VCC)) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[83]~139_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[83]~139_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[83]~139_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X87_Y34_N28
\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[84]~138_combout\ & ((GND) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[84]~138_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[84]~138_combout\) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[84]~138_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X87_Y34_N30
\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X88_Y34_N26
\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208_combout\);

-- Location: LCCOMB_X89_Y34_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~149_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~149_combout\);

-- Location: LCCOMB_X88_Y34_N8
\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209_combout\);

-- Location: LCCOMB_X89_Y34_N20
\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~150_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~150_combout\);

-- Location: LCCOMB_X87_Y34_N14
\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210_combout\);

-- Location: LCCOMB_X90_Y34_N10
\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~151_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~151_combout\);

-- Location: LCCOMB_X89_Y34_N22
\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~152_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~152_combout\);

-- Location: LCCOMB_X88_Y34_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245_combout\);

-- Location: LCCOMB_X88_Y34_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[94]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[94]~153_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[94]~153_combout\);

-- Location: LCCOMB_X88_Y34_N28
\inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246_combout\);

-- Location: LCCOMB_X88_Y34_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\);

-- Location: LCCOMB_X90_Y34_N8
\inst1|Mod1|auto_generated|divider|divider|StageOut[93]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[93]~154_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[93]~154_combout\);

-- Location: LCCOMB_X90_Y34_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\);

-- Location: LCCOMB_X90_Y34_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[92]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[92]~155_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[92]~155_combout\);

-- Location: LCCOMB_X89_Y37_N16
\inst1|Div2|auto_generated|divider|divider|StageOut[33]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[33]~143_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[27]~151_combout\) # 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|StageOut[27]~151_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[33]~143_combout\);

-- Location: LCCOMB_X89_Y37_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[33]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[33]~106_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[33]~106_combout\);

-- Location: LCCOMB_X89_Y37_N14
\inst1|Div2|auto_generated|divider|divider|StageOut[32]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[32]~152_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\inst2|S_data\(8)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \inst2|S_data\(8),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[32]~152_combout\);

-- Location: LCCOMB_X90_Y37_N4
\inst1|Div2|auto_generated|divider|divider|StageOut[32]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[32]~107_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[32]~107_combout\);

-- Location: LCCOMB_X90_Y37_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[31]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[31]~109_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[31]~109_combout\);

-- Location: LCCOMB_X90_Y37_N2
\inst1|Div2|auto_generated|divider|divider|StageOut[31]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[31]~108_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \inst2|S_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \inst2|S_data\(7),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[31]~108_combout\);

-- Location: LCCOMB_X90_Y37_N10
\inst1|Div2|auto_generated|divider|divider|StageOut[30]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[30]~110_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \inst2|S_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \inst2|S_data\(6),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[30]~110_combout\);

-- Location: LCCOMB_X90_Y37_N20
\inst1|Div2|auto_generated|divider|divider|StageOut[30]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[30]~111_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \inst2|S_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \inst2|S_data\(6),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[30]~111_combout\);

-- Location: LCCOMB_X90_Y37_N22
\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\inst1|Div2|auto_generated|divider|divider|StageOut[30]~110_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[30]~111_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\inst1|Div2|auto_generated|divider|divider|StageOut[30]~110_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[30]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[30]~110_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[30]~111_combout\,
	datad => VCC,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X90_Y37_N24
\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[31]~109_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[31]~108_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[31]~109_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|StageOut[31]~108_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[31]~109_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[31]~108_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[31]~109_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[31]~108_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X90_Y37_N26
\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[32]~152_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[32]~107_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\inst1|Div2|auto_generated|divider|divider|StageOut[32]~152_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[32]~107_combout\)))))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[32]~152_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[32]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[32]~152_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[32]~107_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X90_Y37_N28
\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[33]~143_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[33]~106_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[33]~143_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[33]~106_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X90_Y37_N30
\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X92_Y34_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[91]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[91]~156_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[91]~156_combout\);

-- Location: LCCOMB_X92_Y34_N12
\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X89_Y34_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[91]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[91]~157_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[91]~157_combout\);

-- Location: LCCOMB_X89_Y34_N2
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\inst1|Mod1|auto_generated|divider|divider|StageOut[91]~156_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[91]~157_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[91]~156_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[91]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[91]~156_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[91]~157_combout\,
	datad => VCC,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X89_Y34_N4
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[92]~155_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[92]~155_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[92]~155_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[92]~155_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X89_Y34_N6
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[93]~154_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[93]~154_combout\)))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[93]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[93]~154_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X89_Y34_N8
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[94]~153_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[94]~153_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[94]~153_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[94]~153_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X89_Y34_N10
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~152_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~152_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~152_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~152_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X89_Y34_N12
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~151_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~151_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~151_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~151_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X89_Y34_N14
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~150_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~150_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~150_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~150_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X89_Y34_N16
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~149_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~149_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~149_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~149_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X89_Y34_N18
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X89_Y34_N26
\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~208_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211_combout\);

-- Location: LCCOMB_X92_Y34_N14
\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~158_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~158_combout\);

-- Location: LCCOMB_X89_Y34_N28
\inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~209_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212_combout\);

-- Location: LCCOMB_X91_Y34_N28
\inst1|Mod1|auto_generated|divider|divider|StageOut[111]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[111]~159_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[111]~159_combout\);

-- Location: LCCOMB_X91_Y34_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[110]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[110]~160_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[110]~160_combout\);

-- Location: LCCOMB_X90_Y34_N28
\inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~210_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213_combout\);

-- Location: LCCOMB_X89_Y34_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~245_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214_combout\);

-- Location: LCCOMB_X92_Y34_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[109]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[109]~161_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[109]~161_combout\);

-- Location: LCCOMB_X88_Y34_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[94]~246_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215_combout\);

-- Location: LCCOMB_X92_Y34_N22
\inst1|Mod1|auto_generated|divider|divider|StageOut[108]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[108]~162_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[108]~162_combout\);

-- Location: LCCOMB_X90_Y34_N14
\inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216_combout\);

-- Location: LCCOMB_X90_Y34_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[107]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[107]~163_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[107]~163_combout\);

-- Location: LCCOMB_X90_Y34_N16
\inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217_combout\);

-- Location: LCCOMB_X90_Y34_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[106]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[106]~164_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[106]~164_combout\);

-- Location: LCCOMB_X92_Y34_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\);

-- Location: LCCOMB_X92_Y34_N8
\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~165_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~165_combout\);

-- Location: LCCOMB_X90_Y37_N16
\inst1|Div2|auto_generated|divider|divider|StageOut[38]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[38]~144_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[32]~152_combout\) # 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[32]~152_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[38]~144_combout\);

-- Location: LCCOMB_X90_Y37_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[38]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[38]~112_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[38]~112_combout\);

-- Location: LCCOMB_X90_Y37_N14
\inst1|Div2|auto_generated|divider|divider|StageOut[37]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[37]~153_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\inst2|S_data\(7))) 
-- # (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \inst2|S_data\(7),
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[37]~153_combout\);

-- Location: LCCOMB_X91_Y37_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[37]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[37]~113_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[37]~113_combout\);

-- Location: LCCOMB_X91_Y37_N26
\inst1|Div2|auto_generated|divider|divider|StageOut[36]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[36]~115_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[36]~115_combout\);

-- Location: LCCOMB_X91_Y37_N20
\inst1|Div2|auto_generated|divider|divider|StageOut[36]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[36]~114_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \inst2|S_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \inst2|S_data\(6),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[36]~114_combout\);

-- Location: LCCOMB_X91_Y37_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[35]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[35]~117_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \inst2|S_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \inst2|S_data\(5),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[35]~117_combout\);

-- Location: LCCOMB_X91_Y37_N28
\inst1|Div2|auto_generated|divider|divider|StageOut[35]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[35]~116_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \inst2|S_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \inst2|S_data\(5),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[35]~116_combout\);

-- Location: LCCOMB_X91_Y37_N0
\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\inst1|Div2|auto_generated|divider|divider|StageOut[35]~117_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[35]~116_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\inst1|Div2|auto_generated|divider|divider|StageOut[35]~117_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[35]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[35]~117_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[35]~116_combout\,
	datad => VCC,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X91_Y37_N2
\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[36]~115_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[36]~114_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[36]~115_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|StageOut[36]~114_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[36]~115_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[36]~114_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[36]~115_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[36]~114_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X91_Y37_N4
\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[37]~153_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[37]~113_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\inst1|Div2|auto_generated|divider|divider|StageOut[37]~153_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[37]~113_combout\)))))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[37]~153_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[37]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[37]~153_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[37]~113_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X91_Y37_N6
\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[38]~144_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[38]~112_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[38]~144_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[38]~112_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X91_Y37_N8
\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X92_Y34_N10
\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X92_Y34_N20
\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~167_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~167_combout\);

-- Location: LCCOMB_X92_Y34_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~166_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~166_combout\);

-- Location: LCCOMB_X91_Y34_N6
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~167_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~166_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~167_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[104]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~167_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[104]~166_combout\,
	datad => VCC,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X91_Y34_N8
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~165_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~165_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~165_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~165_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X91_Y34_N10
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[106]~164_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[106]~164_combout\)))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[106]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[106]~164_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X91_Y34_N12
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[107]~163_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[107]~163_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[107]~163_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[107]~163_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X91_Y34_N14
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[108]~162_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[108]~162_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[108]~162_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[108]~162_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X91_Y34_N16
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[109]~161_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[109]~161_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[109]~161_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[109]~161_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X91_Y34_N18
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[110]~160_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[110]~160_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[110]~160_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[110]~160_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X91_Y34_N20
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[111]~159_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[111]~159_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[111]~159_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[111]~159_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X91_Y34_N22
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~158_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~158_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~158_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~158_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X91_Y34_N24
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X91_Y38_N10
\inst1|Div2|auto_generated|divider|divider|StageOut[43]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[43]~118_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[43]~118_combout\);

-- Location: LCCOMB_X91_Y37_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[43]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[43]~145_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[37]~153_combout\) # 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[37]~153_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[43]~145_combout\);

-- Location: LCCOMB_X91_Y37_N10
\inst1|Div2|auto_generated|divider|divider|StageOut[42]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[42]~154_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\inst2|S_data\(6))) 
-- # (!\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(6),
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[42]~154_combout\);

-- Location: LCCOMB_X91_Y38_N4
\inst1|Div2|auto_generated|divider|divider|StageOut[42]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[42]~119_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[42]~119_combout\);

-- Location: LCCOMB_X91_Y38_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[41]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[41]~120_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \inst2|S_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \inst2|S_data\(5),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[41]~120_combout\);

-- Location: LCCOMB_X91_Y38_N16
\inst1|Div2|auto_generated|divider|divider|StageOut[41]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[41]~121_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[41]~121_combout\);

-- Location: LCCOMB_X91_Y38_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[40]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[40]~122_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \inst2|S_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \inst2|S_data\(4),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[40]~122_combout\);

-- Location: LCCOMB_X91_Y38_N28
\inst1|Div2|auto_generated|divider|divider|StageOut[40]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[40]~123_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \inst2|S_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \inst2|S_data\(4),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[40]~123_combout\);

-- Location: LCCOMB_X91_Y38_N18
\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\inst1|Div2|auto_generated|divider|divider|StageOut[40]~122_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[40]~123_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\inst1|Div2|auto_generated|divider|divider|StageOut[40]~122_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[40]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[40]~122_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[40]~123_combout\,
	datad => VCC,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X91_Y38_N20
\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[41]~120_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[41]~121_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[41]~120_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|StageOut[41]~121_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[41]~120_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[41]~121_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[41]~121_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X91_Y38_N22
\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[42]~154_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[42]~119_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\inst1|Div2|auto_generated|divider|divider|StageOut[42]~154_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[42]~119_combout\)))))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[42]~154_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[42]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[42]~154_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[42]~119_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X91_Y38_N24
\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[43]~118_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[43]~145_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[43]~118_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[43]~145_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X91_Y38_N26
\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X90_Y36_N20
\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X90_Y34_N26
\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[112]~211_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218_combout\);

-- Location: LCCOMB_X90_Y36_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~168_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~168_combout\);

-- Location: LCCOMB_X92_Y36_N20
\inst1|Mod1|auto_generated|divider|divider|StageOut[125]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[125]~169_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[125]~169_combout\);

-- Location: LCCOMB_X91_Y34_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[111]~212_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219_combout\);

-- Location: LCCOMB_X91_Y34_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[110]~213_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220_combout\);

-- Location: LCCOMB_X91_Y36_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[124]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[124]~170_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[124]~170_combout\);

-- Location: LCCOMB_X92_Y36_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[123]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[123]~171_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[123]~171_combout\);

-- Location: LCCOMB_X92_Y34_N26
\inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[109]~214_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221_combout\);

-- Location: LCCOMB_X92_Y36_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[122]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[122]~172_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[122]~172_combout\);

-- Location: LCCOMB_X91_Y34_N26
\inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[108]~215_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222_combout\);

-- Location: LCCOMB_X91_Y36_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[121]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[121]~173_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[121]~173_combout\);

-- Location: LCCOMB_X90_Y34_N20
\inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[107]~216_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223_combout\);

-- Location: LCCOMB_X91_Y34_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~174_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~174_combout\);

-- Location: LCCOMB_X90_Y34_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[106]~217_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224_combout\);

-- Location: LCCOMB_X92_Y36_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~175_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~175_combout\);

-- Location: LCCOMB_X92_Y34_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225_combout\);

-- Location: LCCOMB_X90_Y36_N16
\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~176_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~176_combout\);

-- Location: LCCOMB_X92_Y34_N28
\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250_combout\);

-- Location: LCCOMB_X90_Y36_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[117]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~178_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~178_combout\);

-- Location: LCCOMB_X90_Y36_N22
\inst1|Mod1|auto_generated|divider|divider|StageOut[117]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~177_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~177_combout\);

-- Location: LCCOMB_X91_Y36_N8
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\inst1|Mod1|auto_generated|divider|divider|StageOut[117]~178_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[117]~177_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[117]~178_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[117]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~178_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[117]~177_combout\,
	datad => VCC,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X91_Y36_N10
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~176_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~176_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~176_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~176_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X91_Y36_N12
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~175_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~175_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225_combout\)))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~175_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~175_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X91_Y36_N14
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~174_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~174_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~174_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~174_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X91_Y36_N16
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[121]~173_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[121]~173_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[121]~173_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[121]~173_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X91_Y36_N18
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[122]~172_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[122]~172_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[122]~172_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[122]~172_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X91_Y36_N20
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[123]~171_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[123]~171_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[123]~171_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[123]~171_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X91_Y36_N22
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[124]~170_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[124]~170_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[124]~170_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[124]~170_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X91_Y36_N24
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[125]~169_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[125]~169_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[125]~169_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[125]~169_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X91_Y36_N26
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~168_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~168_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~168_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~168_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X91_Y36_N28
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X90_Y36_N26
\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251_combout\);

-- Location: LCCOMB_X90_Y36_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~179_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~179_combout\);

-- Location: LCCOMB_X90_Y36_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[126]~218_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226_combout\);

-- Location: LCCOMB_X92_Y36_N8
\inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[125]~219_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227_combout\);

-- Location: LCCOMB_X92_Y36_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[139]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[139]~180_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[139]~180_combout\);

-- Location: LCCOMB_X91_Y36_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[124]~220_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228_combout\);

-- Location: LCCOMB_X94_Y36_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[138]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[138]~181_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[138]~181_combout\);

-- Location: LCCOMB_X92_Y36_N14
\inst1|Mod1|auto_generated|divider|divider|StageOut[137]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[137]~182_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[137]~182_combout\);

-- Location: LCCOMB_X92_Y36_N26
\inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[123]~221_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229_combout\);

-- Location: LCCOMB_X92_Y36_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[122]~222_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230_combout\);

-- Location: LCCOMB_X92_Y36_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[136]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[136]~183_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[136]~183_combout\);

-- Location: LCCOMB_X94_Y36_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~184_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~184_combout\);

-- Location: LCCOMB_X91_Y36_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[121]~223_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231_combout\);

-- Location: LCCOMB_X90_Y34_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[120]~224_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232_combout\);

-- Location: LCCOMB_X90_Y36_N8
\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~185_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~185_combout\);

-- Location: LCCOMB_X92_Y36_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~186_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~186_combout\);

-- Location: LCCOMB_X92_Y36_N10
\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[119]~225_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233_combout\);

-- Location: LCCOMB_X90_Y36_N14
\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~187_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~187_combout\);

-- Location: LCCOMB_X90_Y36_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[118]~250_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234_combout\);

-- Location: LCCOMB_X91_Y36_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~188_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~188_combout\);

-- Location: LCCOMB_X91_Y38_N14
\inst1|Div2|auto_generated|divider|divider|StageOut[48]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[48]~146_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[42]~154_combout\) # 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[42]~154_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[48]~146_combout\);

-- Location: LCCOMB_X92_Y38_N8
\inst1|Div2|auto_generated|divider|divider|StageOut[48]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[48]~124_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[48]~124_combout\);

-- Location: LCCOMB_X91_Y38_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[47]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[47]~155_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\inst2|S_data\(5)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \inst2|S_data\(5),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[47]~155_combout\);

-- Location: LCCOMB_X92_Y38_N2
\inst1|Div2|auto_generated|divider|divider|StageOut[47]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[47]~125_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[47]~125_combout\);

-- Location: LCCOMB_X92_Y38_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[46]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[46]~127_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[46]~127_combout\);

-- Location: LCCOMB_X92_Y38_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[46]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[46]~126_combout\ = (\inst2|S_data\(4) & \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(4),
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[46]~126_combout\);

-- Location: LCCOMB_X92_Y38_N20
\inst1|Div2|auto_generated|divider|divider|StageOut[45]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[45]~129_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \inst2|S_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \inst2|S_data\(3),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[45]~129_combout\);

-- Location: LCCOMB_X92_Y38_N4
\inst1|Div2|auto_generated|divider|divider|StageOut[45]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[45]~128_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \inst2|S_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \inst2|S_data\(3),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[45]~128_combout\);

-- Location: LCCOMB_X92_Y38_N10
\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\inst1|Div2|auto_generated|divider|divider|StageOut[45]~129_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[45]~128_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\inst1|Div2|auto_generated|divider|divider|StageOut[45]~129_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[45]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[45]~129_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[45]~128_combout\,
	datad => VCC,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X92_Y38_N12
\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[46]~127_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[46]~126_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[46]~127_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|StageOut[46]~126_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[46]~127_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[46]~126_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[46]~127_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[46]~126_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X92_Y38_N14
\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[47]~155_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[47]~125_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\inst1|Div2|auto_generated|divider|divider|StageOut[47]~155_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[47]~125_combout\)))))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[47]~155_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[47]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[47]~155_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[47]~125_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X92_Y38_N16
\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[48]~146_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[48]~124_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[48]~146_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[48]~124_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X92_Y38_N18
\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y37_N28
\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X95_Y36_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\);

-- Location: LCCOMB_X95_Y36_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~189_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~189_combout\);

-- Location: LCCOMB_X94_Y36_N6
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~189_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[130]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[130]~189_combout\,
	datad => VCC,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X94_Y36_N8
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~188_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~188_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~188_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~188_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X94_Y36_N10
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~187_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~187_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234_combout\)))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~187_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~187_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X94_Y36_N12
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~186_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~186_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~186_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~186_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X94_Y36_N14
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~185_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~185_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~185_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~185_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X94_Y36_N16
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~184_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~184_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~184_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~184_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X94_Y36_N18
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[136]~183_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[136]~183_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[136]~183_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[136]~183_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X94_Y36_N20
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[137]~182_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[137]~182_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[137]~182_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[137]~182_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X94_Y36_N22
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[138]~181_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[138]~181_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[138]~181_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[138]~181_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X94_Y36_N24
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[139]~180_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[139]~180_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[139]~180_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[139]~180_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X94_Y36_N26
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~179_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226_combout\))))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~179_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226_combout\) # (GND))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~179_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~179_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X94_Y36_N28
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X90_Y36_N28
\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[131]~251_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\);

-- Location: LCCOMB_X95_Y36_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\);

-- Location: LCCOMB_X95_Y36_N10
\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252_combout\);

-- Location: LCCOMB_X90_Y36_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\);

-- Location: LCCOMB_X92_Y38_N26
\inst1|Div2|auto_generated|divider|divider|StageOut[53]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[53]~130_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[53]~130_combout\);

-- Location: LCCOMB_X92_Y38_N22
\inst1|Div2|auto_generated|divider|divider|StageOut[53]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[53]~147_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[47]~155_combout\) # 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[47]~155_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[53]~147_combout\);

-- Location: LCCOMB_X92_Y38_N28
\inst1|Div2|auto_generated|divider|divider|StageOut[52]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[52]~156_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\inst2|S_data\(4))) 
-- # (!\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \inst2|S_data\(4),
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[52]~156_combout\);

-- Location: LCCOMB_X94_Y38_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[52]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[52]~131_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[52]~131_combout\);

-- Location: LCCOMB_X94_Y38_N10
\inst1|Div2|auto_generated|divider|divider|StageOut[51]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[51]~132_combout\ = (\inst2|S_data\(3) & \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(3),
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[51]~132_combout\);

-- Location: LCCOMB_X92_Y38_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[51]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[51]~133_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[51]~133_combout\);

-- Location: LCCOMB_X94_Y40_N22
\inst1|Div2|auto_generated|divider|divider|StageOut[50]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[50]~135_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \inst2|S_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \inst2|S_data\(2),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[50]~135_combout\);

-- Location: LCCOMB_X94_Y40_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[50]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[50]~134_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \inst2|S_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \inst2|S_data\(2),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[50]~134_combout\);

-- Location: LCCOMB_X94_Y38_N22
\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\inst1|Div2|auto_generated|divider|divider|StageOut[50]~135_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[50]~134_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\inst1|Div2|auto_generated|divider|divider|StageOut[50]~135_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[50]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[50]~135_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[50]~134_combout\,
	datad => VCC,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X94_Y38_N24
\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[51]~132_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[51]~133_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[51]~132_combout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|StageOut[51]~133_combout\)))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[51]~132_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[51]~133_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[51]~132_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[51]~133_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X94_Y38_N26
\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[52]~156_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[52]~131_combout\)))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\inst1|Div2|auto_generated|divider|divider|StageOut[52]~156_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[52]~131_combout\)))))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[52]~156_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[52]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[52]~156_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[52]~131_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X94_Y38_N28
\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[53]~130_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[53]~147_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[53]~130_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[53]~147_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y38_N30
\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y36_N20
\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X95_Y36_N16
\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\);

-- Location: LCCOMB_X95_Y36_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\);

-- Location: LCCOMB_X96_Y36_N0
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (((\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\,
	datad => VCC,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X96_Y36_N2
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252_combout\ & 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\)))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X96_Y36_N4
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & ((((\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\)))))
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X90_Y36_N10
\inst1|Mod1|auto_generated|divider|divider|StageOut[154]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~235_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[140]~226_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~235_combout\);

-- Location: LCCOMB_X95_Y36_N22
\inst1|Mod1|auto_generated|divider|divider|StageOut[154]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~191_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~191_combout\);

-- Location: LCCOMB_X92_Y36_N16
\inst1|Mod1|auto_generated|divider|divider|StageOut[153]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[139]~227_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\);

-- Location: LCCOMB_X95_Y36_N28
\inst1|Mod1|auto_generated|divider|divider|StageOut[153]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[153]~192_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[153]~192_combout\);

-- Location: LCCOMB_X95_Y36_N14
\inst1|Mod1|auto_generated|divider|divider|StageOut[152]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[152]~193_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[152]~193_combout\);

-- Location: LCCOMB_X94_Y36_N4
\inst1|Mod1|auto_generated|divider|divider|StageOut[152]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[138]~228_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\);

-- Location: LCCOMB_X95_Y36_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[151]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[151]~194_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[151]~194_combout\);

-- Location: LCCOMB_X92_Y36_N22
\inst1|Mod1|auto_generated|divider|divider|StageOut[151]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[137]~229_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\);

-- Location: LCCOMB_X92_Y36_N28
\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230_combout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[136]~230_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\);

-- Location: LCCOMB_X95_Y36_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\);

-- Location: LCCOMB_X95_Y36_N8
\inst1|Mod1|auto_generated|divider|divider|StageOut[149]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\);

-- Location: LCCOMB_X94_Y36_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[149]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[135]~231_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\);

-- Location: LCCOMB_X95_Y36_N26
\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\);

-- Location: LCCOMB_X90_Y36_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[134]~232_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\);

-- Location: LCCOMB_X95_Y36_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[147]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\);

-- Location: LCCOMB_X92_Y36_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[147]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[133]~233_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\);

-- Location: LCCOMB_X95_Y36_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\);

-- Location: LCCOMB_X90_Y36_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[132]~234_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\);

-- Location: LCCOMB_X96_Y36_N6
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\);

-- Location: LCCOMB_X96_Y36_N8
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\);

-- Location: LCCOMB_X96_Y36_N10
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\);

-- Location: LCCOMB_X96_Y36_N12
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\);

-- Location: LCCOMB_X96_Y36_N14
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\);

-- Location: LCCOMB_X96_Y36_N16
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[151]~194_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[151]~194_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\);

-- Location: LCCOMB_X96_Y36_N18
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[152]~193_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[152]~193_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\);

-- Location: LCCOMB_X96_Y36_N20
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\ = CARRY((\inst1|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\) # ((\inst1|Mod1|auto_generated|divider|divider|StageOut[153]~192_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[153]~192_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\);

-- Location: LCCOMB_X96_Y36_N22
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\ = CARRY((!\inst1|Mod1|auto_generated|divider|divider|StageOut[154]~235_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[154]~191_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~235_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[154]~191_combout\,
	datad => VCC,
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\);

-- Location: LCCOMB_X96_Y36_N24
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X96_Y36_N26
\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (((\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\);

-- Location: LCCOMB_X96_Y36_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (((\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~252_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\);

-- Location: LCCOMB_X94_Y38_N4
\inst1|Div2|auto_generated|divider|divider|StageOut[58]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[58]~136_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[58]~136_combout\);

-- Location: LCCOMB_X94_Y38_N2
\inst1|Div2|auto_generated|divider|divider|StageOut[58]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[58]~148_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[52]~156_combout\) # 
-- ((!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[52]~156_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[58]~148_combout\);

-- Location: LCCOMB_X94_Y38_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[57]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[57]~137_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[57]~137_combout\);

-- Location: LCCOMB_X92_Y38_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[57]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[57]~157_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\inst2|S_data\(3))) # (!\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \inst2|S_data\(3),
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[57]~157_combout\);

-- Location: LCCOMB_X95_Y38_N4
\inst1|Div2|auto_generated|divider|divider|StageOut[56]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[56]~139_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[56]~139_combout\);

-- Location: LCCOMB_X94_Y38_N8
\inst1|Div2|auto_generated|divider|divider|StageOut[56]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[56]~138_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \inst2|S_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \inst2|S_data\(2),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[56]~138_combout\);

-- Location: LCCOMB_X94_Y39_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[55]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[55]~141_combout\ = (!\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \inst2|S_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \inst2|S_data\(1),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[55]~141_combout\);

-- Location: LCCOMB_X94_Y39_N8
\inst1|Div2|auto_generated|divider|divider|StageOut[55]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[55]~140_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \inst2|S_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \inst2|S_data\(1),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[55]~140_combout\);

-- Location: LCCOMB_X94_Y38_N12
\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ = CARRY((\inst1|Div2|auto_generated|divider|divider|StageOut[55]~141_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[55]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[55]~141_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[55]~140_combout\,
	datad => VCC,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\);

-- Location: LCCOMB_X94_Y38_N14
\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[56]~139_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[56]~138_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[56]~139_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[56]~138_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\);

-- Location: LCCOMB_X94_Y38_N16
\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[57]~137_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[57]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[57]~137_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[57]~157_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\);

-- Location: LCCOMB_X94_Y38_N18
\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\inst1|Div2|auto_generated|divider|divider|StageOut[58]~136_combout\ & (!\inst1|Div2|auto_generated|divider|divider|StageOut[58]~148_combout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|StageOut[58]~136_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|StageOut[58]~148_combout\,
	datad => VCC,
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y38_N20
\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X97_Y36_N28
\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = !\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\);

-- Location: LCCOMB_X97_Y36_N2
\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (!\inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\);

-- Location: LCCOMB_X96_Y36_N28
\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ = (\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\) # 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (((\inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\);

-- Location: LCCOMB_X110_Y32_N16
\inst6|comb~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~4_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & ((!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ $ 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~4_combout\);

-- Location: LCCOMB_X110_Y32_N6
\inst6|comb~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~5_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\)) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & ((!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~5_combout\);

-- Location: LCCOMB_X111_Y32_N12
\inst6|decOut_n[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|decOut_n\(6) = (!\inst6|comb~4_combout\ & ((\inst6|comb~5_combout\) # (\inst6|decOut_n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|comb~4_combout\,
	datac => \inst6|comb~5_combout\,
	datad => \inst6|decOut_n\(6),
	combout => \inst6|decOut_n\(6));

-- Location: LCCOMB_X110_Y32_N14
\inst6|comb~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~7_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\)) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~7_combout\);

-- Location: LCCOMB_X110_Y32_N24
\inst6|comb~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~6_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & ((!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~6_combout\);

-- Location: LCCOMB_X111_Y32_N10
\inst6|decOut_n[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|decOut_n\(5) = (!\inst6|comb~6_combout\ & ((\inst6|comb~7_combout\) # (\inst6|decOut_n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|comb~7_combout\,
	datab => \inst6|comb~6_combout\,
	datad => \inst6|decOut_n\(5),
	combout => \inst6|decOut_n\(5));

-- Location: LCCOMB_X110_Y32_N2
\inst6|comb~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~9_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\)))) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\)) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~9_combout\);

-- Location: LCCOMB_X110_Y32_N20
\inst6|comb~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~8_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\)) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & ((!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~8_combout\);

-- Location: LCCOMB_X111_Y32_N0
\inst6|decOut_n[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|decOut_n\(4) = (!\inst6|comb~8_combout\ & ((\inst6|comb~9_combout\) # (\inst6|decOut_n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|comb~9_combout\,
	datab => \inst6|comb~8_combout\,
	datad => \inst6|decOut_n\(4),
	combout => \inst6|decOut_n\(4));

-- Location: LCCOMB_X110_Y32_N8
\inst6|comb~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~10_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & ((!\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\)))) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ $ 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~10_combout\);

-- Location: LCCOMB_X110_Y32_N22
\inst6|comb~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~11_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ $ 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\))) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~11_combout\);

-- Location: LCCOMB_X111_Y32_N6
\inst6|decOut_n[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|decOut_n\(3) = (!\inst6|comb~10_combout\ & ((\inst6|comb~11_combout\) # (\inst6|decOut_n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|comb~10_combout\,
	datab => \inst6|comb~11_combout\,
	datad => \inst6|decOut_n\(3),
	combout => \inst6|decOut_n\(3));

-- Location: LCCOMB_X110_Y32_N18
\inst6|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal8~0_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|Equal8~0_combout\);

-- Location: LCCOMB_X110_Y32_N4
\inst6|comb~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~12_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\)) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & 
-- (((!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\)) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~12_combout\);

-- Location: LCCOMB_X111_Y32_N16
\inst6|decOut_n[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|decOut_n\(2) = (!\inst6|comb~12_combout\ & ((\inst6|Equal8~0_combout\) # (\inst6|decOut_n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Equal8~0_combout\,
	datac => \inst6|comb~12_combout\,
	datad => \inst6|decOut_n\(2),
	combout => \inst6|decOut_n\(2));

-- Location: LCCOMB_X110_Y32_N12
\inst6|comb~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~14_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & ((!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\)))) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & ((\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ $ (!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\)) # 
-- (!\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~14_combout\);

-- Location: LCCOMB_X110_Y32_N26
\inst6|comb~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~15_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\ $ 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~15_combout\);

-- Location: LCCOMB_X111_Y32_N18
\inst6|decOut_n[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|decOut_n\(1) = (!\inst6|comb~14_combout\ & ((\inst6|comb~15_combout\) # (\inst6|decOut_n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|comb~14_combout\,
	datac => \inst6|comb~15_combout\,
	datad => \inst6|decOut_n\(1),
	combout => \inst6|decOut_n\(1));

-- Location: LCCOMB_X110_Y32_N10
\inst6|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|decOut_n[0]~0_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ $ 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X110_Y32_N28
\inst6|comb~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|comb~13_combout\ = (\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & (!\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\)) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\ $ (((\inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\) # (!\inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|StageOut[159]~207_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|StageOut[158]~205_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|StageOut[157]~206_combout\,
	combout => \inst6|comb~13_combout\);

-- Location: LCCOMB_X111_Y32_N24
\inst6|decOut_n[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|decOut_n\(0) = (!\inst6|comb~13_combout\ & ((\inst6|decOut_n[0]~0_combout\) # (\inst6|decOut_n\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|decOut_n[0]~0_combout\,
	datab => \inst6|comb~13_combout\,
	datad => \inst6|decOut_n\(0),
	combout => \inst6|decOut_n\(0));

-- Location: LCCOMB_X95_Y35_N12
\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \inst2|S_data\(8) $ (VCC)
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\inst2|S_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(8),
	datad => VCC,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X95_Y35_N14
\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\inst2|S_data\(9) & (\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\inst2|S_data\(9) & 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\inst2|S_data\(9) & !\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(9),
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X95_Y35_N16
\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\inst2|S_data\(10) & ((GND) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\inst2|S_data\(10) & 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\inst2|S_data\(10)) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(10),
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X95_Y35_N18
\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\inst2|S_data\(11) & (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\inst2|S_data\(11) & 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\inst2|S_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(11),
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X95_Y35_N20
\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\inst2|S_data\(12) & (\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\inst2|S_data\(12) & 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\inst2|S_data\(12) & !\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(12),
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X95_Y35_N22
\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X95_Y35_N4
\inst1|Div1|auto_generated|divider|divider|StageOut[54]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[54]~102_combout\ = (\inst2|S_data\(12) & \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(12),
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[54]~102_combout\);

-- Location: LCCOMB_X94_Y35_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[54]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[54]~103_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[54]~103_combout\);

-- Location: LCCOMB_X95_Y35_N2
\inst1|Div1|auto_generated|divider|divider|StageOut[53]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[53]~104_combout\ = (\inst2|S_data\(11) & \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(11),
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[53]~104_combout\);

-- Location: LCCOMB_X95_Y35_N8
\inst1|Div1|auto_generated|divider|divider|StageOut[53]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[53]~105_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[53]~105_combout\);

-- Location: LCCOMB_X94_Y35_N10
\inst1|Div1|auto_generated|divider|divider|StageOut[52]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[52]~106_combout\ = (\inst2|S_data\(10) & \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(10),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[52]~106_combout\);

-- Location: LCCOMB_X94_Y35_N4
\inst1|Div1|auto_generated|divider|divider|StageOut[52]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[52]~107_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[52]~107_combout\);

-- Location: LCCOMB_X95_Y35_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[51]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[51]~109_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[51]~109_combout\);

-- Location: LCCOMB_X95_Y35_N26
\inst1|Div1|auto_generated|divider|divider|StageOut[51]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[51]~108_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \inst2|S_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \inst2|S_data\(9),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[51]~108_combout\);

-- Location: LCCOMB_X95_Y35_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[50]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[50]~110_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \inst2|S_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \inst2|S_data\(8),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[50]~110_combout\);

-- Location: LCCOMB_X95_Y35_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[50]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[50]~111_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[50]~111_combout\);

-- Location: LCCOMB_X94_Y35_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[49]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[49]~112_combout\ = (\inst2|S_data\(7) & \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(7),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[49]~112_combout\);

-- Location: LCCOMB_X94_Y35_N8
\inst1|Div1|auto_generated|divider|divider|StageOut[49]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[49]~113_combout\ = (\inst2|S_data\(7) & !\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(7),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[49]~113_combout\);

-- Location: LCCOMB_X94_Y35_N16
\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\inst1|Div1|auto_generated|divider|divider|StageOut[49]~112_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[49]~113_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[49]~112_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[49]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[49]~112_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[49]~113_combout\,
	datad => VCC,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X94_Y35_N18
\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[50]~110_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[50]~111_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[50]~110_combout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[50]~111_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[50]~110_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[50]~111_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[50]~110_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[50]~111_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X94_Y35_N20
\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[51]~109_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[51]~108_combout\))))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[51]~109_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[51]~108_combout\) # (GND))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[51]~109_combout\) # ((\inst1|Div1|auto_generated|divider|divider|StageOut[51]~108_combout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[51]~109_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[51]~108_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X94_Y35_N22
\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[52]~106_combout\ & (((!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[52]~106_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[52]~107_combout\ & (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[52]~107_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\inst1|Div1|auto_generated|divider|divider|StageOut[52]~106_combout\ & !\inst1|Div1|auto_generated|divider|divider|StageOut[52]~107_combout\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[52]~106_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[52]~107_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X94_Y35_N24
\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[53]~104_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[53]~105_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[53]~104_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[53]~105_combout\)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[53]~104_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[53]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[53]~104_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[53]~105_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X94_Y35_N26
\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[54]~102_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[54]~103_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[54]~102_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[54]~103_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X94_Y35_N28
\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X94_Y35_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[62]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[62]~114_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[62]~114_combout\);

-- Location: LCCOMB_X95_Y35_N10
\inst1|Div1|auto_generated|divider|divider|StageOut[62]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[62]~175_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\inst2|S_data\(11))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \inst2|S_data\(11),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[62]~175_combout\);

-- Location: LCCOMB_X94_Y35_N2
\inst1|Div1|auto_generated|divider|divider|StageOut[61]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[61]~176_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\inst2|S_data\(10))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \inst2|S_data\(10),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[61]~176_combout\);

-- Location: LCCOMB_X94_Y35_N12
\inst1|Div1|auto_generated|divider|divider|StageOut[61]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[61]~115_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[61]~115_combout\);

-- Location: LCCOMB_X91_Y32_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[60]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[60]~116_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[60]~116_combout\);

-- Location: LCCOMB_X95_Y35_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[60]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[60]~177_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\inst2|S_data\(9))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \inst2|S_data\(9),
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[60]~177_combout\);

-- Location: LCCOMB_X95_Y35_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[59]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[59]~178_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\inst2|S_data\(8))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(8),
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[59]~178_combout\);

-- Location: LCCOMB_X91_Y32_N2
\inst1|Div1|auto_generated|divider|divider|StageOut[59]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[59]~117_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[59]~117_combout\);

-- Location: LCCOMB_X91_Y35_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[58]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\);

-- Location: LCCOMB_X91_Y35_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[58]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[58]~118_combout\ = (\inst2|S_data\(7) & \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(7),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[58]~118_combout\);

-- Location: LCCOMB_X91_Y35_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[57]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\ = (\inst2|S_data\(6) & \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(6),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\);

-- Location: LCCOMB_X91_Y35_N8
\inst1|Div1|auto_generated|divider|divider|StageOut[48]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[48]~122_combout\ = (\inst2|S_data\(6) & !\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(6),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[48]~122_combout\);

-- Location: LCCOMB_X91_Y35_N10
\inst1|Div1|auto_generated|divider|divider|StageOut[48]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\ = (\inst2|S_data\(6) & \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(6),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\);

-- Location: LCCOMB_X91_Y35_N16
\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[48]~122_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|StageOut[48]~122_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X91_Y32_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[57]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[57]~123_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[57]~123_combout\);

-- Location: LCCOMB_X91_Y32_N8
\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\inst1|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[57]~123_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[57]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datad => VCC,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X91_Y32_N10
\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[58]~118_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[58]~118_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[58]~118_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[58]~118_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X91_Y32_N12
\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[59]~178_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[59]~117_combout\))))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[59]~178_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[59]~117_combout\) # (GND))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[59]~178_combout\) # ((\inst1|Div1|auto_generated|divider|divider|StageOut[59]~117_combout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[59]~178_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[59]~117_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X91_Y32_N14
\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[60]~116_combout\ & (((!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[60]~116_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[60]~177_combout\ & (!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[60]~177_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\inst1|Div1|auto_generated|divider|divider|StageOut[60]~116_combout\ & !\inst1|Div1|auto_generated|divider|divider|StageOut[60]~177_combout\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[60]~116_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[60]~177_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X91_Y32_N16
\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[61]~176_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[61]~115_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[61]~176_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[61]~115_combout\)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[61]~176_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[61]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[61]~176_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[61]~115_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X91_Y32_N18
\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[62]~114_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[62]~175_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[62]~114_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[62]~175_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X91_Y32_N20
\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X92_Y30_N10
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ $ (GND)
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => VCC,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X92_Y30_N12
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X92_Y30_N14
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X92_Y30_N16
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X92_Y30_N18
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ $ (GND)
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY(!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X92_Y30_N20
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY(!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X92_Y30_N22
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ $ (GND)
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY(!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X92_Y30_N24
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY(!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X92_Y30_N26
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ $ (GND)
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY(!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X92_Y30_N28
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X95_Y30_N2
\inst1|Mod0|auto_generated|divider|divider|StageOut[124]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[124]~68_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[124]~68_combout\);

-- Location: LCCOMB_X92_Y30_N8
\inst1|Mod0|auto_generated|divider|divider|StageOut[123]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[123]~69_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[123]~69_combout\);

-- Location: LCCOMB_X95_Y30_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[122]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[122]~70_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[122]~70_combout\);

-- Location: LCCOMB_X94_Y30_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[121]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[121]~71_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[121]~71_combout\);

-- Location: LCCOMB_X94_Y30_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~72_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~72_combout\);

-- Location: LCCOMB_X92_Y30_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~73_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~73_combout\);

-- Location: LCCOMB_X92_Y30_N4
\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~75_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~75_combout\);

-- Location: LCCOMB_X94_Y30_N8
\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~74_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~74_combout\);

-- Location: LCCOMB_X94_Y30_N2
\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~76_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~76_combout\);

-- Location: LCCOMB_X94_Y30_N4
\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~77_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~77_combout\);

-- Location: LCCOMB_X94_Y35_N14
\inst1|Div1|auto_generated|divider|divider|StageOut[70]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[70]~160_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[61]~176_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[61]~176_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[70]~160_combout\);

-- Location: LCCOMB_X91_Y32_N26
\inst1|Div1|auto_generated|divider|divider|StageOut[70]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[70]~124_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[70]~124_combout\);

-- Location: LCCOMB_X91_Y35_N2
\inst1|Div1|auto_generated|divider|divider|StageOut[69]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[69]~125_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[69]~125_combout\);

-- Location: LCCOMB_X91_Y32_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[69]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[69]~161_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[60]~177_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[60]~177_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[69]~161_combout\);

-- Location: LCCOMB_X91_Y32_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[68]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[68]~126_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[68]~126_combout\);

-- Location: LCCOMB_X91_Y32_N22
\inst1|Div1|auto_generated|divider|divider|StageOut[68]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[68]~162_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[59]~178_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[59]~178_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[68]~162_combout\);

-- Location: LCCOMB_X90_Y35_N26
\inst1|Div1|auto_generated|divider|divider|StageOut[67]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[67]~127_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[67]~127_combout\);

-- Location: LCCOMB_X91_Y35_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[67]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[67]~179_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\inst2|S_data\(7)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \inst2|S_data\(7),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[67]~179_combout\);

-- Location: LCCOMB_X91_Y35_N20
\inst1|Div1|auto_generated|divider|divider|StageOut[66]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[66]~180_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\inst2|S_data\(6))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(6),
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[66]~180_combout\);

-- Location: LCCOMB_X90_Y35_N16
\inst1|Div1|auto_generated|divider|divider|StageOut[66]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\);

-- Location: LCCOMB_X91_Y35_N22
\inst1|Div1|auto_generated|divider|divider|StageOut[56]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[56]~131_combout\ = (\inst2|S_data\(5) & !\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(5),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[56]~131_combout\);

-- Location: LCCOMB_X91_Y35_N12
\inst1|Div1|auto_generated|divider|divider|StageOut[56]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\ = (\inst2|S_data\(5) & \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(5),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\);

-- Location: LCCOMB_X91_Y35_N26
\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[56]~131_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|StageOut[56]~131_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[56]~130_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X91_Y35_N4
\inst1|Div1|auto_generated|divider|divider|StageOut[65]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\);

-- Location: LCCOMB_X90_Y35_N14
\inst1|Div1|auto_generated|divider|divider|StageOut[65]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\ = (\inst2|S_data\(5) & \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(5),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\);

-- Location: LCCOMB_X90_Y35_N0
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\inst1|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\,
	datad => VCC,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X90_Y35_N2
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[66]~180_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[66]~180_combout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[66]~180_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[66]~180_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[66]~128_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X90_Y35_N4
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[67]~127_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[67]~179_combout\))))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[67]~127_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[67]~179_combout\) # (GND))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[67]~127_combout\) # ((\inst1|Div1|auto_generated|divider|divider|StageOut[67]~179_combout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[67]~127_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[67]~179_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X90_Y35_N6
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[68]~126_combout\ & (((!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[68]~126_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[68]~162_combout\ & (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[68]~162_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\inst1|Div1|auto_generated|divider|divider|StageOut[68]~126_combout\ & !\inst1|Div1|auto_generated|divider|divider|StageOut[68]~162_combout\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[68]~126_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[68]~162_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X90_Y35_N8
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[69]~125_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[69]~161_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[69]~125_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[69]~161_combout\)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[69]~125_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[69]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[69]~125_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[69]~161_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X90_Y35_N10
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[70]~160_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[70]~124_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[70]~160_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[70]~124_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X90_Y35_N12
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X95_Y30_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[117]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~78_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~78_combout\);

-- Location: LCCOMB_X95_Y30_N12
\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X95_Y30_N28
\inst1|Mod0|auto_generated|divider|divider|StageOut[117]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~79_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~79_combout\);

-- Location: LCCOMB_X94_Y30_N10
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\inst1|Mod0|auto_generated|divider|divider|StageOut[117]~78_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[117]~79_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[117]~78_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[117]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~78_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[117]~79_combout\,
	datad => VCC,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X94_Y30_N12
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~76_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~77_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~76_combout\ & 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~77_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~76_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[118]~77_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~76_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[118]~77_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X94_Y30_N14
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~75_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~74_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~75_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~74_combout\)))))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~75_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[119]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~75_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[119]~74_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X94_Y30_N16
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~72_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~73_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~72_combout\ & 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~73_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~72_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[120]~73_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~72_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[120]~73_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X94_Y30_N18
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[121]~71_combout\ & ((GND) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[121]~71_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ $ (GND)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[121]~71_combout\) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[121]~71_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X94_Y30_N20
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[122]~70_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & VCC)) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[122]~70_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[122]~70_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[122]~70_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X94_Y30_N22
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[123]~69_combout\ & ((GND) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[123]~69_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ $ (GND)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[123]~69_combout\) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[123]~69_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X94_Y30_N24
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[124]~68_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & VCC)) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[124]~68_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[124]~68_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[124]~68_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X94_Y30_N26
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & (((!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)) # (GND)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY(((!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X94_Y30_N28
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & VCC)) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\))))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X94_Y30_N30
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X90_Y30_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout\);

-- Location: LCCOMB_X90_Y30_N28
\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout\);

-- Location: LCCOMB_X90_Y30_N10
\inst1|Mod0|auto_generated|divider|divider|StageOut[139]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[139]~83_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[139]~83_combout\);

-- Location: LCCOMB_X90_Y30_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82_combout\);

-- Location: LCCOMB_X95_Y30_N14
\inst1|Mod0|auto_generated|divider|divider|StageOut[138]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[138]~84_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[138]~84_combout\);

-- Location: LCCOMB_X95_Y30_N4
\inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111_combout\);

-- Location: LCCOMB_X90_Y30_N14
\inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112_combout\);

-- Location: LCCOMB_X90_Y30_N4
\inst1|Mod0|auto_generated|divider|divider|StageOut[137]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[137]~85_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[137]~85_combout\);

-- Location: LCCOMB_X95_Y30_N20
\inst1|Mod0|auto_generated|divider|divider|StageOut[136]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[136]~86_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[136]~86_combout\);

-- Location: LCCOMB_X95_Y30_N22
\inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113_combout\);

-- Location: LCCOMB_X90_Y30_N16
\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114_combout\);

-- Location: LCCOMB_X90_Y30_N22
\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\);

-- Location: LCCOMB_X92_Y30_N2
\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125_combout\);

-- Location: LCCOMB_X92_Y31_N14
\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~88_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~88_combout\);

-- Location: LCCOMB_X90_Y30_N12
\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~89_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~89_combout\);

-- Location: LCCOMB_X92_Y30_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126_combout\);

-- Location: LCCOMB_X92_Y30_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127_combout\);

-- Location: LCCOMB_X90_Y30_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~90_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~90_combout\);

-- Location: LCCOMB_X95_Y30_N26
\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~91_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~91_combout\);

-- Location: LCCOMB_X95_Y30_N18
\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128_combout\);

-- Location: LCCOMB_X90_Y35_N20
\inst1|Div1|auto_generated|divider|divider|StageOut[78]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[78]~133_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[78]~133_combout\);

-- Location: LCCOMB_X91_Y32_N4
\inst1|Div1|auto_generated|divider|divider|StageOut[78]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[78]~163_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[69]~161_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[69]~161_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[78]~163_combout\);

-- Location: LCCOMB_X90_Y35_N22
\inst1|Div1|auto_generated|divider|divider|StageOut[77]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[77]~134_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[77]~134_combout\);

-- Location: LCCOMB_X91_Y32_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[77]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[77]~164_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[68]~162_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[68]~162_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[77]~164_combout\);

-- Location: LCCOMB_X89_Y35_N26
\inst1|Div1|auto_generated|divider|divider|StageOut[76]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[76]~135_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[76]~135_combout\);

-- Location: LCCOMB_X90_Y35_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[76]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[76]~165_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[67]~179_combout\) # 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[67]~179_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[76]~165_combout\);

-- Location: LCCOMB_X90_Y35_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[75]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[75]~136_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[75]~136_combout\);

-- Location: LCCOMB_X90_Y35_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[75]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[75]~166_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[66]~180_combout\) # 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|StageOut[66]~180_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[75]~166_combout\);

-- Location: LCCOMB_X90_Y35_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[74]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[74]~181_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- (\inst2|S_data\(5))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \inst2|S_data\(5),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[74]~181_combout\);

-- Location: LCCOMB_X89_Y35_N16
\inst1|Div1|auto_generated|divider|divider|StageOut[74]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[74]~137_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[74]~137_combout\);

-- Location: LCCOMB_X92_Y35_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[64]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[64]~140_combout\ = (\inst2|S_data\(4) & !\inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(4),
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[64]~140_combout\);

-- Location: LCCOMB_X92_Y35_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[64]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[64]~139_combout\ = (\inst2|S_data\(4) & \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(4),
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[64]~139_combout\);

-- Location: LCCOMB_X92_Y35_N24
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[64]~140_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[64]~139_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[64]~140_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[64]~139_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X89_Y35_N20
\inst1|Div1|auto_generated|divider|divider|StageOut[73]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[73]~141_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[73]~141_combout\);

-- Location: LCCOMB_X89_Y35_N14
\inst1|Div1|auto_generated|divider|divider|StageOut[73]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[73]~138_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst2|S_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst2|S_data\(4),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[73]~138_combout\);

-- Location: LCCOMB_X89_Y35_N0
\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\inst1|Div1|auto_generated|divider|divider|StageOut[73]~141_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[73]~138_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[73]~141_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[73]~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[73]~141_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[73]~138_combout\,
	datad => VCC,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X89_Y35_N2
\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[74]~181_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[74]~137_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[74]~181_combout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[74]~137_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[74]~181_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[74]~137_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[74]~181_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[74]~137_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X89_Y35_N4
\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[75]~136_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[75]~166_combout\))))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[75]~136_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[75]~166_combout\) # (GND))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[75]~136_combout\) # ((\inst1|Div1|auto_generated|divider|divider|StageOut[75]~166_combout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[75]~136_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[75]~166_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X89_Y35_N6
\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[76]~135_combout\ & (((!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[76]~135_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[76]~165_combout\ & (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[76]~165_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\inst1|Div1|auto_generated|divider|divider|StageOut[76]~135_combout\ & !\inst1|Div1|auto_generated|divider|divider|StageOut[76]~165_combout\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[76]~135_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[76]~165_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X89_Y35_N8
\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[77]~134_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[77]~164_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[77]~134_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[77]~164_combout\)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[77]~134_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[77]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[77]~134_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[77]~164_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X89_Y35_N10
\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[78]~133_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[78]~163_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[78]~133_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[78]~163_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X89_Y35_N12
\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X92_Y31_N28
\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X92_Y31_N22
\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~93_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~93_combout\);

-- Location: LCCOMB_X92_Y31_N20
\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~92_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~92_combout\);

-- Location: LCCOMB_X91_Y30_N6
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~93_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~92_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~93_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[130]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~93_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[130]~92_combout\,
	datad => VCC,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X91_Y30_N8
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~91_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~91_combout\ & 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~91_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~91_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X91_Y30_N10
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~90_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~90_combout\)))))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~90_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X91_Y30_N12
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~89_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~89_combout\ & 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~89_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~89_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X91_Y30_N14
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~88_combout\))))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~88_combout\) # (GND))))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125_combout\) # ((\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~88_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~88_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X91_Y30_N16
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114_combout\ & 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X91_Y30_N18
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\inst1|Mod0|auto_generated|divider|divider|StageOut[136]~86_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113_combout\))))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[136]~86_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113_combout\) # (GND))))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[136]~86_combout\) # ((\inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[136]~86_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X91_Y30_N20
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[137]~85_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112_combout\ & 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[137]~85_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[137]~85_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[137]~85_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X91_Y30_N22
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\inst1|Mod0|auto_generated|divider|divider|StageOut[138]~84_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111_combout\))))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[138]~84_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111_combout\) # (GND))))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[138]~84_combout\) # ((\inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[138]~84_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X91_Y30_N24
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[139]~83_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[139]~83_combout\ & 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[139]~83_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[139]~83_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X91_Y30_N26
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout\))))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout\) # (GND))))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout\) # ((\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X91_Y30_N28
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X88_Y35_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[86]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[86]~142_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[86]~142_combout\);

-- Location: LCCOMB_X89_Y35_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[86]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[86]~167_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[77]~164_combout\) # 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[77]~164_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[86]~167_combout\);

-- Location: LCCOMB_X88_Y35_N20
\inst1|Div1|auto_generated|divider|divider|StageOut[85]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[85]~143_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[85]~143_combout\);

-- Location: LCCOMB_X89_Y35_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[85]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[85]~168_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[76]~165_combout\) # 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[76]~165_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[85]~168_combout\);

-- Location: LCCOMB_X88_Y35_N22
\inst1|Div1|auto_generated|divider|divider|StageOut[84]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[84]~144_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[84]~144_combout\);

-- Location: LCCOMB_X89_Y35_N22
\inst1|Div1|auto_generated|divider|divider|StageOut[84]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[84]~169_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[75]~166_combout\) # 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[75]~166_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[84]~169_combout\);

-- Location: LCCOMB_X88_Y35_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[83]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[83]~145_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[83]~145_combout\);

-- Location: LCCOMB_X89_Y35_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[83]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[83]~170_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[74]~181_combout\) # 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[74]~181_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[83]~170_combout\);

-- Location: LCCOMB_X89_Y35_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[82]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[82]~182_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- (\inst2|S_data\(4))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(4),
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[82]~182_combout\);

-- Location: LCCOMB_X88_Y35_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[82]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[82]~146_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[82]~146_combout\);

-- Location: LCCOMB_X89_Y33_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[72]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst2|S_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst2|S_data\(3),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\);

-- Location: LCCOMB_X89_Y33_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[72]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \inst2|S_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \inst2|S_data\(3),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\);

-- Location: LCCOMB_X89_Y33_N4
\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X86_Y35_N14
\inst1|Div1|auto_generated|divider|divider|StageOut[81]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[81]~150_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[81]~150_combout\);

-- Location: LCCOMB_X87_Y35_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[81]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[81]~147_combout\ = (\inst2|S_data\(3) & \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(3),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[81]~147_combout\);

-- Location: LCCOMB_X88_Y35_N2
\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\inst1|Div1|auto_generated|divider|divider|StageOut[81]~150_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[81]~147_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[81]~150_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[81]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[81]~150_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[81]~147_combout\,
	datad => VCC,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X88_Y35_N4
\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[82]~182_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[82]~146_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[82]~182_combout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[82]~146_combout\)))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[82]~182_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[82]~146_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[82]~182_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[82]~146_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X88_Y35_N6
\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[83]~145_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[83]~170_combout\))))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[83]~145_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[83]~170_combout\) # (GND))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[83]~145_combout\) # ((\inst1|Div1|auto_generated|divider|divider|StageOut[83]~170_combout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[83]~145_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[83]~170_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X88_Y35_N8
\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[84]~144_combout\ & (((!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[84]~144_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[84]~169_combout\ & (!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|StageOut[84]~169_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\inst1|Div1|auto_generated|divider|divider|StageOut[84]~144_combout\ & !\inst1|Div1|auto_generated|divider|divider|StageOut[84]~169_combout\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[84]~144_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[84]~169_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X88_Y35_N10
\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[85]~143_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[85]~168_combout\)))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\inst1|Div1|auto_generated|divider|divider|StageOut[85]~143_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[85]~168_combout\)))))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[85]~143_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[85]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[85]~143_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[85]~168_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X88_Y35_N12
\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[86]~142_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[86]~167_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[86]~142_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[86]~167_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X88_Y35_N14
\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X90_Y31_N14
\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~105_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~105_combout\);

-- Location: LCCOMB_X90_Y31_N12
\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X90_Y31_N28
\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~106_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~106_combout\);

-- Location: LCCOMB_X91_Y31_N0
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (((\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~105_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~106_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~105_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~105_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~106_combout\,
	datad => VCC,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X90_Y30_N26
\inst1|Mod0|auto_generated|divider|divider|StageOut[154]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~115_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~115_combout\);

-- Location: LCCOMB_X90_Y31_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[154]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~94_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~94_combout\);

-- Location: LCCOMB_X90_Y31_N16
\inst1|Mod0|auto_generated|divider|divider|StageOut[153]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[153]~95_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[153]~95_combout\);

-- Location: LCCOMB_X90_Y30_N20
\inst1|Mod0|auto_generated|divider|divider|StageOut[153]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[153]~116_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[139]~82_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[153]~116_combout\);

-- Location: LCCOMB_X95_Y30_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[152]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[152]~117_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[138]~111_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[152]~117_combout\);

-- Location: LCCOMB_X91_Y30_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[152]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[152]~96_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[152]~96_combout\);

-- Location: LCCOMB_X90_Y30_N18
\inst1|Mod0|auto_generated|divider|divider|StageOut[151]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[151]~118_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[137]~112_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[151]~118_combout\);

-- Location: LCCOMB_X91_Y30_N2
\inst1|Mod0|auto_generated|divider|divider|StageOut[151]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[151]~97_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[151]~97_combout\);

-- Location: LCCOMB_X92_Y31_N4
\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~98_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~98_combout\);

-- Location: LCCOMB_X95_Y30_N10
\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~119_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[136]~113_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~119_combout\);

-- Location: LCCOMB_X90_Y30_N8
\inst1|Mod0|auto_generated|divider|divider|StageOut[149]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~120_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[135]~114_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~120_combout\);

-- Location: LCCOMB_X91_Y30_N4
\inst1|Mod0|auto_generated|divider|divider|StageOut[149]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~99_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~99_combout\);

-- Location: LCCOMB_X90_Y30_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~100_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~100_combout\);

-- Location: LCCOMB_X92_Y31_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~121_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125_combout\) # 
-- ((!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[134]~125_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~121_combout\);

-- Location: LCCOMB_X92_Y31_N2
\inst1|Mod0|auto_generated|divider|divider|StageOut[147]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~122_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126_combout\) # 
-- ((!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[133]~126_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~122_combout\);

-- Location: LCCOMB_X90_Y31_N22
\inst1|Mod0|auto_generated|divider|divider|StageOut[147]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~101_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~101_combout\);

-- Location: LCCOMB_X90_Y30_N2
\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~123_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[132]~127_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~123_combout\);

-- Location: LCCOMB_X90_Y31_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~102_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~102_combout\);

-- Location: LCCOMB_X95_Y30_N16
\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[131]~128_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124_combout\);

-- Location: LCCOMB_X91_Y30_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103_combout\);

-- Location: LCCOMB_X92_Y31_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104_combout\);

-- Location: LCCOMB_X92_Y31_N12
\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129_combout\);

-- Location: LCCOMB_X91_Y31_N2
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104_combout\ & 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129_combout\)))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X91_Y31_N4
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & ((((\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103_combout\)))))
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124_combout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X91_Y31_N6
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~123_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[146]~102_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~123_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[146]~102_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\);

-- Location: LCCOMB_X91_Y31_N8
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[147]~122_combout\) # ((\inst1|Mod0|auto_generated|divider|divider|StageOut[147]~101_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~122_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[147]~101_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\);

-- Location: LCCOMB_X91_Y31_N10
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~100_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[148]~121_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~100_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[148]~121_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\);

-- Location: LCCOMB_X91_Y31_N12
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[149]~120_combout\) # ((\inst1|Mod0|auto_generated|divider|divider|StageOut[149]~99_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~120_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[149]~99_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\);

-- Location: LCCOMB_X91_Y31_N14
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~98_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[150]~119_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~98_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[150]~119_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\);

-- Location: LCCOMB_X91_Y31_N16
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[151]~118_combout\) # ((\inst1|Mod0|auto_generated|divider|divider|StageOut[151]~97_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[151]~118_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[151]~97_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\);

-- Location: LCCOMB_X91_Y31_N18
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[152]~117_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[152]~96_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[152]~117_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[152]~96_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\);

-- Location: LCCOMB_X91_Y31_N20
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\ = CARRY((\inst1|Mod0|auto_generated|divider|divider|StageOut[153]~95_combout\) # ((\inst1|Mod0|auto_generated|divider|divider|StageOut[153]~116_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[153]~95_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[153]~116_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\);

-- Location: LCCOMB_X91_Y31_N22
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\ = CARRY((!\inst1|Mod0|auto_generated|divider|divider|StageOut[154]~115_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[154]~94_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~115_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[154]~94_combout\,
	datad => VCC,
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23_cout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\);

-- Location: LCCOMB_X91_Y31_N24
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25_cout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X91_Y31_N28
\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~105_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[143]~106_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (((\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~105_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[143]~106_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\);

-- Location: LCCOMB_X91_Y31_N26
\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (((\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~104_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[144]~129_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\);

-- Location: LCCOMB_X91_Y31_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124_combout\) # 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (((\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~124_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[145]~103_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\);

-- Location: LCCOMB_X87_Y35_N26
\inst1|Div1|auto_generated|divider|divider|StageOut[94]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[94]~151_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[94]~151_combout\);

-- Location: LCCOMB_X88_Y35_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[94]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[94]~171_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[85]~168_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[85]~168_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[94]~171_combout\);

-- Location: LCCOMB_X88_Y35_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[93]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[93]~172_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[84]~169_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[84]~169_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[93]~172_combout\);

-- Location: LCCOMB_X87_Y35_N4
\inst1|Div1|auto_generated|divider|divider|StageOut[93]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[93]~152_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[93]~152_combout\);

-- Location: LCCOMB_X87_Y35_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[92]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[92]~153_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[92]~153_combout\);

-- Location: LCCOMB_X88_Y35_N16
\inst1|Div1|auto_generated|divider|divider|StageOut[92]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[92]~173_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[83]~170_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[83]~170_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[92]~173_combout\);

-- Location: LCCOMB_X87_Y35_N2
\inst1|Div1|auto_generated|divider|divider|StageOut[91]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[91]~154_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[91]~154_combout\);

-- Location: LCCOMB_X88_Y35_N26
\inst1|Div1|auto_generated|divider|divider|StageOut[91]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[91]~174_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[82]~182_combout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[82]~182_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[91]~174_combout\);

-- Location: LCCOMB_X87_Y35_N22
\inst1|Div1|auto_generated|divider|divider|StageOut[90]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[90]~183_combout\ = (\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- (\inst2|S_data\(3))) # (!\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(3),
	datab => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[90]~183_combout\);

-- Location: LCCOMB_X87_Y35_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[90]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[90]~155_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[90]~155_combout\);

-- Location: LCCOMB_X87_Y35_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[89]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[89]~156_combout\ = (\inst2|S_data\(2) & \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(2),
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[89]~156_combout\);

-- Location: LCCOMB_X86_Y35_N28
\inst1|Div1|auto_generated|divider|divider|StageOut[80]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[80]~157_combout\ = (\inst2|S_data\(2) & \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(2),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[80]~157_combout\);

-- Location: LCCOMB_X86_Y35_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[80]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[80]~158_combout\ = (\inst2|S_data\(2) & !\inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(2),
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[80]~158_combout\);

-- Location: LCCOMB_X86_Y35_N24
\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[80]~157_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[80]~158_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[80]~157_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|StageOut[80]~158_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X87_Y35_N20
\inst1|Div1|auto_generated|divider|divider|StageOut[89]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[89]~159_combout\ = (!\inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[89]~159_combout\);

-- Location: LCCOMB_X87_Y35_N6
\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[89]~156_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[89]~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[89]~156_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[89]~159_combout\,
	datad => VCC,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\);

-- Location: LCCOMB_X87_Y35_N8
\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[90]~183_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[90]~155_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[90]~183_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[90]~155_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\);

-- Location: LCCOMB_X87_Y35_N10
\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\ = CARRY((\inst1|Div1|auto_generated|divider|divider|StageOut[91]~154_combout\) # ((\inst1|Div1|auto_generated|divider|divider|StageOut[91]~174_combout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[91]~154_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[91]~174_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\);

-- Location: LCCOMB_X87_Y35_N12
\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\ = CARRY(((!\inst1|Div1|auto_generated|divider|divider|StageOut[92]~153_combout\ & !\inst1|Div1|auto_generated|divider|divider|StageOut[92]~173_combout\)) # 
-- (!\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[92]~153_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[92]~173_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\);

-- Location: LCCOMB_X87_Y35_N14
\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[93]~172_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[93]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[93]~172_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[93]~152_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\);

-- Location: LCCOMB_X87_Y35_N16
\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\inst1|Div1|auto_generated|divider|divider|StageOut[94]~151_combout\ & (!\inst1|Div1|auto_generated|divider|divider|StageOut[94]~171_combout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|StageOut[94]~151_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|StageOut[94]~171_combout\,
	datad => VCC,
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X87_Y35_N18
\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X95_Y31_N8
\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = !\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\);

-- Location: LCCOMB_X95_Y31_N18
\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\ = (\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((!\inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\);

-- Location: LCCOMB_X113_Y19_N14
\inst5|comb~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~5_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~5_combout\);

-- Location: LCCOMB_X113_Y19_N24
\inst5|comb~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~4_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ $ 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~4_combout\);

-- Location: LCCOMB_X114_Y19_N28
\inst5|decOut_n[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|decOut_n\(6) = (!\inst5|comb~4_combout\ & ((\inst5|comb~5_combout\) # (\inst5|decOut_n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|comb~5_combout\,
	datab => \inst5|comb~4_combout\,
	datad => \inst5|decOut_n\(6),
	combout => \inst5|decOut_n\(6));

-- Location: LCCOMB_X113_Y19_N28
\inst5|comb~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~6_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~6_combout\);

-- Location: LCCOMB_X113_Y19_N22
\inst5|comb~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~7_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\))) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~7_combout\);

-- Location: LCCOMB_X114_Y19_N6
\inst5|decOut_n[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|decOut_n\(5) = (!\inst5|comb~6_combout\ & ((\inst5|comb~7_combout\) # (\inst5|decOut_n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|comb~6_combout\,
	datac => \inst5|comb~7_combout\,
	datad => \inst5|decOut_n\(5),
	combout => \inst5|decOut_n\(5));

-- Location: LCCOMB_X113_Y19_N2
\inst5|comb~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~9_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (((!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)))) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\)) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~9_combout\);

-- Location: LCCOMB_X113_Y19_N20
\inst5|comb~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~8_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\))) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~8_combout\);

-- Location: LCCOMB_X114_Y19_N0
\inst5|decOut_n[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|decOut_n\(4) = (!\inst5|comb~8_combout\ & ((\inst5|comb~9_combout\) # (\inst5|decOut_n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|comb~9_combout\,
	datab => \inst5|comb~8_combout\,
	datad => \inst5|decOut_n\(4),
	combout => \inst5|decOut_n\(4));

-- Location: LCCOMB_X113_Y19_N18
\inst5|comb~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~11_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ $ 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~11_combout\);

-- Location: LCCOMB_X113_Y19_N4
\inst5|comb~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~10_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ $ 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~10_combout\);

-- Location: LCCOMB_X114_Y19_N2
\inst5|decOut_n[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|decOut_n\(3) = (!\inst5|comb~10_combout\ & ((\inst5|comb~11_combout\) # (\inst5|decOut_n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|comb~11_combout\,
	datac => \inst5|comb~10_combout\,
	datad => \inst5|decOut_n\(3),
	combout => \inst5|decOut_n\(3));

-- Location: LCCOMB_X113_Y19_N8
\inst5|comb~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~12_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & (((!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & 
-- (((!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~12_combout\);

-- Location: LCCOMB_X113_Y19_N26
\inst5|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Equal8~0_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & 
-- !\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|Equal8~0_combout\);

-- Location: LCCOMB_X114_Y19_N20
\inst5|decOut_n[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|decOut_n\(2) = (!\inst5|comb~12_combout\ & ((\inst5|Equal8~0_combout\) # (\inst5|decOut_n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|comb~12_combout\,
	datac => \inst5|Equal8~0_combout\,
	datad => \inst5|decOut_n\(2),
	combout => \inst5|decOut_n\(2));

-- Location: LCCOMB_X113_Y19_N12
\inst5|comb~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~14_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ $ 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & (((!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\)) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~14_combout\);

-- Location: LCCOMB_X113_Y19_N6
\inst5|comb~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~15_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ $ 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~15_combout\);

-- Location: LCCOMB_X114_Y19_N10
\inst5|decOut_n[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|decOut_n\(1) = (!\inst5|comb~14_combout\ & ((\inst5|comb~15_combout\) # (\inst5|decOut_n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|comb~14_combout\,
	datac => \inst5|comb~15_combout\,
	datad => \inst5|decOut_n\(1),
	combout => \inst5|decOut_n\(1));

-- Location: LCCOMB_X113_Y19_N10
\inst5|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|decOut_n[0]~0_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ $ 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X113_Y19_N16
\inst5|comb~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|comb~13_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & (((!\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\)))) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\ $ (((\inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\) # (!\inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|StageOut[157]~109_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|StageOut[158]~108_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|StageOut[159]~110_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|StageOut[156]~107_combout\,
	combout => \inst5|comb~13_combout\);

-- Location: LCCOMB_X114_Y19_N16
\inst5|decOut_n[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|decOut_n\(0) = (!\inst5|comb~13_combout\ & ((\inst5|decOut_n[0]~0_combout\) # (\inst5|decOut_n\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|decOut_n[0]~0_combout\,
	datac => \inst5|comb~13_combout\,
	datad => \inst5|decOut_n\(0),
	combout => \inst5|decOut_n\(0));

-- Location: LCCOMB_X97_Y35_N14
\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \inst2|S_data\(6) $ (VCC)
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\inst2|S_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(6),
	datad => VCC,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X97_Y35_N16
\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\inst2|S_data\(7) & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!\inst2|S_data\(7) & 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\inst2|S_data\(7) & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(7),
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X97_Y35_N18
\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\inst2|S_data\(8) & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!\inst2|S_data\(8) & 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\inst2|S_data\(8) & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(8),
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X97_Y35_N20
\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\inst2|S_data\(9) & (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\inst2|S_data\(9) & 
-- ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\inst2|S_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(9),
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X97_Y35_N22
\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\inst2|S_data\(10) & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\inst2|S_data\(10) & 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\inst2|S_data\(10) & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(10),
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X97_Y35_N24
\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\inst2|S_data\(11) & (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\inst2|S_data\(11) & 
-- ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\inst2|S_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(11),
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X97_Y35_N26
\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\inst2|S_data\(12) & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\inst2|S_data\(12) & 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\inst2|S_data\(12) & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(12),
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X97_Y35_N28
\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X97_Y35_N8
\inst1|Div0|auto_generated|divider|divider|StageOut[108]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[108]~82_combout\ = (\inst2|S_data\(12) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(12),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[108]~82_combout\);

-- Location: LCCOMB_X97_Y35_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[108]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[108]~83_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[108]~83_combout\);

-- Location: LCCOMB_X97_Y35_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[107]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[107]~85_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[107]~85_combout\);

-- Location: LCCOMB_X96_Y35_N10
\inst1|Div0|auto_generated|divider|divider|StageOut[107]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[107]~84_combout\ = (\inst2|S_data\(11) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(11),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[107]~84_combout\);

-- Location: LCCOMB_X97_Y35_N10
\inst1|Div0|auto_generated|divider|divider|StageOut[106]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[106]~87_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[106]~87_combout\);

-- Location: LCCOMB_X96_Y35_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[106]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[106]~86_combout\ = (\inst2|S_data\(10) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_data\(10),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[106]~86_combout\);

-- Location: LCCOMB_X98_Y35_N4
\inst1|Div0|auto_generated|divider|divider|StageOut[105]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[105]~88_combout\ = (\inst2|S_data\(9) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(9),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[105]~88_combout\);

-- Location: LCCOMB_X98_Y35_N2
\inst1|Div0|auto_generated|divider|divider|StageOut[105]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[105]~89_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[105]~89_combout\);

-- Location: LCCOMB_X97_Y35_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[104]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[104]~90_combout\ = (\inst2|S_data\(8) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(8),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[104]~90_combout\);

-- Location: LCCOMB_X98_Y35_N28
\inst1|Div0|auto_generated|divider|divider|StageOut[104]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[104]~91_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[104]~91_combout\);

-- Location: LCCOMB_X96_Y35_N20
\inst1|Div0|auto_generated|divider|divider|StageOut[103]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[103]~93_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[103]~93_combout\);

-- Location: LCCOMB_X96_Y35_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[103]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[103]~92_combout\ = (\inst2|S_data\(7) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(7),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[103]~92_combout\);

-- Location: LCCOMB_X98_Y35_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[102]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[102]~94_combout\ = (\inst2|S_data\(6) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(6),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[102]~94_combout\);

-- Location: LCCOMB_X98_Y35_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[102]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[102]~95_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[102]~95_combout\);

-- Location: LCCOMB_X97_Y35_N2
\inst1|Div0|auto_generated|divider|divider|StageOut[101]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[101]~96_combout\ = (\inst2|S_data\(5) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(5),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[101]~96_combout\);

-- Location: LCCOMB_X97_Y35_N4
\inst1|Div0|auto_generated|divider|divider|StageOut[101]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[101]~97_combout\ = (\inst2|S_data\(5) & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(5),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[101]~97_combout\);

-- Location: LCCOMB_X98_Y35_N10
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\inst1|Div0|auto_generated|divider|divider|StageOut[101]~96_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[101]~97_combout\)))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\inst1|Div0|auto_generated|divider|divider|StageOut[101]~96_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[101]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[101]~96_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[101]~97_combout\,
	datad => VCC,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X98_Y35_N12
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[102]~94_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[102]~95_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\inst1|Div0|auto_generated|divider|divider|StageOut[102]~94_combout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[102]~95_combout\)))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|StageOut[102]~94_combout\ & (!\inst1|Div0|auto_generated|divider|divider|StageOut[102]~95_combout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[102]~94_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[102]~95_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X98_Y35_N14
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[103]~93_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[103]~92_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\inst1|Div0|auto_generated|divider|divider|StageOut[103]~93_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[103]~92_combout\)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[103]~93_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[103]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[103]~93_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[103]~92_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X98_Y35_N16
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[104]~90_combout\ & (((!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[104]~90_combout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[104]~91_combout\ & (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[104]~91_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\inst1|Div0|auto_generated|divider|divider|StageOut[104]~90_combout\ & !\inst1|Div0|auto_generated|divider|divider|StageOut[104]~91_combout\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[104]~90_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[104]~91_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X98_Y35_N18
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[105]~88_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[105]~89_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\inst1|Div0|auto_generated|divider|divider|StageOut[105]~88_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[105]~89_combout\)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[105]~88_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[105]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[105]~88_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[105]~89_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X98_Y35_N20
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[106]~87_combout\ & (((!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[106]~87_combout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[106]~86_combout\ & (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[106]~86_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\inst1|Div0|auto_generated|divider|divider|StageOut[106]~87_combout\ & !\inst1|Div0|auto_generated|divider|divider|StageOut[106]~86_combout\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[106]~87_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[106]~86_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X98_Y35_N22
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[107]~85_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[107]~84_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\inst1|Div0|auto_generated|divider|divider|StageOut[107]~85_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[107]~84_combout\)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[107]~85_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[107]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[107]~85_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[107]~84_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X98_Y35_N24
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|StageOut[108]~82_combout\ & (!\inst1|Div0|auto_generated|divider|divider|StageOut[108]~83_combout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[108]~82_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[108]~83_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\);

-- Location: LCCOMB_X98_Y35_N26
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X96_Y35_N28
\inst1|Div0|auto_generated|divider|divider|StageOut[118]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[118]~128_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- ((\inst2|S_data\(10)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst2|S_data\(10),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[118]~128_combout\);

-- Location: LCCOMB_X96_Y35_N14
\inst1|Div0|auto_generated|divider|divider|StageOut[119]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[119]~127_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\inst2|S_data\(11))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst2|S_data\(11),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[119]~127_combout\);

-- Location: LCCOMB_X99_Y35_N16
\inst1|Div0|auto_generated|divider|divider|StageOut[119]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[119]~98_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[119]~98_combout\);

-- Location: LCCOMB_X99_Y34_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[118]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[118]~99_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[118]~99_combout\);

-- Location: LCCOMB_X98_Y35_N8
\inst1|Div0|auto_generated|divider|divider|StageOut[117]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[117]~129_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\inst2|S_data\(9))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_data\(9),
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[117]~129_combout\);

-- Location: LCCOMB_X98_Y34_N28
\inst1|Div0|auto_generated|divider|divider|StageOut[117]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[117]~100_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[117]~100_combout\);

-- Location: LCCOMB_X97_Y35_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[116]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[116]~130_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\inst2|S_data\(8))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst2|S_data\(8),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[116]~130_combout\);

-- Location: LCCOMB_X99_Y34_N20
\inst1|Div0|auto_generated|divider|divider|StageOut[116]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[116]~101_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[116]~101_combout\);

-- Location: LCCOMB_X97_Y34_N28
\inst1|Div0|auto_generated|divider|divider|StageOut[115]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[115]~102_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[115]~102_combout\);

-- Location: LCCOMB_X96_Y35_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[115]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[115]~131_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- ((\inst2|S_data\(7)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datac => \inst2|S_data\(7),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[115]~131_combout\);

-- Location: LCCOMB_X98_Y34_N14
\inst1|Div0|auto_generated|divider|divider|StageOut[114]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[114]~103_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[114]~103_combout\);

-- Location: LCCOMB_X98_Y35_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[114]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[114]~132_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- ((\inst2|S_data\(6)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datab => \inst2|S_data\(6),
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[114]~132_combout\);

-- Location: LCCOMB_X98_Y34_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[113]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[113]~104_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst2|S_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \inst2|S_data\(5),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[113]~104_combout\);

-- Location: LCCOMB_X98_Y34_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[113]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[113]~105_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[113]~105_combout\);

-- Location: LCCOMB_X99_Y34_N22
\inst1|Div0|auto_generated|divider|divider|StageOut[112]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[112]~106_combout\ = (\inst2|S_data\(4) & \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(4),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[112]~106_combout\);

-- Location: LCCOMB_X96_Y35_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[100]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[100]~108_combout\ = (\inst2|S_data\(4) & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(4),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[100]~108_combout\);

-- Location: LCCOMB_X96_Y35_N22
\inst1|Div0|auto_generated|divider|divider|StageOut[100]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[100]~107_combout\ = (\inst2|S_data\(4) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(4),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[100]~107_combout\);

-- Location: LCCOMB_X96_Y35_N8
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[100]~108_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[100]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[100]~108_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|StageOut[100]~107_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X96_Y34_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[112]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[112]~109_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[112]~109_combout\);

-- Location: LCCOMB_X99_Y34_N0
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\inst1|Div0|auto_generated|divider|divider|StageOut[112]~106_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[112]~109_combout\)))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\inst1|Div0|auto_generated|divider|divider|StageOut[112]~106_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[112]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[112]~106_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[112]~109_combout\,
	datad => VCC,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X99_Y34_N2
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[113]~104_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[113]~105_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\inst1|Div0|auto_generated|divider|divider|StageOut[113]~104_combout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[113]~105_combout\)))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|StageOut[113]~104_combout\ & (!\inst1|Div0|auto_generated|divider|divider|StageOut[113]~105_combout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[113]~104_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[113]~105_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X99_Y34_N4
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[114]~103_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[114]~132_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\inst1|Div0|auto_generated|divider|divider|StageOut[114]~103_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[114]~132_combout\)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[114]~103_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[114]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[114]~103_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[114]~132_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X99_Y34_N6
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[115]~102_combout\ & (((!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[115]~102_combout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[115]~131_combout\ & (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[115]~131_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\inst1|Div0|auto_generated|divider|divider|StageOut[115]~102_combout\ & !\inst1|Div0|auto_generated|divider|divider|StageOut[115]~131_combout\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[115]~102_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[115]~131_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X99_Y34_N8
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[116]~130_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[116]~101_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\inst1|Div0|auto_generated|divider|divider|StageOut[116]~130_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[116]~101_combout\)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[116]~130_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[116]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[116]~130_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[116]~101_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X99_Y34_N10
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[117]~129_combout\ & (((!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[117]~129_combout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[117]~100_combout\ & (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|StageOut[117]~100_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\inst1|Div0|auto_generated|divider|divider|StageOut[117]~129_combout\ & !\inst1|Div0|auto_generated|divider|divider|StageOut[117]~100_combout\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[117]~129_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[117]~100_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X99_Y34_N12
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[118]~99_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[118]~128_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\inst1|Div0|auto_generated|divider|divider|StageOut[118]~99_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[118]~128_combout\)))))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[118]~99_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[118]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[118]~99_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[118]~128_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X99_Y34_N14
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|StageOut[119]~127_combout\ & (!\inst1|Div0|auto_generated|divider|divider|StageOut[119]~98_combout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[119]~127_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[119]~98_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\);

-- Location: LCCOMB_X99_Y34_N16
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\);

-- Location: LCCOMB_X99_Y34_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[130]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[130]~122_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[118]~128_combout\) # 
-- ((!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[118]~128_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[130]~122_combout\);

-- Location: LCCOMB_X97_Y34_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[130]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[130]~110_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[130]~110_combout\);

-- Location: LCCOMB_X98_Y34_N2
\inst1|Div0|auto_generated|divider|divider|StageOut[129]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[129]~123_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[117]~129_combout\) # 
-- ((!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|StageOut[117]~129_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[129]~123_combout\);

-- Location: LCCOMB_X98_Y34_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[129]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\);

-- Location: LCCOMB_X97_Y34_N22
\inst1|Div0|auto_generated|divider|divider|StageOut[128]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[128]~112_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[128]~112_combout\);

-- Location: LCCOMB_X99_Y34_N26
\inst1|Div0|auto_generated|divider|divider|StageOut[128]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[128]~124_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[116]~130_combout\) # 
-- ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[116]~130_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[128]~124_combout\);

-- Location: LCCOMB_X97_Y34_N26
\inst1|Div0|auto_generated|divider|divider|StageOut[127]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[127]~125_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[115]~131_combout\) # 
-- ((!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[115]~131_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[127]~125_combout\);

-- Location: LCCOMB_X98_Y34_N26
\inst1|Div0|auto_generated|divider|divider|StageOut[127]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[127]~113_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[127]~113_combout\);

-- Location: LCCOMB_X98_Y34_N4
\inst1|Div0|auto_generated|divider|divider|StageOut[126]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[126]~126_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[114]~132_combout\) # 
-- ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|StageOut[114]~132_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[126]~126_combout\);

-- Location: LCCOMB_X98_Y34_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[126]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[126]~114_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[126]~114_combout\);

-- Location: LCCOMB_X98_Y34_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[125]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[125]~115_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[125]~115_combout\);

-- Location: LCCOMB_X98_Y34_N18
\inst1|Div0|auto_generated|divider|divider|StageOut[125]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[125]~133_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\inst2|S_data\(5))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \inst2|S_data\(5),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[125]~133_combout\);

-- Location: LCCOMB_X98_Y34_N20
\inst1|Div0|auto_generated|divider|divider|StageOut[124]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[124]~116_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[124]~116_combout\);

-- Location: LCCOMB_X97_Y34_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[124]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[124]~134_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\inst2|S_data\(4)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \inst2|S_data\(4),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[124]~134_combout\);

-- Location: LCCOMB_X96_Y35_N26
\inst1|Div0|auto_generated|divider|divider|StageOut[99]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[99]~119_combout\ = (\inst2|S_data\(3) & !\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(3),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[99]~119_combout\);

-- Location: LCCOMB_X96_Y35_N16
\inst1|Div0|auto_generated|divider|divider|StageOut[99]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[99]~118_combout\ = (\inst2|S_data\(3) & \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|S_data\(3),
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[99]~118_combout\);

-- Location: LCCOMB_X96_Y35_N18
\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[99]~119_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[99]~118_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|StageOut[99]~119_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|StageOut[99]~118_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X97_Y34_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[123]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[123]~135_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\inst2|S_data\(3))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst2|S_data\(3),
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[123]~135_combout\);

-- Location: LCCOMB_X96_Y35_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[111]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[111]~120_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[111]~120_combout\);

-- Location: LCCOMB_X96_Y35_N2
\inst1|Div0|auto_generated|divider|divider|StageOut[111]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[111]~117_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst2|S_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \inst2|S_data\(3),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[111]~117_combout\);

-- Location: LCCOMB_X96_Y35_N4
\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[111]~120_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[111]~117_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[111]~120_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|StageOut[111]~117_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\);

-- Location: LCCOMB_X97_Y34_N20
\inst1|Div0|auto_generated|divider|divider|StageOut[123]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[123]~121_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[123]~121_combout\);

-- Location: LCCOMB_X97_Y34_N2
\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1_cout\ = CARRY((\inst1|Div0|auto_generated|divider|divider|StageOut[123]~135_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[123]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[123]~135_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[123]~121_combout\,
	datad => VCC,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1_cout\);

-- Location: LCCOMB_X97_Y34_N4
\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3_cout\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|StageOut[124]~116_combout\ & (!\inst1|Div0|auto_generated|divider|divider|StageOut[124]~134_combout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[124]~116_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[124]~134_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3_cout\);

-- Location: LCCOMB_X97_Y34_N6
\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5_cout\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3_cout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[125]~115_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[125]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[125]~115_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[125]~133_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5_cout\);

-- Location: LCCOMB_X97_Y34_N8
\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7_cout\ = CARRY(((!\inst1|Div0|auto_generated|divider|divider|StageOut[126]~126_combout\ & !\inst1|Div0|auto_generated|divider|divider|StageOut[126]~114_combout\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[126]~126_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[126]~114_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7_cout\);

-- Location: LCCOMB_X97_Y34_N10
\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9_cout\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7_cout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[127]~125_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[127]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[127]~125_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[127]~113_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9_cout\);

-- Location: LCCOMB_X97_Y34_N12
\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11_cout\ = CARRY(((!\inst1|Div0|auto_generated|divider|divider|StageOut[128]~112_combout\ & !\inst1|Div0|auto_generated|divider|divider|StageOut[128]~124_combout\)) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[128]~112_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[128]~124_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11_cout\);

-- Location: LCCOMB_X97_Y34_N14
\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13_cout\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11_cout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[129]~123_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[129]~123_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13_cout\);

-- Location: LCCOMB_X97_Y34_N16
\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ = CARRY((!\inst1|Div0|auto_generated|divider|divider|StageOut[130]~122_combout\ & (!\inst1|Div0|auto_generated|divider|divider|StageOut[130]~110_combout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|StageOut[130]~122_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|StageOut[130]~110_combout\,
	datad => VCC,
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\);

-- Location: LCCOMB_X97_Y34_N18
\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\,
	combout => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\);

-- Location: LCCOMB_X103_Y31_N18
\inst4|comb~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~5_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ 
-- & !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~5_combout\);

-- Location: LCCOMB_X103_Y31_N8
\inst4|comb~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~4_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ $ 
-- (((\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\) # (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~4_combout\);

-- Location: LCCOMB_X103_Y31_N12
\inst4|decOut_n[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|decOut_n\(6) = (!\inst4|comb~4_combout\ & ((\inst4|comb~5_combout\) # (\inst4|decOut_n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|comb~5_combout\,
	datac => \inst4|comb~4_combout\,
	datad => \inst4|decOut_n\(6),
	combout => \inst4|decOut_n\(6));

-- Location: LCCOMB_X103_Y31_N24
\inst4|comb~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~6_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- ((\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)))) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~6_combout\);

-- Location: LCCOMB_X103_Y31_N14
\inst4|comb~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~7_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~7_combout\);

-- Location: LCCOMB_X103_Y31_N6
\inst4|decOut_n[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|decOut_n\(5) = (!\inst4|comb~6_combout\ & ((\inst4|comb~7_combout\) # (\inst4|decOut_n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|comb~6_combout\,
	datac => \inst4|comb~7_combout\,
	datad => \inst4|decOut_n\(5),
	combout => \inst4|decOut_n\(5));

-- Location: LCCOMB_X103_Y31_N22
\inst4|comb~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~9_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ 
-- & !\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~9_combout\);

-- Location: LCCOMB_X103_Y31_N28
\inst4|comb~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~8_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~8_combout\);

-- Location: LCCOMB_X103_Y31_N16
\inst4|decOut_n[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|decOut_n\(4) = (!\inst4|comb~8_combout\ & ((\inst4|comb~9_combout\) # (\inst4|decOut_n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|comb~9_combout\,
	datab => \inst4|comb~8_combout\,
	datad => \inst4|decOut_n\(4),
	combout => \inst4|decOut_n\(4));

-- Location: LCCOMB_X103_Y31_N30
\inst4|comb~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~11_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ $ (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~11_combout\);

-- Location: LCCOMB_X103_Y31_N4
\inst4|comb~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~10_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ $ 
-- (((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~10_combout\);

-- Location: LCCOMB_X103_Y31_N10
\inst4|decOut_n[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|decOut_n\(3) = (!\inst4|comb~10_combout\ & ((\inst4|comb~11_combout\) # (\inst4|decOut_n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|comb~11_combout\,
	datac => \inst4|comb~10_combout\,
	datad => \inst4|decOut_n\(3),
	combout => \inst4|decOut_n\(3));

-- Location: LCCOMB_X103_Y31_N26
\inst4|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal8~0_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|Equal8~0_combout\);

-- Location: LCCOMB_X103_Y31_N20
\inst4|comb~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~12_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\) # 
-- ((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ 
-- & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~12_combout\);

-- Location: LCCOMB_X102_Y31_N28
\inst4|decOut_n[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|decOut_n\(2) = (!\inst4|comb~12_combout\ & ((\inst4|Equal8~0_combout\) # (\inst4|decOut_n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Equal8~0_combout\,
	datac => \inst4|comb~12_combout\,
	datad => \inst4|decOut_n\(2),
	combout => \inst4|decOut_n\(2));

-- Location: LCCOMB_X98_Y34_N8
\inst4|comb~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~15_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (!\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ $ (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~15_combout\);

-- Location: LCCOMB_X98_Y34_N22
\inst4|comb~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~14_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ $ (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)))) # (!\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~14_combout\);

-- Location: LCCOMB_X99_Y34_N28
\inst4|decOut_n[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|decOut_n\(1) = (!\inst4|comb~14_combout\ & ((\inst4|comb~15_combout\) # (\inst4|decOut_n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|comb~15_combout\,
	datab => \inst4|comb~14_combout\,
	datad => \inst4|decOut_n\(1),
	combout => \inst4|decOut_n\(1));

-- Location: LCCOMB_X98_Y34_N10
\inst4|comb~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|comb~13_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ $ 
-- (((\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & !\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))) # 
-- (!\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|comb~13_combout\);

-- Location: LCCOMB_X98_Y34_N16
\inst4|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|decOut_n[0]~0_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ $ (\inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \inst4|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X99_Y34_N18
\inst4|decOut_n[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|decOut_n\(0) = (!\inst4|comb~13_combout\ & ((\inst4|decOut_n[0]~0_combout\) # (\inst4|decOut_n\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|comb~13_combout\,
	datac => \inst4|decOut_n[0]~0_combout\,
	datad => \inst4|decOut_n\(0),
	combout => \inst4|decOut_n\(0));

-- Location: LCCOMB_X89_Y39_N10
\inst12|s_led~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|s_led~0_combout\ = (\inst12|s_led~q\ & ((\inst13|s_pulsedOut~q\) # (!\inst12|s_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_led~q\,
	datab => \inst13|s_pulsedOut~q\,
	datad => \inst12|s_start~q\,
	combout => \inst12|s_led~0_combout\);

-- Location: LCCOMB_X89_Y39_N6
\inst12|s_led~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|s_led~1_combout\ = (\inst12|s_led~0_combout\ & (((\inst12|s_start~q\)) # (!\inst3|s_pulsedOut~q\))) # (!\inst12|s_led~0_combout\ & (((\inst12|Equal0~3_combout\ & \inst12|s_start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|s_led~0_combout\,
	datab => \inst3|s_pulsedOut~q\,
	datac => \inst12|Equal0~3_combout\,
	datad => \inst12|s_start~q\,
	combout => \inst12|s_led~1_combout\);

-- Location: FF_X89_Y39_N7
\inst12|s_led\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|clkOut~clkctrl_outclk\,
	d => \inst12|s_led~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|s_led~q\);

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_LEDG(8) <= \LEDG[8]~output_o\;
END structure;


