{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655169154341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655169154341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 19:12:34 2022 " "Processing started: Mon Jun 13 19:12:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655169154341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169154341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169154341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655169154617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655169154617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrucmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrucMem " "Found entity 1: instrucMem" {  } { { "instrucMem.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/instrucMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmemtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrucmemtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrucMemTest " "Found entity 1: instrucMemTest" {  } { { "instrucMemTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/instrucMemTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159639 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MainDecoder.sv(28) " "Verilog HDL warning at MainDecoder.sv(28): extended using \"x\" or \"z\"" {  } { { "MainDecoder.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/MainDecoder.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655169159640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/MainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUDecoder.sv(15) " "Verilog HDL warning at ALUDecoder.sv(15): extended using \"x\" or \"z\"" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/ALUDecoder.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655169159641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUDecoder.sv(17) " "Verilog HDL warning at ALUDecoder.sv(17): extended using \"x\" or \"z\"" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/ALUDecoder.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655169159642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159642 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DecoderDecoderDecoder.sv " "Can't analyze file -- file DecoderDecoderDecoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1655169159643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderTest " "Found entity 1: decoderTest" {  } { { "decoderTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/decoderTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159646 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/condlogic.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file controllertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTest " "Found entity 1: controllerTest" {  } { { "controllerTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/controllerTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159651 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.sv(22) " "Verilog HDL information at alu.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "alu.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/alu.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655169159651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutest.sv 1 1 " "Found 1 design units, including 1 entities, in source file alutest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluTest " "Found entity 1: aluTest" {  } { { "aluTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/aluTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159655 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemTest.sv(20) " "Verilog HDL warning at dataMemTest.sv(20): extended using \"x\" or \"z\"" {  } { { "dataMemTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataMemTest.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655169159656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemTest " "Found entity 1: dataMemTest" {  } { { "dataMemTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataMemTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(14) " "Verilog HDL warning at extend.sv(14): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655169159657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendTest " "Found entity 1: extendTest" {  } { { "extendTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/extendTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/registerFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfiletest.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfiletest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFileTest " "Found entity 1: registerFileTest" {  } { { "registerFileTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/registerFileTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "dataPath.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapathtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapathTest " "Found entity 1: datapathTest" {  } { { "datapathTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/datapathTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armsingle.sv 1 1 " "Found 1 design units, including 1 entities, in source file armsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 armSingle " "Found entity 1: armSingle" {  } { { "armSingle.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/armSingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toparm.sv 1 1 " "Found 1 design units, including 1 entities, in source file toparm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topARM " "Found entity 1: topARM" {  } { { "topARM.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/topARM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toparmtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file toparmtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topARMTest " "Found entity 1: topARMTest" {  } { { "topARMTest.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/topARMTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcLogic " "Found entity 1: pcLogic" {  } { { "pcLogic.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/pcLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividerclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file dividerclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dividerClock " "Found entity 1: dividerClock" {  } { { "dividerClock.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dividerClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/SYNC.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "commonPak.vhd" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/commonPak.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159946 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "commonPak.vhd" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/commonPak.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Font_Rom-Behavioral " "Found design unit 1: Font_Rom-Behavioral" {  } { { "Font_Rom.vhd" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/Font_Rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159948 ""} { "Info" "ISGN_ENTITY_NAME" "1 Font_Rom " "Found entity 1: Font_Rom" {  } { { "Font_Rom.vhd" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/Font_Rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printtext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file printtext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 printText-Behavioral " "Found design unit 1: printText-Behavioral" {  } { { "printText.vhd" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/printText.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159949 ""} { "Info" "ISGN_ENTITY_NAME" "1 printText " "Found entity 1: printText" {  } { { "printText.vhd" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/printText.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_regulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_regulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Regulator " "Found entity 1: Clock_Regulator" {  } { { "Clock_Regulator.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/Clock_Regulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169159950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169159950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync VGA.sv(7) " "Verilog HDL Implicit Net warning at VGA.sv(7): created implicit net for \"sync\"" {  } { { "VGA.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/VGA.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 VGA.sv(9) " "Verilog HDL Implicit Net warning at VGA.sv(9): created implicit net for \"clk2\"" {  } { { "VGA.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/VGA.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel SYNC.sv(38) " "Verilog HDL Implicit Net warning at SYNC.sv(38): created implicit net for \"pixel\"" {  } { { "SYNC.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/SYNC.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel2 SYNC.sv(39) " "Verilog HDL Implicit Net warning at SYNC.sv(39): created implicit net for \"pixel2\"" {  } { { "SYNC.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/SYNC.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159952 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(18) " "Verilog HDL Instantiation warning at main.sv(18): instance has no name" {  } { { "main.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/main.sv" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1655169159954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655169159992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Regulator Clock_Regulator:comb_3 " "Elaborating entity \"Clock_Regulator\" for hierarchy \"Clock_Regulator:comb_3\"" {  } { { "main.sv" "comb_3" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/main.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Clock_Regulator.sv(11) " "Verilog HDL assignment warning at Clock_Regulator.sv(11): truncated value with size 32 to match size of target (25)" {  } { { "Clock_Regulator.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/Clock_Regulator.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655169159994 "|main|Clock_Regulator:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topARM topARM:cpu " "Elaborating entity \"topARM\" for hierarchy \"topARM:cpu\"" {  } { { "main.sv" "cpu" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/main.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armSingle topARM:cpu\|armSingle:arm " "Elaborating entity \"armSingle\" for hierarchy \"topARM:cpu\|armSingle:arm\"" {  } { { "topARM.sv" "arm" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/topARM.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller topARM:cpu\|armSingle:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"topARM:cpu\|armSingle:arm\|controller:c\"" {  } { { "armSingle.sv" "c" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/armSingle.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder topARM:cpu\|armSingle:arm\|controller:c\|Decoder:dec " "Elaborating entity \"Decoder\" for hierarchy \"topARM:cpu\|armSingle:arm\|controller:c\|Decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder topARM:cpu\|armSingle:arm\|controller:c\|Decoder:dec\|MainDecoder:MainDeco " "Elaborating entity \"MainDecoder\" for hierarchy \"topARM:cpu\|armSingle:arm\|controller:c\|Decoder:dec\|MainDecoder:MainDeco\"" {  } { { "Decoder.sv" "MainDeco" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/Decoder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder topARM:cpu\|armSingle:arm\|controller:c\|Decoder:dec\|ALUDecoder:ALUDeco " "Elaborating entity \"ALUDecoder\" for hierarchy \"topARM:cpu\|armSingle:arm\|controller:c\|Decoder:dec\|ALUDecoder:ALUDeco\"" {  } { { "Decoder.sv" "ALUDeco" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/Decoder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcLogic topARM:cpu\|armSingle:arm\|controller:c\|Decoder:dec\|pcLogic:PcLogic " "Elaborating entity \"pcLogic\" for hierarchy \"topARM:cpu\|armSingle:arm\|controller:c\|Decoder:dec\|pcLogic:PcLogic\"" {  } { { "Decoder.sv" "PcLogic" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/Decoder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169159999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic topARM:cpu\|armSingle:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"topARM:cpu\|armSingle:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/controller.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr topARM:cpu\|armSingle:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"topARM:cpu\|armSingle:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/condlogic.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck topARM:cpu\|armSingle:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"topARM:cpu\|armSingle:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/condlogic.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath topARM:cpu\|armSingle:arm\|dataPath:dp " "Elaborating entity \"dataPath\" for hierarchy \"topARM:cpu\|armSingle:arm\|dataPath:dp\"" {  } { { "armSingle.sv" "dp" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/armSingle.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 topARM:cpu\|armSingle:arm\|dataPath:dp\|mux_2:PCSrcMux " "Elaborating entity \"mux_2\" for hierarchy \"topARM:cpu\|armSingle:arm\|dataPath:dp\|mux_2:PCSrcMux\"" {  } { { "dataPath.sv" "PCSrcMux" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataPath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr topARM:cpu\|armSingle:arm\|dataPath:dp\|flopr:PCReg " "Elaborating entity \"flopr\" for hierarchy \"topARM:cpu\|armSingle:arm\|dataPath:dp\|flopr:PCReg\"" {  } { { "dataPath.sv" "PCReg" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataPath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma topARM:cpu\|armSingle:arm\|dataPath:dp\|suma:pcadder1 " "Elaborating entity \"suma\" for hierarchy \"topARM:cpu\|armSingle:arm\|dataPath:dp\|suma:pcadder1\"" {  } { { "dataPath.sv" "pcadder1" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataPath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 topARM:cpu\|armSingle:arm\|dataPath:dp\|mux_2:ra1mux " "Elaborating entity \"mux_2\" for hierarchy \"topARM:cpu\|armSingle:arm\|dataPath:dp\|mux_2:ra1mux\"" {  } { { "dataPath.sv" "ra1mux" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataPath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile topARM:cpu\|armSingle:arm\|dataPath:dp\|registerFile:RegFile " "Elaborating entity \"registerFile\" for hierarchy \"topARM:cpu\|armSingle:arm\|dataPath:dp\|registerFile:RegFile\"" {  } { { "dataPath.sv" "RegFile" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataPath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160007 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "registerFile.sv(16) " "Verilog HDL warning at registerFile.sv(16): ignoring unsupported system task" {  } { { "registerFile.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/registerFile.sv" 16 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1655169160008 "|registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend topARM:cpu\|armSingle:arm\|dataPath:dp\|extend:Ext " "Elaborating entity \"extend\" for hierarchy \"topARM:cpu\|armSingle:arm\|dataPath:dp\|extend:Ext\"" {  } { { "dataPath.sv" "Ext" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataPath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu topARM:cpu\|armSingle:arm\|dataPath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"topARM:cpu\|armSingle:arm\|dataPath:dp\|alu:alu\"" {  } { { "dataPath.sv" "alu" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataPath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(36) " "Verilog HDL assignment warning at alu.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/alu.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655169160010 "|topARM|armSingle:arm|dataPath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucMem topARM:cpu\|instrucMem:imem " "Elaborating entity \"instrucMem\" for hierarchy \"topARM:cpu\|instrucMem:imem\"" {  } { { "topARM.sv" "imem" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/topARM.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160011 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "61 0 63 instrucMem.sv(6) " "Verilog HDL warning at instrucMem.sv(6): number of words (61) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instrucMem.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/instrucMem.sv" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1655169160011 "|topARM|instrucMem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instrucMem.sv(3) " "Net \"mem.data_a\" at instrucMem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "instrucMem.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/instrucMem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655169160011 "|topARM|instrucMem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instrucMem.sv(3) " "Net \"mem.waddr_a\" at instrucMem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "instrucMem.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/instrucMem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655169160011 "|topARM|instrucMem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instrucMem.sv(3) " "Net \"mem.we_a\" at instrucMem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "instrucMem.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/instrucMem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655169160011 "|topARM|instrucMem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem topARM:cpu\|dataMem:dmem " "Elaborating entity \"dataMem\" for hierarchy \"topARM:cpu\|dataMem:dmem\"" {  } { { "topARM.sv" "dmem" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/topARM.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160012 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "120 0 63 dataMem.sv(9) " "Verilog HDL warning at dataMem.sv(9): number of words (120) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "dataMem.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataMem.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1655169160013 "|main|topARM:cpu|dataMem:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dataMem.sv(17) " "Verilog HDL assignment warning at dataMem.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "dataMem.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataMem.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655169160013 "|main|topARM:cpu|dataMem:dmem"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "dataMem.sv(18) " "Verilog HDL warning at dataMem.sv(18): ignoring unsupported system task" {  } { { "dataMem.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/dataMem.sv" 18 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1655169160014 "|main|topARM:cpu|dataMem:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:control " "Elaborating entity \"VGA\" for hierarchy \"VGA:control\"" {  } { { "main.sv" "control" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/main.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync VGA.sv(7) " "Verilog HDL or VHDL warning at VGA.sv(7): object \"sync\" assigned a value but never read" {  } { { "VGA.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/VGA.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655169160044 "|main|VGA:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividerClock VGA:control\|dividerClock:cmh " "Elaborating entity \"dividerClock\" for hierarchy \"VGA:control\|dividerClock:cmh\"" {  } { { "VGA.sv" "cmh" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/VGA.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC VGA:control\|SYNC:sync1 " "Elaborating entity \"SYNC\" for hierarchy \"VGA:control\|SYNC:sync1\"" {  } { { "VGA.sv" "sync1" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/VGA.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SYNC.sv(45) " "Verilog HDL assignment warning at SYNC.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "SYNC.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/SYNC.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655169160046 "|main|VGA:control|SYNC:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SYNC.sv(55) " "Verilog HDL assignment warning at SYNC.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "SYNC.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/SYNC.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655169160046 "|main|VGA:control|SYNC:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SYNC.sv(101) " "Verilog HDL assignment warning at SYNC.sv(101): truncated value with size 32 to match size of target (1)" {  } { { "SYNC.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/SYNC.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655169160046 "|main|VGA:control|SYNC:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SYNC.sv(102) " "Verilog HDL assignment warning at SYNC.sv(102): truncated value with size 32 to match size of target (1)" {  } { { "SYNC.sv" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/SYNC.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655169160046 "|main|VGA:control|SYNC:sync1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printText VGA:control\|SYNC:sync1\|printText:t1 " "Elaborating entity \"printText\" for hierarchy \"VGA:control\|SYNC:sync1\|printText:t1\"" {  } { { "SYNC.sv" "t1" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/SYNC.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font_Rom VGA:control\|SYNC:sync1\|printText:t1\|Font_Rom:FontRom " "Elaborating entity \"Font_Rom\" for hierarchy \"VGA:control\|SYNC:sync1\|printText:t1\|Font_Rom:FontRom\"" {  } { { "printText.vhd" "FontRom" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/printText.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160048 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "topARM:cpu\|instrucMem:imem\|mem " "RAM logic \"topARM:cpu\|instrucMem:imem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "instrucMem.sv" "mem" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/instrucMem.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1655169160361 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "topARM:cpu\|armSingle:arm\|dataPath:dp\|registerFile:RegFile\|rf " "RAM logic \"topARM:cpu\|armSingle:arm\|dataPath:dp\|registerFile:RegFile\|rf\" is uninferred due to asynchronous read logic" {  } { { "registerFile.sv" "rf" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/registerFile.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1655169160361 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1655169160361 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/db/Proyecto.ram0_instrucMem_aad16542.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/db/Proyecto.ram0_instrucMem_aad16542.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1655169160363 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/db/Proyecto.ram0_registerFile_e16e767d.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/db/Proyecto.ram0_registerFile_e16e767d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1655169160554 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:control\|SYNC:sync1\|printText:t2\|Font_Rom:FontRom\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:control\|SYNC:sync1\|printText:t2\|Font_Rom:FontRom\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter INIT_FILE set to db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:control\|SYNC:sync1\|printText:t1\|Font_Rom:FontRom\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:control\|SYNC:sync1\|printText:t1\|Font_Rom:FontRom\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter INIT_FILE set to db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655169160729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655169160729 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655169160729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:control\|SYNC:sync1\|printText:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"VGA:control\|SYNC:sync1\|printText:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169160770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:control\|SYNC:sync1\|printText:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"VGA:control\|SYNC:sync1\|printText:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655169160770 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655169160770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hd1 " "Found entity 1: altsyncram_1hd1" {  } { { "db/altsyncram_1hd1.tdf" "" { Text "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/db/altsyncram_1hd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655169160805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169160805 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655169161011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655169161790 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655169162595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/output_files/Proyecto.map.smsg " "Generated suppressed messages file C:/Users/Admin/Desktop/CpuTotal/TallerProyectoFinal/output_files/Proyecto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169162651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655169162759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655169162759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2422 " "Implemented 2422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655169162871 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655169162871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2377 " "Implemented 2377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655169162871 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655169162871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655169162871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655169162886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 19:12:42 2022 " "Processing ended: Mon Jun 13 19:12:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655169162886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655169162886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655169162886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655169162886 ""}
