==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'readBlockInnerLoop0' does not exist in function 'calcOF'.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'readBlockInnerLoop1' does not exist in function 'calcOF'.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'readBlockInnerLoop2' does not exist in function 'calcOF'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 103.348 ; gain = 45.875
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 103.387 ; gain = 45.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'accumulateHW' into 'parseEvents' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416).
INFO: [XFORM 203-603] Inlining function 'calcOF' into 'parseEvents' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:430).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:16 . Memory (MB): peak = 124.133 ; gain = 66.660
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:18 . Memory (MB): peak = 132.543 ; gain = 75.070
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:398) in function 'parseEvents' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:48) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:54) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:68) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.4' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:74) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.5' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:88) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.6' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:94) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'readRefBlockLoop1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:161) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:175) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.1.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:188) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.2' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:199) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.2.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:212) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.3' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:223) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.3.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:236) in function 'parseEvents' completely.
INFO: [XFORM 203-101] Partitioning array 'targetBlocks.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlock.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice2.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice1.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice0.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'targetBlocks.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlock.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:526:2) to (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:397:49) in function 'parseEvents'... converting 20 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 179.289 ; gain = 121.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:53 . Memory (MB): peak = 239.684 ; gain = 182.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416) of variable 'tmp_27', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416 on array 'glPLSlice0_V_0' and 'load' operation ('glPLSlice0_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416) on array 'glPLSlice0_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (10.201ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0.1ns, effective delay budget: 9.9ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('glPLSlice2_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416) on array 'glPLSlice2_V_0' (3.25 ns)
	'mux' operation ('tmpData.V', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416) (1.96 ns)
	'add' operation ('tmpTmpData.V', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:92->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416) (1.74 ns)
	'store' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416) of variable 'tmp_61', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416 on array 'glPLSlice2_V_2' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.288 seconds; current allocated memory: 187.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.794 seconds; current allocated memory: 198.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_0' to 'parseEvents_glPLSbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_1' to 'parseEvents_glPLScud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_2' to 'parseEvents_glPLSdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_3' to 'parseEvents_glPLSeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_0' to 'parseEvents_glPLSfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_1' to 'parseEvents_glPLSg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_2' to 'parseEvents_glPLShbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_3' to 'parseEvents_glPLSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_0' to 'parseEvents_glPLSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_1' to 'parseEvents_glPLSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_2' to 'parseEvents_glPLSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_3' to 'parseEvents_glPLSmb6' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'refBlock_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'glCnt' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_42_64_1_1' to 'parseEvents_mux_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_5ns_7ns_5ns_11_1_1' to 'parseEvents_mac_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_7ns_5ns_5ns_11_1_1' to 'parseEvents_mac_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_8ns_5ns_5ns_11_1_1' to 'parseEvents_mac_mqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mocq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mpcA': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mqcK': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_4ncg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 7.843 seconds; current allocated memory: 220.454 MB.
INFO: [RTMG 210-278] Implementing memory 'parseEvents_glPLSbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:02:32 . Memory (MB): peak = 360.914 ; gain = 303.441
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 152.226 seconds; peak allocated memory: 220.454 MB.
