$date
	Mon Apr 10 01:09:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_adder_3bit_tb $end
$var wire 3 ! o [2:0] $end
$var reg 3 " i [2:0] $end
$scope module uut $end
$var wire 3 # i [2:0] $end
$var wire 3 $ o [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#20000
b110 !
b110 $
b101 "
b101 #
#40000
b0 !
b0 $
b111 "
b111 #
