;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-450
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, -106
	JMZ 117, @20
	JMN 11, #410
	DAT #120, #6
	SLT 300, 91
	JMP 0, @-7
	SUB @27, @-6
	MOV -1, <-0
	JMP <121, 103
	MOV 117, <20
	SUB 711, 600
	MOV -1, <-20
	DJN <130, 9
	JMP 0, @-7
	SPL 117, @20
	SUB @27, @-6
	SUB @27, @-6
	JMZ 0, <45
	JMN @270, 1
	JMZ <130, 9
	ADD 271, @60
	SUB 711, 600
	SUB @27, @-6
	SUB 401, <-1
	DJN 117, @20
	SLT 0, @45
	SUB @121, 109
	SUB 401, <-1
	ADD 270, 60
	SUB 401, <-1
	SUB @121, 103
	SUB @121, 103
	JMP @270, 1
	JMP @270, 1
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMP <27, #-6
	JMN @12, #200
	JMN @12, #200
	JMN @12, #200
	SUB @121, 103
	SUB @27, @-6
	DJN <127, 100
	CMP -7, <-450
	MOV -1, <-20
