{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for Intel(R) Core(TM) Ultra series 3 processors (codenamed Panther Lake) - V1.03",
    "DatePublished": "11/14/2025",
    "Version": "1.03",
    "Legend": ""
  },
  "Events": [
    {
      "EventCode": "0x00",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "INST_RETIRED.ANY",
      "BriefDescription": "Fixed Counter: Counts the number of instructions retired.",
      "PublicDescription": "Fixed Counter: Counts the number of instructions retired.",
      "Counter": "Fixed counter 0",
      "PEBScounters": "32",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "32",
      "Speculative": "0"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.CORE",
      "BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles.",
      "PublicDescription": "Fixed Counter: Counts the number of unhalted core clock cycles.",
      "Counter": "Fixed counter 1",
      "PEBScounters": "33",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.THREAD",
      "BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles.",
      "PublicDescription": "Fixed Counter: Counts the number of unhalted core clock cycles.",
      "Counter": "Fixed counter 1",
      "PEBScounters": "33",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x03",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.REF_TSC",
      "BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles.",
      "PublicDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles.",
      "Counter": "Fixed counter 2",
      "PEBScounters": "34",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BAD_SPECULATION.ALL",
      "BriefDescription": "Fixed Counter: Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.",
      "PublicDescription": "Fixed Counter: Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.",
      "Counter": "Fixed counter 4",
      "PEBScounters": "36",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x06",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.ALL",
      "BriefDescription": "Fixed Counter: Counts the number of retirement slots not consumed due to front end stalls.",
      "PublicDescription": "Fixed Counter: Counts the number of retirement slots not consumed due to front end stalls.",
      "Counter": "Fixed counter 5",
      "PEBScounters": "37",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x00",
      "UMask": "0x07",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_RETIRING.ALL",
      "BriefDescription": "Fixed Counter: Counts the number of consumed retirement slots.",
      "PublicDescription": "Fixed Counter: Counts the number of consumed retirement slots.",
      "Counter": "Fixed counter 6",
      "PEBScounters": "38",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "0"
    },
    {
      "EventCode": "0x03",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "LD_BLOCKS.DATA_UNKNOWN",
      "BriefDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.",
      "PublicDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0x03",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "LD_BLOCKS.STORE_FORWARD",
      "BriefDescription": "Counts the number of retired loads that are blocked because its address partially overlapped with an older store.",
      "PublicDescription": "Counts the number of retired loads that are blocked because its address partially overlapped with an older store.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0x03",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "LD_BLOCKS.ADDRESS_ALIAS",
      "BriefDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.",
      "PublicDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0x03",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "LD_BLOCKS.DTLB_MISS",
      "BriefDescription": "Counts the number of retired loads that are blocked due to a first level TLB miss.",
      "PublicDescription": "Counts the number of retired loads that are blocked due to a first level TLB miss.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0x03",
      "UMask": "0x1f",
      "UMaskExt": "0x00",
      "EventName": "LD_BLOCKS.ALL",
      "BriefDescription": "Counts the number of retired loads that are blocked for any of the following reasons:  DTLB miss, address alias, store forward or data unknown (includes memory disambiguation blocks and ESP consuming load blocks).",
      "PublicDescription": "Counts the number of retired loads that are blocked for any of the following reasons:  DTLB miss, address alias, store forward or data unknown (includes memory disambiguation blocks and ESP consuming load blocks).",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0x04",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "MEM_SCHEDULER_BLOCK.ST_BUF",
      "BriefDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.",
      "PublicDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x04",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "MEM_SCHEDULER_BLOCK.LD_BUF",
      "BriefDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.",
      "PublicDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x04",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "MEM_SCHEDULER_BLOCK.RSV",
      "BriefDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.",
      "PublicDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x04",
      "UMask": "0x07",
      "UMaskExt": "0x00",
      "EventName": "MEM_SCHEDULER_BLOCK.ALL",
      "BriefDescription": "Counts the number of cycles that uops are blocked for any of the following reasons:  load buffer, store buffer or RSV full.",
      "PublicDescription": "Counts the number of cycles that uops are blocked for any of the following reasons:  load buffer, store buffer or RSV full.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x05",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "LD_HEAD.L1_MISS",
      "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a DL1 miss.",
      "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a DL1 miss.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x05",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "LD_HEAD.WCB_FULL",
      "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to request buffers full or lock in progress.",
      "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to request buffers full or lock in progress.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x05",
      "UMask": "0x81",
      "UMaskExt": "0x00",
      "EventName": "LD_HEAD.L1_MISS_AT_RET",
      "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DL1 miss.",
      "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DL1 miss.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x05",
      "UMask": "0x82",
      "UMaskExt": "0x00",
      "EventName": "LD_HEAD.WCB_FULL_AT_RET",
      "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to request buffers full or lock in progress.",
      "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to request buffers full or lock in progress.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x05",
      "UMask": "0xf4",
      "UMaskExt": "0x00",
      "EventName": "LD_HEAD.L1_BOUND_AT_RET",
      "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a core bound stall including a store address match, a DTLB miss or a page walk that detains the load from retiring.",
      "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a core bound stall including a store address match, a DTLB miss or a page walk that detains the load from retiring.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x08",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "DTLB_LOAD_MISSES.MISS_CAUSED_WALK",
      "BriefDescription": "Counts the number of page walks initiated by a demand load that missed the first and second level TLBs.",
      "PublicDescription": "Counts the number of page walks initiated by a demand load that missed the first and second level TLBs.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x08",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
      "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K page.",
      "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x08",
      "UMask": "0x0e",
      "UMaskExt": "0x00",
      "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
      "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to any page size.",
      "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x08",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
      "BriefDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Accounts for all page sizes. Will result in a DTLB write from STLB.",
      "PublicDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Accounts for all page sizes. Will result in a DTLB write from STLB.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x0e",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UOPS_ISSUED.ANY",
      "BriefDescription": "Counts the number of uops issued by the front end every cycle.",
      "PublicDescription": "Counts the number of uops issued by the front end every cycle. When 4-uops are requested and only 2-uops are delivered, the event counts 2. Uops_issued correlates to the number of ROB entries. If uop takes 2 ROB slots it counts as 2 uops_issued.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x13",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "MISALIGN_MEM_REF.LOAD_PAGE_SPLIT",
      "BriefDescription": "Counts misaligned loads that are 4K page splits.",
      "PublicDescription": "Counts misaligned loads that are 4K page splits.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0x13",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "MISALIGN_MEM_REF.STORE_PAGE_SPLIT",
      "BriefDescription": "Counts misaligned stores that are 4K page splits.",
      "PublicDescription": "Counts misaligned stores that are 4K page splits.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0x24",
      "UMask": "0x41",
      "UMaskExt": "0x00",
      "EventName": "L2_REQUEST.DEMAND_DATA_RD_MISS",
      "BriefDescription": "Counts the number of L2 cache accesses from front door Demand Data Read requests that resulted in a Miss. Does not include rejects or recycles, per core event.",
      "PublicDescription": "Counts the number of L2 cache accesses from front door Demand Data Read requests that resulted in a Miss. Does not include rejects or recycles, per core event.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x24",
      "UMask": "0x42",
      "UMaskExt": "0x00",
      "EventName": "L2_REQUEST.DEMAND_RFO_MISS",
      "BriefDescription": "Counts the number of L2 cache accesses from front door Demand RFO requests that resulted in a Miss. Does not include rejects or recycles, per core event.",
      "PublicDescription": "Counts the number of L2 cache accesses from front door Demand RFO requests that resulted in a Miss. Does not include rejects or recycles, per core event.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x24",
      "UMask": "0x44",
      "UMaskExt": "0x00",
      "EventName": "L2_REQUEST.DEMAND_CODE_RD_MISS",
      "BriefDescription": "Counts the number of L2 cache accesses from front door Demand Code Read requests that resulted in a Miss. Does not include rejects or recycles, per core event.",
      "PublicDescription": "Counts the number of L2 cache accesses from front door Demand Code Read requests that resulted in a Miss. Does not include rejects or recycles, per core event.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x24",
      "UMask": "0x7f",
      "UMaskExt": "0x01",
      "EventName": "L2_REQUEST.MISS",
      "BriefDescription": "Counts the number of L2 cache accesses from front door requests that resulted in a Miss. Does not include rejects or recycles, per core event.",
      "PublicDescription": "Counts the number of L2 cache accesses from front door requests that resulted in a Miss. Does not include rejects or recycles, per core event.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x24",
      "UMask": "0xbf",
      "UMaskExt": "0x01",
      "EventName": "L2_REQUEST.HIT",
      "BriefDescription": "Counts the number of L2 cache accesses from front door requests that resulted in a Hit. Does not include rejects or recycles, per core event.",
      "PublicDescription": "Counts the number of L2 cache accesses from front door requests that resulted in a Hit. Does not include rejects or recycles, per core event.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x24",
      "UMask": "0xc1",
      "UMaskExt": "0x00",
      "EventName": "L2_REQUEST.DEMAND_DATA_RD",
      "BriefDescription": "Counts the number of L2 cache accesses from front door Demand Data Read requests. Does not include rejects or recycles, per core event.",
      "PublicDescription": "Counts the number of L2 cache accesses from front door Demand Data Read requests. Does not include rejects or recycles, per core event.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x24",
      "UMask": "0xc2",
      "UMaskExt": "0x00",
      "EventName": "L2_REQUEST.DEMAND_RFO",
      "BriefDescription": "Counts the number of L2 cache accesses from front door Demand RFO requests. Does not include rejects or recycles, per core event.",
      "PublicDescription": "Counts the number of L2 cache accesses from front door Demand RFO requests. Does not include rejects or recycles, per core event.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x24",
      "UMask": "0xc4",
      "UMaskExt": "0x00",
      "EventName": "L2_REQUEST.DEMAND_CODE_RD",
      "BriefDescription": "Counts the number of L2 cache accesses from front door Demand Code Read requests. Does not include rejects or recycles, per core event.",
      "PublicDescription": "Counts the number of L2 cache accesses from front door Demand Code Read requests. Does not include rejects or recycles, per core event.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x24",
      "UMask": "0xff",
      "UMaskExt": "0x01",
      "EventName": "L2_REQUEST.ALL",
      "BriefDescription": "Counts the number of L2 cache accesses from front door requests for Code Read, Data Read, RFO, ITOM, and L2 Prefetches. Does not include rejects or recycles, per core event.",
      "PublicDescription": "Counts the number of L2 cache accesses from front door requests for Code Read, Data Read, RFO, ITOM, and L2 Prefetches. Does not include rejects or recycles, per core event.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x25",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "L2_LINES_IN.E",
      "BriefDescription": "Counts the number of cache lines filled into the L2 cache that are in Exclusive state",
      "PublicDescription": "Counts the number of cache lines filled into the L2 cache that are in Exclusive state. Counts on a per core basis.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x2e",
      "UMask": "0x41",
      "UMaskExt": "0x00",
      "EventName": "LONGEST_LAT_CACHE.MISS",
      "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
      "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the core has access to an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x2e",
      "UMask": "0x4f",
      "UMaskExt": "0x00",
      "EventName": "LONGEST_LAT_CACHE.REFERENCE",
      "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
      "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the core has access to an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x34",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "MEM_BOUND_STALLS_LOAD.L2_HIT",
      "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
      "PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit in the L2 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x34",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "MEM_BOUND_STALLS_LOAD.LLC_HIT_NOSNOOP",
      "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC, no snoop was required. LLC provided data.",
      "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC, no snoop was required. LLC provided data.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x34",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "MEM_BOUND_STALLS_LOAD.LLC_HIT_SNOOP",
      "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC, a snoop was required, the snoop misses  or the snoop hits but no fwd. LLC provides the data.",
      "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC, a snoop was required, the snoop misses  or the snoop hits but no fwd. LLC provides the data.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x34",
      "UMask": "0x06",
      "UMaskExt": "0x00",
      "EventName": "MEM_BOUND_STALLS_LOAD.LLC_HIT",
      "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC.",
      "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x34",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS_OTHERMOD",
      "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the caches, a snoop was required, and hits in other core or module on same die.  Another core provides the data with a fwd, no fwd, or hitM.",
      "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the caches, a snoop was required, and hits in other core or module on same die.  Another core provides the data with a fwd, no fwd, or hitM.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x34",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS_LOCALMEM",
      "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the caches.  DRAM, MMIO or other LOCAL memory type provides the data.",
      "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the caches.  DRAM, MMIO or other LOCAL memory type provides the data.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x34",
      "UMask": "0x38",
      "UMaskExt": "0x00",
      "EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS",
      "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches.",
      "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x34",
      "UMask": "0x7e",
      "UMaskExt": "0x00",
      "EventName": "MEM_BOUND_STALLS_LOAD.L2_MISS",
      "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
      "PublicDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x34",
      "UMask": "0x7f",
      "UMaskExt": "0x00",
      "EventName": "MEM_BOUND_STALLS_LOAD.ALL",
      "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.",
      "PublicDescription": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x3c",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.CORE_P",
      "BriefDescription": "Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.THREAD_P]",
      "PublicDescription": "Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.THREAD_P]",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x3c",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.THREAD_P",
      "BriefDescription": "Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.CORE_P]",
      "PublicDescription": "Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.CORE_P]",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x3c",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
      "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.",
      "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x49",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "DTLB_STORE_MISSES.MISS_CAUSED_WALK",
      "BriefDescription": "Counts the number of page walks initiated by a store that missed the first and second level TLBs.",
      "PublicDescription": "Counts the number of page walks initiated by a store that missed the first and second level TLBs.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x49",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
      "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 4K page.",
      "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages.  Includes page walks that page fault.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x49",
      "UMask": "0x0e",
      "UMaskExt": "0x00",
      "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
      "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to any page size.",
      "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size.  Includes page walks that page fault.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x49",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "DTLB_STORE_MISSES.STLB_HIT",
      "BriefDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Accounts for all page sizes. Will result in a DTLB write from STLB.",
      "PublicDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Accounts for all page sizes. Will result in a DTLB write from STLB.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x71",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.CISC",
      "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ms",
      "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ms",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x71",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT",
      "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BAClear",
      "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BAClear",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x71",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.PREDECODE",
      "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong",
      "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x71",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.DECODE",
      "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stall",
      "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stall",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x71",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.ITLB_MISS",
      "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to itlb miss",
      "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to itlb miss",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x71",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.ICACHE",
      "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to an icache miss",
      "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to an icache miss",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x71",
      "UMask": "0x40",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER",
      "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTClear",
      "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTClear",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x71",
      "UMask": "0x72",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.FRONTEND_LATENCY",
      "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.",
      "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x71",
      "UMask": "0x80",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.OTHER",
      "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend that do not categorize into any other common frontend stall",
      "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend that do not categorize into any other common frontend stall",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x73",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BAD_SPECULATION.ALL_P",
      "BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.",
      "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x73",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BAD_SPECULATION.NUKE",
      "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).",
      "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x73",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE",
      "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Fast Nukes such as  Memory Ordering Machine clears and MRN nukes",
      "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Fast Nukes such as  Memory Ordering Machine clears and MRN nukes",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x73",
      "UMask": "0x03",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS",
      "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.",
      "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x73",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT",
      "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Branch Mispredict",
      "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Branch Mispredict",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x73",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BAD_SPECULATION.LSD_MISPREDICT",
      "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a branch mispredict that resulted in LSD exit.",
      "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a branch mispredict that resulted in LSD exit.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x74",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS",
      "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to due to certain allocation restrictions.",
      "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to due to certain allocation restrictions.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x74",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER",
      "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stall (scheduler not being able to accept another uop).  This could be caused by RSV full or load/store buffer block.",
      "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stall (scheduler not being able to accept another uop).  This could be caused by RSV full or load/store buffer block.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x74",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BE_BOUND.SERIALIZATION",
      "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb",
      "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x74",
      "UMask": "0x40",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER",
      "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to ROB full",
      "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to ROB full",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x74",
      "UMask": "0x80",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BE_BOUND.LSD",
      "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to LSD entry.",
      "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to LSD entry.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x75",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "SERIALIZATION.IQ_JEU_SCB",
      "BriefDescription": "Counts the number of issue slots where no uop could issue due to an IQ scoreboard that stalls allocation until a specified older uop retires or (in the case of jump scoreboard) executes. Commonly executed instructions with IQ scoreboards include LFENCE and MFENCE.",
      "PublicDescription": "Counts the number of issue slots where no uop could issue due to an IQ scoreboard that stalls allocation until a specified older uop retires or (in the case of jump scoreboard) executes. Commonly executed instructions with IQ scoreboards include LFENCE and MFENCE.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x75",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "SERIALIZATION.NON_C01_MS_SCB",
      "BriefDescription": "Counts the number of issue slots not consumed by the backend due to a micro-sequencer (MS) scoreboard, which stalls the front-end from issuing from the UROM until a specified older uop retires.",
      "PublicDescription": "Counts the number of issue slots not consumed by the backend due to a micro-sequencer (MS) scoreboard, which stalls the front-end from issuing from the UROM until a specified older uop retires. The most commonly executed instruction with an MS scoreboard is PAUSE.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x75",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "SERIALIZATION.C01_MS_SCB",
      "BriefDescription": "Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state. For Tremont, UMWAIT and TPAUSE will only put the CPU into C0.1 activity state (not C0.2 activity state).",
      "PublicDescription": "Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state. For Tremont, UMWAIT and TPAUSE will only put the CPU into C0.1 activity state (not C0.2 activity state).",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x80",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "ICACHE.HIT",
      "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are present.",
      "PublicDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are present.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x80",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "ICACHE.MISSES",
      "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -",
      "PublicDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x80",
      "UMask": "0x03",
      "UMaskExt": "0x00",
      "EventName": "ICACHE.ACCESSES",
      "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.",
      "PublicDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x85",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "ITLB_MISSES.MISS_CAUSED_WALK",
      "BriefDescription": "Counts the number of page walks initiated by a instruction fetch that missed the first and second level TLBs.",
      "PublicDescription": "Counts the number of page walks initiated by a instruction fetch that missed the first and second level TLBs.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x85",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
      "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 4K page.",
      "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages.  Includes page walks that page fault.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x85",
      "UMask": "0x0e",
      "UMaskExt": "0x00",
      "EventName": "ITLB_MISSES.WALK_COMPLETED",
      "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.",
      "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size.  Includes page walks that page fault.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x85",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "ITLB_MISSES.WALK_PENDING",
      "BriefDescription": "Counts the number of page walks outstanding for iside in PMH every cycle.",
      "PublicDescription": "Counts the number of page walks outstanding for iside in PMH every cycle.  A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.  Walks could be counted by edge detecting on this event, but would count restarted suspended walks.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x85",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "ITLB_MISSES.STLB_HIT",
      "BriefDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will result in an ITLB write from STLB.",
      "PublicDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will result in an ITLB write from STLB.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0x9c",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_FE_BOUND.ALL_P",
      "BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls.",
      "PublicDescription": "Counts the number of retirement slots not consumed due to front end stalls.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xa4",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BE_BOUND.ALL_P",
      "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls. [This event is alias to TOPDOWN_BE_BOUND.ALL]",
      "PublicDescription": "Counts the number of retirement slots not consumed due to backend stalls. [This event is alias to TOPDOWN_BE_BOUND.ALL]",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xa4",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_BE_BOUND.ALL",
      "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls. [This event is alias to TOPDOWN_BE_BOUND.ALL_P]",
      "PublicDescription": "Counts the number of retirement slots not consumed due to backend stalls. [This event is alias to TOPDOWN_BE_BOUND.ALL_P]",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb2",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "FP_VINT_UOPS_EXECUTED.STD",
      "BriefDescription": "Counts the number of uops executed on floating point and vector integer store data port.",
      "PublicDescription": "Counts the number of uops executed on floating point and vector integer store data port.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb2",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "FP_VINT_UOPS_EXECUTED.P0",
      "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 0.",
      "PublicDescription": "Counts the number of uops executed on floating point and vector integer port 0.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb2",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "FP_VINT_UOPS_EXECUTED.P1",
      "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 1.",
      "PublicDescription": "Counts the number of uops executed on floating point and vector integer port 1.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb2",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "FP_VINT_UOPS_EXECUTED.P2",
      "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 2.",
      "PublicDescription": "Counts the number of uops executed on floating point and vector integer port 2.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb2",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "FP_VINT_UOPS_EXECUTED.P3",
      "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 3.",
      "PublicDescription": "Counts the number of uops executed on floating point and vector integer port 3.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb2",
      "UMask": "0x1e",
      "UMaskExt": "0x00",
      "EventName": "FP_VINT_UOPS_EXECUTED.PRIMARY",
      "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 0, 1, 2, 3.",
      "PublicDescription": "Counts the number of uops executed on floating point and vector integer port 0, 1, 2, 3.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb2",
      "UMask": "0x1f",
      "UMaskExt": "0x00",
      "EventName": "FP_VINT_UOPS_EXECUTED.ALL",
      "BriefDescription": "Counts the number of uops executed on all floating point ports.",
      "PublicDescription": "Counts the number of uops executed on all floating point ports.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.LD",
      "BriefDescription": "Counts the number of uops executed on a load port.",
      "PublicDescription": "Counts the number of uops executed on a load port.  This event counts for integer uops even if the destination is FP/vector",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.STA",
      "BriefDescription": "Counts the number of uops executed on a Store address port.",
      "PublicDescription": "Counts the number of uops executed on a Store address port. This event counts integer uops even if the data source is FP/vector",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.STD_JMP",
      "BriefDescription": "Counts the number of uops executed on an integer store data and jump port.",
      "PublicDescription": "Counts the number of uops executed on an integer store data and jump port.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.P0",
      "BriefDescription": "Counts the number of uops executed on integer port 0.",
      "PublicDescription": "Counts the number of uops executed on integer port 0.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.P1",
      "BriefDescription": "Counts the number of uops executed on integer port 1.",
      "PublicDescription": "Counts the number of uops executed on integer port 1.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.P2",
      "BriefDescription": "Counts the number of uops executed on integer port 2.",
      "PublicDescription": "Counts the number of uops executed on integer port 2.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0x40",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.P3",
      "BriefDescription": "Counts the number of uops executed on integer port 3.",
      "PublicDescription": "Counts the number of uops executed on integer port 3.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0x78",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.PRIMARY",
      "BriefDescription": "Counts the number of uops executed on integer port  0,1, 2, 3.",
      "PublicDescription": "Counts the number of uops executed on integer port  0,1, 2, 3.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0x80",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.2ND",
      "BriefDescription": "Counts the number of uops executed on secondary integer ports 0,1,2,3.",
      "PublicDescription": "Counts the number of uops executed on secondary integer ports 0,1,2,3.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xb3",
      "UMask": "0xff",
      "UMaskExt": "0x00",
      "EventName": "INT_UOPS_EXECUTED.ALL",
      "BriefDescription": "Counts the number of uops executed on all Integer ports.",
      "PublicDescription": "Counts the number of uops executed on all Integer ports.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
      "BriefDescription": "Counts demand data reads that have any type of response.",
      "PublicDescription": "Counts demand data reads that have any type of response.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x10001",
      "Precise": "0",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "1",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_DATA_RD.DRAM",
      "BriefDescription": "Counts demand data reads that were supplied by DRAM.",
      "PublicDescription": "Counts demand data reads that were supplied by DRAM.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x7BC000001",
      "Precise": "0",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "1",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
      "BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
      "PublicDescription": "Counts demand data reads that were not supplied by the L3 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x13FBFC00001",
      "Precise": "0",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "1",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
      "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
      "PublicDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x10002",
      "Precise": "0",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "1",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xB7",
      "UMask": "0x01,0x02",
      "UMaskExt": "0x00",
      "EventName": "OCR.DEMAND_RFO.L3_MISS",
      "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
      "PublicDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0",
      "SampleAfterValue": "100003",
      "MSRIndex": "0x1a6,0x1a7",
      "MSRValue": "0x13FBFC00002",
      "Precise": "0",
      "CollectPEBSRecord": "0",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "1",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc0",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "INST_RETIRED.ANY_P",
      "BriefDescription": "Counts the number of instructions retired.",
      "PublicDescription": "Counts the number of instructions retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "2000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc2",
      "UMask": "0x00",
      "UMaskExt": "0x01",
      "EventName": "UOPS_RETIRED.X87",
      "BriefDescription": "Counts the number of x87 uops retired, includes those in ms flows.",
      "PublicDescription": "Counts the number of x87 uops retired, includes those in ms flows.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc2",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "UOPS_RETIRED.EOM",
      "BriefDescription": "Counts the number of uops retired that are the last uop of a macro-instruction.",
      "PublicDescription": "Counts the number of uops retired that are the last uop of a macro-instruction.   EOM uops indicate the 'end of a macro-instruction' and play a crucial role in the processor's control flow and recovery mechanisms.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc2",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "TOPDOWN_RETIRING.ALL_P",
      "BriefDescription": "Counts the number of consumed retirement slots.",
      "PublicDescription": "Counts the number of consumed retirement slots.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc2",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "UOPS_RETIRED.MS",
      "BriefDescription": "Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS).  This includes uops from flows due to complex instructions, faults, assists, and inserted flows.",
      "PublicDescription": "Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS).  This includes uops from flows due to complex instructions, faults, assists, and inserted flows.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc2",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "UOPS_RETIRED.NANO_CODE",
      "BriefDescription": "UOPS_RETIRED.NANO_CODE",
      "PublicDescription": "UOPS_RETIRED.NANO_CODE",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc2",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "UOPS_RETIRED.LSD",
      "BriefDescription": "Counts the number of uops retired that originated from a loop stream detector.",
      "PublicDescription": "Counts the number of uops retired that originated from a loop stream detector.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc2",
      "UMask": "0x40",
      "UMaskExt": "0x00",
      "EventName": "UOPS_RETIRED.FPDIV",
      "BriefDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt).",
      "PublicDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt).",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc2",
      "UMask": "0x80",
      "UMaskExt": "0x00",
      "EventName": "UOPS_RETIRED.IDIV",
      "BriefDescription": "Counts the number of integer divide uops retired.",
      "PublicDescription": "Counts the number of integer divide uops retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc3",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "MACHINE_CLEARS.SMC",
      "BriefDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.",
      "PublicDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xc3",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
      "BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",
      "PublicDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xc3",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "MACHINE_CLEARS.FP_ASSIST",
      "BriefDescription": "Counts the number of floating point operations retired that required microcode assist.",
      "PublicDescription": "Counts the number of floating point operations retired that required microcode assist, which is not a reflection of the number of FP operations, instructions or uops.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xc3",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "MACHINE_CLEARS.DISAMBIGUATION",
      "BriefDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.",
      "PublicDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xc3",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "MACHINE_CLEARS.PAGE_FAULT",
      "BriefDescription": "Counts the number of machine clears due to a page fault.  Counts both I-Side and D-Side (Loads/Stores) page faults.  A page fault occurs when either the page is not present, or an access violation occurs.",
      "PublicDescription": "Counts the number of machine clears due to a page fault.  Counts both I-Side and D-Side (Loads/Stores) page faults.  A page fault occurs when either the page is not present, or an access violation occurs.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xc4",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
      "BriefDescription": "Counts the total number of branch instructions retired for all branch types.",
      "PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires.  All branch type instructions are accounted for.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc4",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "BR_INST_RETIRED.COND_NTAKEN",
      "BriefDescription": "Counts the number of not taken conditional branch instructions retired.",
      "PublicDescription": "Counts the number of not taken conditional branch instructions retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc4",
      "UMask": "0x30",
      "UMaskExt": "0x00",
      "EventName": "BR_INST_RETIRED.NEAR_CALL",
      "BriefDescription": "Counts the number of near CALL branch instructions retired.",
      "PublicDescription": "Counts the number of near CALL branch instructions retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc4",
      "UMask": "0xfb",
      "UMaskExt": "0x00",
      "EventName": "BR_INST_RETIRED.NEAR_TAKEN",
      "BriefDescription": "Counts the number of near taken branch instructions retired.",
      "PublicDescription": "Counts the number of near taken branch instructions retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc5",
      "UMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
      "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.",
      "PublicDescription": "Counts the total number of mispredicted branch instructions retired.  All branch type instructions are accounted for.  Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP.    A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc5",
      "UMask": "0x03",
      "UMaskExt": "0x00",
      "EventName": "BR_MISP_RETIRED.COND_TAKEN",
      "BriefDescription": "Counts the number of mispredicted taken conditional branch instructions retired.",
      "PublicDescription": "Counts the number of mispredicted taken conditional branch instructions retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc5",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "BR_MISP_RETIRED.COND_NTAKEN",
      "BriefDescription": "Counts the number of mispredicted not taken conditional branch instructions retired.",
      "PublicDescription": "Counts the number of mispredicted not taken conditional branch instructions retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc5",
      "UMask": "0x50",
      "UMaskExt": "0x00",
      "EventName": "BR_MISP_RETIRED.ALL_NEAR_IND",
      "BriefDescription": "This event is deprecated. [This event is alias to BR_MISP_RETIRED.NEAR_INDIRECT]",
      "PublicDescription": "This event is deprecated. [This event is alias to BR_MISP_RETIRED.NEAR_INDIRECT]",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "1",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc5",
      "UMask": "0x50",
      "UMaskExt": "0x00",
      "EventName": "BR_MISP_RETIRED.NEAR_INDIRECT",
      "BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired. [This event is alias to BR_MISP_RETIRED.ALL_NEAR_IND]",
      "PublicDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired. [This event is alias to BR_MISP_RETIRED.ALL_NEAR_IND]",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc6",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "FRONTEND_RETIRED.ITLB_MISS",
      "BriefDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss",
      "PublicDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc7",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "FP_INST_RETIRED.32B_SP",
      "BriefDescription": "Counts the number of retired instructions whose sources are a scalar 32bit single precision floating point.",
      "PublicDescription": "Counts the number of retired instructions whose sources are a scalar 32bit single precision floating point.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc7",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "FP_INST_RETIRED.64B_DP",
      "BriefDescription": "Counts the number of retired instructions whose sources are a scalar 64 bit double precision floating point.",
      "PublicDescription": "Counts the number of retired instructions whose sources are a scalar 64 bit double precision floating point.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc7",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "FP_INST_RETIRED.128B_SP",
      "BriefDescription": "Counts the number of retired instructions whose sources are a packed 128 bit single precision floating point. This may be SSE or AVX.128 operations.",
      "PublicDescription": "Counts the number of retired instructions whose sources are a packed 128 bit single precision floating point. This may be SSE or AVX.128 operations.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc7",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "FP_INST_RETIRED.128B_DP",
      "BriefDescription": "Counts the number of retired instructions whose sources are a packed 128 bit double precision floating point. This may be SSE or AVX.128 operations.",
      "PublicDescription": "Counts the number of retired instructions whose sources are a packed 128 bit double precision floating point. This may be SSE or AVX.128 operations.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc7",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "FP_INST_RETIRED.256B_SP",
      "BriefDescription": "Counts the number of retired instructions whose sources are a packed 256 bit single precision floating point.",
      "PublicDescription": "Counts the number of retired instructions whose sources are a packed 256 bit single precision floating point.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc7",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "FP_INST_RETIRED.256B_DP",
      "BriefDescription": "Counts the number of retired instructions whose sources are a packed 256 bit double precision floating point.",
      "PublicDescription": "Counts the number of retired instructions whose sources are a packed 256 bit double precision floating point.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc7",
      "UMask": "0x3f",
      "UMaskExt": "0x00",
      "EventName": "FP_INST_RETIRED.ALL",
      "BriefDescription": "Counts the total number of  floating point retired instructions.",
      "PublicDescription": "Counts the total number of  floating point retired instructions.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc8",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "FP_FLOPS_RETIRED.FP64",
      "BriefDescription": "Counts the number of floating point operations that produce 64 bit double precision results",
      "PublicDescription": "Counts the number of floating point operations that produce 64 bit double precision results",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc8",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "FP_FLOPS_RETIRED.FP32",
      "BriefDescription": "Counts the number of floating point operations that produce 32 bit single precision results",
      "PublicDescription": "Counts the number of floating point operations that produce 32 bit single precision results",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc8",
      "UMask": "0x03",
      "UMaskExt": "0x00",
      "EventName": "FP_FLOPS_RETIRED.ALL",
      "BriefDescription": "Counts the number of all types of floating point operations per uop with all default weighting",
      "PublicDescription": "Counts the number of all types of floating point operations per uop with all default weighting",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc9",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "FRONTEND_RETIRED_SOURCE.ICACHE_L2_HIT",
      "BriefDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to Instruction L1 cache miss, that hit in the L2 cache.",
      "PublicDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to Instruction L1 cache miss, that hit in the L2 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc9",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "FRONTEND_RETIRED_SOURCE.ITLB_STLB_HIT",
      "BriefDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss that hit in the second level TLB.",
      "PublicDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss that hit in the second level TLB.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xc9",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "FRONTEND_RETIRED_SOURCE.ITLB_STLB_MISS",
      "BriefDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss that also missed the second level TLB.",
      "PublicDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss that also missed the second level TLB.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xcd",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "ARITH.IDIV_OCCUPANCY",
      "BriefDescription": "Counts number of active integer dividers per cycle.",
      "PublicDescription": "Counts number of active integer dividers per cycle.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xcd",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "ARITH.IDIV_ACTIVE",
      "BriefDescription": "Counts the number of cycles when any of the integer dividers are active.",
      "PublicDescription": "Counts the number of cycles when any of the integer dividers are active.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "1",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xcd",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "ARITH.FPDIV_OCCUPANCY",
      "BriefDescription": "Counts the number of floating point dividers per cycle in the loop stage.",
      "PublicDescription": "Counts the number of floating point dividers per cycle in the loop stage.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xcd",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "ARITH.FPDIV_ACTIVE",
      "BriefDescription": "Counts the number of cycles when any of the floating point dividers are active.",
      "PublicDescription": "Counts the number of cycles when any of the floating point dividers are active.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "1",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xcd",
      "UMask": "0x03",
      "UMaskExt": "0x00",
      "EventName": "ARITH.DIV_ACTIVE",
      "BriefDescription": "Counts the number of cycles when any of the floating point or integer dividers are active.",
      "PublicDescription": "Counts the number of cycles when any of the floating point or integer dividers are active.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "1",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xcd",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "ARITH.IDIV_UOPS",
      "BriefDescription": "Counts the number of integer divider uops executed per cycle.",
      "PublicDescription": "Counts the number of integer divider uops executed per cycle.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xcd",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "ARITH.FPDIV_UOPS",
      "BriefDescription": "Counts the number of floating point divider uops executed per cycle.",
      "PublicDescription": "Counts the number of floating point divider uops executed per cycle.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x400",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x80",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x10",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x800",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x100",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x20",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x4",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x200",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x40",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x05",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8",
      "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "PublicDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x3F6",
      "MSRValue": "0x8",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x06",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY",
      "BriefDescription": "Counts the number of  stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES",
      "PublicDescription": "Counts the number of  stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "1",
      "L1_Hit_Indication": "1",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x11",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.STLB_MISS_LOADS",
      "BriefDescription": "Counts the number of load uops retired that miss in the second Level TLB.",
      "PublicDescription": "Counts the number of load uops retired that miss in the second Level TLB.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x12",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.STLB_MISS_STORES",
      "BriefDescription": "Counts the number of store uops retired that miss in the second level TLB.",
      "PublicDescription": "Counts the number of store uops retired that miss in the second level TLB.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x13",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.STLB_MISS",
      "BriefDescription": "Counts the number of memory uops retired that missed in the second level TLB.",
      "PublicDescription": "Counts the number of memory uops retired that missed in the second level TLB.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x21",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.LOCK_LOADS",
      "BriefDescription": "Counts the number of load uops retired that performed one or more locks",
      "PublicDescription": "Counts the number of load uops retired that performed one or more locks",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x41",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
      "BriefDescription": "Counts the number of retired split load uops.",
      "PublicDescription": "Counts the number of retired split load uops.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x42",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.SPLIT_STORES",
      "BriefDescription": "Counts the number of retired split store uops.",
      "PublicDescription": "Counts the number of retired split store uops.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x43",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.SPLIT",
      "BriefDescription": "Counts the number of memory uops retired that were splits.",
      "PublicDescription": "Counts the number of memory uops retired that were splits.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x81",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
      "BriefDescription": "Counts the number of load ops retired.",
      "PublicDescription": "Counts the number of load ops retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x82",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.ALL_STORES",
      "BriefDescription": "Counts the number of store ops retired.",
      "PublicDescription": "Counts the number of store ops retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd0",
      "UMask": "0x83",
      "UMaskExt": "0x00",
      "EventName": "MEM_UOPS_RETIRED.ALL",
      "BriefDescription": "Counts the number of memory uops retired.  A single uop that performs both a load AND a store will be counted as 1, not 2 (e.g. ADD [mem], CONST).",
      "PublicDescription": "Counts the number of memory uops retired.  A single uop that performs both a load AND a store will be counted as 1, not 2 (e.g. ADD [mem], CONST).",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd1",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT",
      "BriefDescription": "Counts the number of load ops retired that hit the L1 data cache.",
      "PublicDescription": "Counts the number of load ops retired that hit the L1 data cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd1",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
      "BriefDescription": "Counts the number of load ops retired that hit in the L2 cache.",
      "PublicDescription": "Counts the number of load ops retired that hit in the L2 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd1",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT_NO_SNOOP",
      "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache in which no snoop was required.",
      "PublicDescription": "Counts the number of load ops retired that hit in the L3 cache in which no snoop was required.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd1",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT_SNOOP_HIT",
      "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and it hit and forwarded data, it hit and did not forward data, or it hit and the forwarded data was modified.",
      "PublicDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and it hit and forwarded data, it hit and did not forward data, or it hit and the forwarded data was modified.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd1",
      "UMask": "0x1c",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
      "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache.",
      "PublicDescription": "Counts the number of load ops retired that hit in the L3 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd1",
      "UMask": "0x40",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS",
      "BriefDescription": "Counts the number of load ops retired that miss in the L1 data cache.",
      "PublicDescription": "Counts the number of load ops retired that miss in the L1 data cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd1",
      "UMask": "0x80",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS",
      "BriefDescription": "Counts the number of load ops retired that miss in the L2 cache.",
      "PublicDescription": "Counts the number of load ops retired that miss in the L2 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd3",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM",
      "BriefDescription": "Counts the number of load ops retired that miss the L3 cache and hit in DRAM",
      "PublicDescription": "Counts the number of load ops retired that miss the L3 cache and hit in DRAM",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd3",
      "UMask": "0x40",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.MEMSIDE_CACHE",
      "BriefDescription": "Counts the number of load ops retired that miss the L3 cache and hit in memside cache.",
      "PublicDescription": "Counts the number of load ops retired that miss the L3 cache and hit in memside cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd3",
      "UMask": "0xff",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.ALL",
      "BriefDescription": "Counts the total number of load ops retired that miss the L3 cache.",
      "PublicDescription": "Counts the total number of load ops retired that miss the L3 cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd4",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_MISC_RETIRED.L3_HIT_SNOOP_HITM",
      "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and modified data was forwarded.",
      "PublicDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and modified data was forwarded.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd4",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_MISC_RETIRED.L3_HIT_SNOOP_WITH_FWD",
      "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and non-modified data was forwarded.",
      "PublicDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and non-modified data was forwarded.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xd4",
      "UMask": "0x20",
      "UMaskExt": "0x00",
      "EventName": "MEM_LOAD_UOPS_MISC_RETIRED.L3_HIT_SNOOP_NO_FWD",
      "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and no data was forwarded.",
      "PublicDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and no data was forwarded.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xe0",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "MISC_RETIRED1.LFENCE",
      "BriefDescription": "Counts the number of LFENCE instructions retired.",
      "PublicDescription": "Counts the number of LFENCE instructions retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xe0",
      "UMask": "0xff",
      "UMaskExt": "0x00",
      "EventName": "MISC_RETIRED1.CL_INST",
      "BriefDescription": "Counts the number of CLFLUSH, CLWB, and CLDEMOTE instructions retired.",
      "PublicDescription": "Counts the number of CLFLUSH, CLWB, and CLDEMOTE instructions retired.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xe1",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "MISC_RETIRED2.KEYLOCKER_ACCESS",
      "BriefDescription": "Counts the number of accesses to KeyLocker cache.",
      "PublicDescription": "Counts the number of accesses to KeyLocker cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xe1",
      "UMask": "0x11",
      "UMaskExt": "0x00",
      "EventName": "MISC_RETIRED2.KEYLOCKER_MISS",
      "BriefDescription": "Counts the number of misses to KeyLocker cache.",
      "PublicDescription": "Counts the number of misses to KeyLocker cache.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xe4",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "MISC_RETIRED.LBR_INSERTS",
      "BriefDescription": "Counts the number of LBR entries recorded. Requires LBRs to be enabled in IA32_LBR_CTL.",
      "PublicDescription": "Counts the number of LBR entries recorded. Requires LBRs to be enabled in IA32_LBR_CTL.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "1",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "0,1",
      "Speculative": "0"
    },
    {
      "EventCode": "0xe6",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "BACLEARS.ANY",
      "BriefDescription": "Counts the total number of BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
      "PublicDescription": "Counts the total number of BACLEARS, which occur when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend.  Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xe6",
      "UMask": "0x02",
      "UMaskExt": "0x00",
      "EventName": "BACLEARS.INDIRECT",
      "BriefDescription": "Counts the number of BACLEARS due to an indirect branch.",
      "PublicDescription": "Counts the number of BACLEARS due to an indirect branch.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xe6",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "BACLEARS.UNCOND",
      "BriefDescription": "Counts the number of BACLEARS due to a direct, unconditional jump.",
      "PublicDescription": "Counts the number of BACLEARS due to a direct, unconditional jump.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xe6",
      "UMask": "0x08",
      "UMaskExt": "0x00",
      "EventName": "BACLEARS.RETURN",
      "BriefDescription": "Counts the number of BACLEARS due to a return branch.",
      "PublicDescription": "Counts the number of BACLEARS due to a return branch.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xe6",
      "UMask": "0x10",
      "UMaskExt": "0x00",
      "EventName": "BACLEARS.COND",
      "BriefDescription": "Counts the number of BACLEARS due to a conditional jump.",
      "PublicDescription": "Counts the number of BACLEARS due to a conditional jump.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xe7",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "MS_DECODED.MS_ENTRY",
      "BriefDescription": "Counts the number of times entered into a ucode flow in the FEC.  Includes inserted flows due to front-end detected faults or assists.",
      "PublicDescription": "Counts the number of times entered into a ucode flow in the FEC.  Includes inserted flows due to front-end detected faults or assists.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xe7",
      "UMask": "0x04",
      "UMaskExt": "0x00",
      "EventName": "MS_DECODED.MS_BUSY",
      "BriefDescription": "Counts the number of cycles that the micro-sequencer is busy.",
      "PublicDescription": "Counts the number of cycles that the micro-sequencer is busy.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    },
    {
      "EventCode": "0xe8",
      "UMask": "0x01",
      "UMaskExt": "0x00",
      "EventName": "PREDICTION.BTCLEAR",
      "BriefDescription": "Counts the total number of BTCLEARS.",
      "PublicDescription": "Counts the total number of BTCLEARS which occurs when the Branch Target Buffer (BTB) predicts a taken branch.",
      "Counter": "0,1,2,3,4,5,6,7",
      "PEBScounters": "0,1,2,3,4,5,6,7",
      "SampleAfterValue": "1000003",
      "MSRIndex": "0x00",
      "MSRValue": "0x00",
      "Precise": "0",
      "CollectPEBSRecord": "2",
      "TakenAlone": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Data_LA": "0",
      "L1_Hit_Indication": "0",
      "Errata": "null",
      "Offcore": "0",
      "Deprecated": "0",
      "Equal": "0",
      "PDISTCounter": "NA",
      "Speculative": "1"
    }
  ]
}