module tb_mux_2to1;
  reg a, b, s;
  wire y;

  mux_2to1 uut(.a(a), .b(b), .s(s), .y(y));

  initial begin
    $dumpfile("mux_2to1.vcd");
    $dumpvars(0, tb_mux_2to1);

    a = 0; b = 0; s = 0;
    #5 a = 1;
    #5 s = 1;
    #5 b = 1;
    #5 s = 0;
    #10 $finish;
  end
endmodule
