$date
	Tue Apr  7 21:52:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AndGateTB $end
$var wire 1 ! Out $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module DUT $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ! Out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1#
1%
#10
1!
1"
1$
#15
