#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder)                                                           0.049    11.232
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder)                                                            2.183    13.415
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder)                                                           0.026    13.441
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder)                                                            2.183    15.624
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder)                                                           0.026    15.649
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder)                                                            2.183    17.833
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder)                                                           0.026    17.858
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder)                                                            2.183    20.041
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder)                                                           0.026    20.067
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder)                                                            2.183    22.250
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder)                                                           0.026    22.276
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder)                                                            2.183    24.459
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder)                                                           0.026    24.484
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder)                                                            2.183    26.668
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder)                                                           0.026    26.693
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder)                                                            2.183    28.876
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder)                                                           0.026    28.902
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder)                                                           2.183    31.085
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder)                                                          0.026    31.111
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder)                                                           2.183    33.294
single_conv.Out_data_adder_sumout_cout[11].cout[0] (adder)                                                          0.026    33.319
single_conv.Out_data_adder_sumout_cout[12].cin[0] (adder)                                                           2.183    35.503
single_conv.Out_data_adder_sumout_cout[12].cout[0] (adder)                                                          0.026    35.528
single_conv.Out_data_adder_sumout_cout[13].cin[0] (adder)                                                           2.183    37.711
single_conv.Out_data_adder_sumout_cout[13].cout[0] (adder)                                                          0.026    37.737
single_conv.Out_data_adder_sumout_cout[14].cin[0] (adder)                                                           2.183    39.920
single_conv.Out_data_adder_sumout_cout[14].cout[0] (adder)                                                          0.026    39.946
single_conv.Out_data_adder_sumout_cout[15].cin[0] (adder)                                                           2.183    42.129
single_conv.Out_data_adder_sumout_cout[15].cout[0] (adder)                                                          0.026    42.155
single_conv.Out_data_adder_sumout_cout[16].cin[0] (adder)                                                           2.183    44.338
single_conv.Out_data_adder_sumout_cout[16].cout[0] (adder)                                                          0.026    44.363
single_conv.Out_data_adder_sumout_cout[17].cin[0] (adder)                                                           2.183    46.546
single_conv.Out_data_adder_sumout_cout[17].cout[0] (adder)                                                          0.026    46.572
single_conv.Out_data_adder_sumout_cout[18].cin[0] (adder)                                                           2.183    48.755
single_conv.Out_data_adder_sumout_cout[18].sumout[0] (adder)                                                        0.035    48.791
out:out_data[17].outpad[0] (.output)                                                                                2.183    50.974
data arrival time                                                                                                            50.974

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -50.974
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -50.974


#Path 2
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder)                                                           0.049    11.232
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder)                                                            2.183    13.415
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder)                                                           0.026    13.441
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder)                                                            2.183    15.624
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder)                                                           0.026    15.649
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder)                                                            2.183    17.833
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder)                                                           0.026    17.858
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder)                                                            2.183    20.041
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder)                                                           0.026    20.067
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder)                                                            2.183    22.250
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder)                                                           0.026    22.276
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder)                                                            2.183    24.459
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder)                                                           0.026    24.484
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder)                                                            2.183    26.668
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder)                                                           0.026    26.693
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder)                                                            2.183    28.876
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder)                                                           0.026    28.902
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder)                                                           2.183    31.085
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder)                                                          0.026    31.111
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder)                                                           2.183    33.294
single_conv.Out_data_adder_sumout_cout[11].cout[0] (adder)                                                          0.026    33.319
single_conv.Out_data_adder_sumout_cout[12].cin[0] (adder)                                                           2.183    35.503
single_conv.Out_data_adder_sumout_cout[12].cout[0] (adder)                                                          0.026    35.528
single_conv.Out_data_adder_sumout_cout[13].cin[0] (adder)                                                           2.183    37.711
single_conv.Out_data_adder_sumout_cout[13].cout[0] (adder)                                                          0.026    37.737
single_conv.Out_data_adder_sumout_cout[14].cin[0] (adder)                                                           2.183    39.920
single_conv.Out_data_adder_sumout_cout[14].cout[0] (adder)                                                          0.026    39.946
single_conv.Out_data_adder_sumout_cout[15].cin[0] (adder)                                                           2.183    42.129
single_conv.Out_data_adder_sumout_cout[15].cout[0] (adder)                                                          0.026    42.155
single_conv.Out_data_adder_sumout_cout[16].cin[0] (adder)                                                           2.183    44.338
single_conv.Out_data_adder_sumout_cout[16].cout[0] (adder)                                                          0.026    44.363
single_conv.Out_data_adder_sumout_cout[17].cin[0] (adder)                                                           2.183    46.546
single_conv.Out_data_adder_sumout_cout[17].sumout[0] (adder)                                                        0.035    46.582
out:out_data[16].outpad[0] (.output)                                                                                2.183    48.765
data arrival time                                                                                                            48.765

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -48.765
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -48.765


#Path 3
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder)                                                           0.049    11.232
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder)                                                            2.183    13.415
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder)                                                           0.026    13.441
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder)                                                            2.183    15.624
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder)                                                           0.026    15.649
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder)                                                            2.183    17.833
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder)                                                           0.026    17.858
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder)                                                            2.183    20.041
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder)                                                           0.026    20.067
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder)                                                            2.183    22.250
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder)                                                           0.026    22.276
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder)                                                            2.183    24.459
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder)                                                           0.026    24.484
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder)                                                            2.183    26.668
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder)                                                           0.026    26.693
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder)                                                            2.183    28.876
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder)                                                           0.026    28.902
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder)                                                           2.183    31.085
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder)                                                          0.026    31.111
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder)                                                           2.183    33.294
single_conv.Out_data_adder_sumout_cout[11].cout[0] (adder)                                                          0.026    33.319
single_conv.Out_data_adder_sumout_cout[12].cin[0] (adder)                                                           2.183    35.503
single_conv.Out_data_adder_sumout_cout[12].cout[0] (adder)                                                          0.026    35.528
single_conv.Out_data_adder_sumout_cout[13].cin[0] (adder)                                                           2.183    37.711
single_conv.Out_data_adder_sumout_cout[13].cout[0] (adder)                                                          0.026    37.737
single_conv.Out_data_adder_sumout_cout[14].cin[0] (adder)                                                           2.183    39.920
single_conv.Out_data_adder_sumout_cout[14].cout[0] (adder)                                                          0.026    39.946
single_conv.Out_data_adder_sumout_cout[15].cin[0] (adder)                                                           2.183    42.129
single_conv.Out_data_adder_sumout_cout[15].cout[0] (adder)                                                          0.026    42.155
single_conv.Out_data_adder_sumout_cout[16].cin[0] (adder)                                                           2.183    44.338
single_conv.Out_data_adder_sumout_cout[16].sumout[0] (adder)                                                        0.035    44.373
out:out_data[15].outpad[0] (.output)                                                                                2.183    46.556
data arrival time                                                                                                            46.556

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -46.556
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -46.556


#Path 4
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder)                                                           0.049    11.232
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder)                                                            2.183    13.415
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder)                                                           0.026    13.441
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder)                                                            2.183    15.624
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder)                                                           0.026    15.649
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder)                                                            2.183    17.833
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder)                                                           0.026    17.858
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder)                                                            2.183    20.041
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder)                                                           0.026    20.067
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder)                                                            2.183    22.250
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder)                                                           0.026    22.276
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder)                                                            2.183    24.459
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder)                                                           0.026    24.484
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder)                                                            2.183    26.668
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder)                                                           0.026    26.693
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder)                                                            2.183    28.876
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder)                                                           0.026    28.902
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder)                                                           2.183    31.085
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder)                                                          0.026    31.111
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder)                                                           2.183    33.294
single_conv.Out_data_adder_sumout_cout[11].cout[0] (adder)                                                          0.026    33.319
single_conv.Out_data_adder_sumout_cout[12].cin[0] (adder)                                                           2.183    35.503
single_conv.Out_data_adder_sumout_cout[12].cout[0] (adder)                                                          0.026    35.528
single_conv.Out_data_adder_sumout_cout[13].cin[0] (adder)                                                           2.183    37.711
single_conv.Out_data_adder_sumout_cout[13].cout[0] (adder)                                                          0.026    37.737
single_conv.Out_data_adder_sumout_cout[14].cin[0] (adder)                                                           2.183    39.920
single_conv.Out_data_adder_sumout_cout[14].cout[0] (adder)                                                          0.026    39.946
single_conv.Out_data_adder_sumout_cout[15].cin[0] (adder)                                                           2.183    42.129
single_conv.Out_data_adder_sumout_cout[15].sumout[0] (adder)                                                        0.035    42.164
out:out_data[14].outpad[0] (.output)                                                                                2.183    44.348
data arrival time                                                                                                            44.348

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -44.348
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -44.348


#Path 5
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder)                                                           0.049    11.232
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder)                                                            2.183    13.415
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder)                                                           0.026    13.441
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder)                                                            2.183    15.624
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder)                                                           0.026    15.649
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder)                                                            2.183    17.833
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder)                                                           0.026    17.858
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder)                                                            2.183    20.041
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder)                                                           0.026    20.067
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder)                                                            2.183    22.250
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder)                                                           0.026    22.276
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder)                                                            2.183    24.459
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder)                                                           0.026    24.484
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder)                                                            2.183    26.668
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder)                                                           0.026    26.693
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder)                                                            2.183    28.876
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder)                                                           0.026    28.902
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder)                                                           2.183    31.085
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder)                                                          0.026    31.111
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder)                                                           2.183    33.294
single_conv.Out_data_adder_sumout_cout[11].cout[0] (adder)                                                          0.026    33.319
single_conv.Out_data_adder_sumout_cout[12].cin[0] (adder)                                                           2.183    35.503
single_conv.Out_data_adder_sumout_cout[12].cout[0] (adder)                                                          0.026    35.528
single_conv.Out_data_adder_sumout_cout[13].cin[0] (adder)                                                           2.183    37.711
single_conv.Out_data_adder_sumout_cout[13].cout[0] (adder)                                                          0.026    37.737
single_conv.Out_data_adder_sumout_cout[14].cin[0] (adder)                                                           2.183    39.920
single_conv.Out_data_adder_sumout_cout[14].sumout[0] (adder)                                                        0.035    39.956
out:out_data[13].outpad[0] (.output)                                                                                2.183    42.139
data arrival time                                                                                                            42.139

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -42.139
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -42.139


#Path 6
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder)                                                           0.049    11.232
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder)                                                            2.183    13.415
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder)                                                           0.026    13.441
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder)                                                            2.183    15.624
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder)                                                           0.026    15.649
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder)                                                            2.183    17.833
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder)                                                           0.026    17.858
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder)                                                            2.183    20.041
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder)                                                           0.026    20.067
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder)                                                            2.183    22.250
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder)                                                           0.026    22.276
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder)                                                            2.183    24.459
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder)                                                           0.026    24.484
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder)                                                            2.183    26.668
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder)                                                           0.026    26.693
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder)                                                            2.183    28.876
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder)                                                           0.026    28.902
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder)                                                           2.183    31.085
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder)                                                          0.026    31.111
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder)                                                           2.183    33.294
single_conv.Out_data_adder_sumout_cout[11].cout[0] (adder)                                                          0.026    33.319
single_conv.Out_data_adder_sumout_cout[12].cin[0] (adder)                                                           2.183    35.503
single_conv.Out_data_adder_sumout_cout[12].cout[0] (adder)                                                          0.026    35.528
single_conv.Out_data_adder_sumout_cout[13].cin[0] (adder)                                                           2.183    37.711
single_conv.Out_data_adder_sumout_cout[13].sumout[0] (adder)                                                        0.035    37.747
out:out_data[12].outpad[0] (.output)                                                                                2.183    39.930
data arrival time                                                                                                            39.930

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -39.930
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -39.930


#Path 7
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder)                                                           0.049    11.232
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder)                                                            2.183    13.415
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder)                                                           0.026    13.441
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder)                                                            2.183    15.624
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder)                                                           0.026    15.649
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder)                                                            2.183    17.833
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder)                                                           0.026    17.858
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder)                                                            2.183    20.041
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder)                                                           0.026    20.067
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder)                                                            2.183    22.250
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder)                                                           0.026    22.276
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder)                                                            2.183    24.459
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder)                                                           0.026    24.484
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder)                                                            2.183    26.668
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder)                                                           0.026    26.693
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder)                                                            2.183    28.876
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder)                                                           0.026    28.902
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder)                                                           2.183    31.085
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder)                                                          0.026    31.111
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder)                                                           2.183    33.294
single_conv.Out_data_adder_sumout_cout[11].cout[0] (adder)                                                          0.026    33.319
single_conv.Out_data_adder_sumout_cout[12].cin[0] (adder)                                                           2.183    35.503
single_conv.Out_data_adder_sumout_cout[12].sumout[0] (adder)                                                        0.035    35.538
out:out_data[11].outpad[0] (.output)                                                                                2.183    37.721
data arrival time                                                                                                            37.721

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -37.721
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -37.721


#Path 8
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder)                                                           0.049    11.232
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder)                                                            2.183    13.415
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder)                                                           0.026    13.441
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder)                                                            2.183    15.624
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder)                                                           0.026    15.649
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder)                                                            2.183    17.833
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder)                                                           0.026    17.858
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder)                                                            2.183    20.041
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder)                                                           0.026    20.067
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder)                                                            2.183    22.250
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder)                                                           0.026    22.276
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder)                                                            2.183    24.459
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder)                                                           0.026    24.484
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder)                                                            2.183    26.668
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder)                                                           0.026    26.693
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder)                                                            2.183    28.876
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder)                                                           0.026    28.902
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder)                                                           2.183    31.085
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder)                                                          0.026    31.111
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder)                                                           2.183    33.294
single_conv.Out_data_adder_sumout_cout[11].sumout[0] (adder)                                                        0.035    33.329
out:out_data[10].outpad[0] (.output)                                                                                2.183    35.513
data arrival time                                                                                                            35.513

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -35.513
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -35.513


#Path 9
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder)                                                           0.049    11.232
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder)                                                            2.183    13.415
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder)                                                           0.026    13.441
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder)                                                            2.183    15.624
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder)                                                           0.026    15.649
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder)                                                            2.183    17.833
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder)                                                           0.026    17.858
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder)                                                            2.183    20.041
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder)                                                           0.026    20.067
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder)                                                            2.183    22.250
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder)                                                           0.026    22.276
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder)                                                            2.183    24.459
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder)                                                           0.026    24.484
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder)                                                            2.183    26.668
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder)                                                           0.026    26.693
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder)                                                            2.183    28.876
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder)                                                           0.026    28.902
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder)                                                           2.183    31.085
single_conv.Out_data_adder_sumout_cout[10].sumout[0] (adder)                                                        0.035    31.121
out:out_data[9].outpad[0] (.output)                                                                                 2.183    33.304
data arrival time                                                                                                            33.304

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -33.304
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -33.304


#Path 10
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].cout[0] (adder)                                                      0.049     8.980
single_conv.tmp_res[12]_adder_sumout_8_cout[2].cin[0] (adder)                                                       2.183    11.163
single_conv.tmp_res[12]_adder_sumout_8_cout[2].cout[0] (adder)                                                      0.026    11.189
single_conv.tmp_res[12]_adder_sumout_8_cout[3].cin[0] (adder)                                                       2.183    13.372
single_conv.tmp_res[12]_adder_sumout_8_cout[3].cout[0] (adder)                                                      0.026    13.397
single_conv.tmp_res[12]_adder_sumout_8_cout[4].cin[0] (adder)                                                       2.183    15.581
single_conv.tmp_res[12]_adder_sumout_8_cout[4].cout[0] (adder)                                                      0.026    15.606
single_conv.tmp_res[12]_adder_sumout_8_cout[5].cin[0] (adder)                                                       2.183    17.789
single_conv.tmp_res[12]_adder_sumout_8_cout[5].cout[0] (adder)                                                      0.026    17.815
single_conv.tmp_res[12]_adder_sumout_8_cout[6].cin[0] (adder)                                                       2.183    19.998
single_conv.tmp_res[12]_adder_sumout_8_cout[6].cout[0] (adder)                                                      0.026    20.024
single_conv.tmp_res[12]_adder_sumout_8_cout[7].cin[0] (adder)                                                       2.183    22.207
single_conv.tmp_res[12]_adder_sumout_8_cout[7].cout[0] (adder)                                                      0.026    22.232
single_conv.tmp_res[12]_adder_sumout_8_cout[8].cin[0] (adder)                                                       2.183    24.416
single_conv.tmp_res[12]_adder_sumout_8_cout[8].cout[0] (adder)                                                      0.026    24.441
single_conv.tmp_res[12]_adder_sumout_cout[9].cin[0] (adder)                                                         2.183    26.624
single_conv.tmp_res[12]_adder_sumout_cout[9].sumout[0] (adder)                                                      0.035    26.660
single_conv.Out_data_adder_sumout_cout[9].a[0] (adder)                                                              2.183    28.843
single_conv.Out_data_adder_sumout_cout[9].sumout[0] (adder)                                                         0.069    28.912
out:out_data[8].outpad[0] (.output)                                                                                 2.183    31.095
data arrival time                                                                                                            31.095

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -31.095
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -31.095


#Path 11
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].cout[0] (adder)                                                       0.049     6.728
single_conv.tmp_res[8]_adder_sumout_7_cout[2].cin[0] (adder)                                                        2.183     8.911
single_conv.tmp_res[8]_adder_sumout_7_cout[2].cout[0] (adder)                                                       0.026     8.937
single_conv.tmp_res[8]_adder_sumout_7_cout[3].cin[0] (adder)                                                        2.183    11.120
single_conv.tmp_res[8]_adder_sumout_7_cout[3].cout[0] (adder)                                                       0.026    11.146
single_conv.tmp_res[8]_adder_sumout_7_cout[4].cin[0] (adder)                                                        2.183    13.329
single_conv.tmp_res[8]_adder_sumout_7_cout[4].cout[0] (adder)                                                       0.026    13.354
single_conv.tmp_res[8]_adder_sumout_7_cout[5].cin[0] (adder)                                                        2.183    15.537
single_conv.tmp_res[8]_adder_sumout_7_cout[5].cout[0] (adder)                                                       0.026    15.563
single_conv.tmp_res[8]_adder_sumout_7_cout[6].cin[0] (adder)                                                        2.183    17.746
single_conv.tmp_res[8]_adder_sumout_7_cout[6].cout[0] (adder)                                                       0.026    17.772
single_conv.tmp_res[8]_adder_sumout_7_cout[7].cin[0] (adder)                                                        2.183    19.955
single_conv.tmp_res[8]_adder_sumout_7_cout[7].cout[0] (adder)                                                       0.026    19.981
single_conv.tmp_res[8]_adder_sumout_cout[8].cin[0] (adder)                                                          2.183    22.164
single_conv.tmp_res[8]_adder_sumout_cout[8].sumout[0] (adder)                                                       0.035    22.199
single_conv.tmp_res[12]_adder_sumout_8_cout[8].a[0] (adder)                                                         2.183    24.382
single_conv.tmp_res[12]_adder_sumout_8_cout[8].sumout[0] (adder)                                                    0.069    24.451
single_conv.Out_data_adder_sumout_cout[8].a[0] (adder)                                                              2.183    26.634
single_conv.Out_data_adder_sumout_cout[8].sumout[0] (adder)                                                         0.069    26.703
out:out_data[7].outpad[0] (.output)                                                                                 2.183    28.886
data arrival time                                                                                                            28.886

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -28.886
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -28.886


#Path 12
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].cout[0] (adder)                                                       0.049     4.476
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cin[0] (adder)                                                        2.183     6.659
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cout[0] (adder)                                                       0.026     6.685
single_conv.tmp_res[0]_adder_sumout_6_cout[3].cin[0] (adder)                                                        2.183     8.868
single_conv.tmp_res[0]_adder_sumout_6_cout[3].cout[0] (adder)                                                       0.026     8.894
single_conv.tmp_res[0]_adder_sumout_6_cout[4].cin[0] (adder)                                                        2.183    11.077
single_conv.tmp_res[0]_adder_sumout_6_cout[4].cout[0] (adder)                                                       0.026    11.102
single_conv.tmp_res[0]_adder_sumout_6_cout[5].cin[0] (adder)                                                        2.183    13.286
single_conv.tmp_res[0]_adder_sumout_6_cout[5].cout[0] (adder)                                                       0.026    13.311
single_conv.tmp_res[0]_adder_sumout_6_cout[6].cin[0] (adder)                                                        2.183    15.494
single_conv.tmp_res[0]_adder_sumout_6_cout[6].cout[0] (adder)                                                       0.026    15.520
single_conv.tmp_res[0]_adder_sumout_cout[7].cin[0] (adder)                                                          2.183    17.703
single_conv.tmp_res[0]_adder_sumout_cout[7].sumout[0] (adder)                                                       0.035    17.739
single_conv.tmp_res[8]_adder_sumout_7_cout[7].a[0] (adder)                                                          2.183    19.922
single_conv.tmp_res[8]_adder_sumout_7_cout[7].sumout[0] (adder)                                                     0.069    19.990
single_conv.tmp_res[12]_adder_sumout_8_cout[7].a[0] (adder)                                                         2.183    22.174
single_conv.tmp_res[12]_adder_sumout_8_cout[7].sumout[0] (adder)                                                    0.069    22.242
single_conv.Out_data_adder_sumout_cout[7].a[0] (adder)                                                              2.183    24.426
single_conv.Out_data_adder_sumout_cout[7].sumout[0] (adder)                                                         0.069    24.494
out:out_data[6].outpad[0] (.output)                                                                                 2.183    26.678
data arrival time                                                                                                            26.678

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -26.678
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -26.678


#Path 13
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].cout[0] (adder)                                                       0.049     4.476
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cin[0] (adder)                                                        2.183     6.659
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cout[0] (adder)                                                       0.026     6.685
single_conv.tmp_res[0]_adder_sumout_6_cout[3].cin[0] (adder)                                                        2.183     8.868
single_conv.tmp_res[0]_adder_sumout_6_cout[3].cout[0] (adder)                                                       0.026     8.894
single_conv.tmp_res[0]_adder_sumout_6_cout[4].cin[0] (adder)                                                        2.183    11.077
single_conv.tmp_res[0]_adder_sumout_6_cout[4].cout[0] (adder)                                                       0.026    11.102
single_conv.tmp_res[0]_adder_sumout_6_cout[5].cin[0] (adder)                                                        2.183    13.286
single_conv.tmp_res[0]_adder_sumout_6_cout[5].cout[0] (adder)                                                       0.026    13.311
single_conv.tmp_res[0]_adder_sumout_6_cout[6].cin[0] (adder)                                                        2.183    15.494
single_conv.tmp_res[0]_adder_sumout_6_cout[6].sumout[0] (adder)                                                     0.035    15.530
single_conv.tmp_res[8]_adder_sumout_7_cout[6].a[0] (adder)                                                          2.183    17.713
single_conv.tmp_res[8]_adder_sumout_7_cout[6].sumout[0] (adder)                                                     0.069    17.782
single_conv.tmp_res[12]_adder_sumout_8_cout[6].a[0] (adder)                                                         2.183    19.965
single_conv.tmp_res[12]_adder_sumout_8_cout[6].sumout[0] (adder)                                                    0.069    20.034
single_conv.Out_data_adder_sumout_cout[6].a[0] (adder)                                                              2.183    22.217
single_conv.Out_data_adder_sumout_cout[6].sumout[0] (adder)                                                         0.069    22.286
out:out_data[5].outpad[0] (.output)                                                                                 2.183    24.469
data arrival time                                                                                                            24.469

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -24.469
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -24.469


#Path 14
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].cout[0] (adder)                                                       0.049     4.476
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cin[0] (adder)                                                        2.183     6.659
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cout[0] (adder)                                                       0.026     6.685
single_conv.tmp_res[0]_adder_sumout_6_cout[3].cin[0] (adder)                                                        2.183     8.868
single_conv.tmp_res[0]_adder_sumout_6_cout[3].cout[0] (adder)                                                       0.026     8.894
single_conv.tmp_res[0]_adder_sumout_6_cout[4].cin[0] (adder)                                                        2.183    11.077
single_conv.tmp_res[0]_adder_sumout_6_cout[4].cout[0] (adder)                                                       0.026    11.102
single_conv.tmp_res[0]_adder_sumout_6_cout[5].cin[0] (adder)                                                        2.183    13.286
single_conv.tmp_res[0]_adder_sumout_6_cout[5].sumout[0] (adder)                                                     0.035    13.321
single_conv.tmp_res[8]_adder_sumout_7_cout[5].a[0] (adder)                                                          2.183    15.504
single_conv.tmp_res[8]_adder_sumout_7_cout[5].sumout[0] (adder)                                                     0.069    15.573
single_conv.tmp_res[12]_adder_sumout_8_cout[5].a[0] (adder)                                                         2.183    17.756
single_conv.tmp_res[12]_adder_sumout_8_cout[5].sumout[0] (adder)                                                    0.069    17.825
single_conv.Out_data_adder_sumout_cout[5].a[0] (adder)                                                              2.183    20.008
single_conv.Out_data_adder_sumout_cout[5].sumout[0] (adder)                                                         0.069    20.077
out:out_data[4].outpad[0] (.output)                                                                                 2.183    22.260
data arrival time                                                                                                            22.260

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -22.260
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -22.260


#Path 15
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].cout[0] (adder)                                                       0.049     4.476
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cin[0] (adder)                                                        2.183     6.659
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cout[0] (adder)                                                       0.026     6.685
single_conv.tmp_res[0]_adder_sumout_6_cout[3].cin[0] (adder)                                                        2.183     8.868
single_conv.tmp_res[0]_adder_sumout_6_cout[3].cout[0] (adder)                                                       0.026     8.894
single_conv.tmp_res[0]_adder_sumout_6_cout[4].cin[0] (adder)                                                        2.183    11.077
single_conv.tmp_res[0]_adder_sumout_6_cout[4].sumout[0] (adder)                                                     0.035    11.112
single_conv.tmp_res[8]_adder_sumout_7_cout[4].a[0] (adder)                                                          2.183    13.295
single_conv.tmp_res[8]_adder_sumout_7_cout[4].sumout[0] (adder)                                                     0.069    13.364
single_conv.tmp_res[12]_adder_sumout_8_cout[4].a[0] (adder)                                                         2.183    15.547
single_conv.tmp_res[12]_adder_sumout_8_cout[4].sumout[0] (adder)                                                    0.069    15.616
single_conv.Out_data_adder_sumout_cout[4].a[0] (adder)                                                              2.183    17.799
single_conv.Out_data_adder_sumout_cout[4].sumout[0] (adder)                                                         0.069    17.868
out:out_data[3].outpad[0] (.output)                                                                                 2.183    20.051
data arrival time                                                                                                            20.051

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -20.051
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -20.051


#Path 16
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].cout[0] (adder)                                                       0.049     4.476
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cin[0] (adder)                                                        2.183     6.659
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cout[0] (adder)                                                       0.026     6.685
single_conv.tmp_res[0]_adder_sumout_6_cout[3].cin[0] (adder)                                                        2.183     8.868
single_conv.tmp_res[0]_adder_sumout_6_cout[3].sumout[0] (adder)                                                     0.035     8.903
single_conv.tmp_res[8]_adder_sumout_7_cout[3].a[0] (adder)                                                          2.183    11.087
single_conv.tmp_res[8]_adder_sumout_7_cout[3].sumout[0] (adder)                                                     0.069    11.155
single_conv.tmp_res[12]_adder_sumout_8_cout[3].a[0] (adder)                                                         2.183    13.339
single_conv.tmp_res[12]_adder_sumout_8_cout[3].sumout[0] (adder)                                                    0.069    13.407
single_conv.Out_data_adder_sumout_cout[3].a[0] (adder)                                                              2.183    15.591
single_conv.Out_data_adder_sumout_cout[3].sumout[0] (adder)                                                         0.069    15.659
out:out_data[2].outpad[0] (.output)                                                                                 2.183    17.842
data arrival time                                                                                                            17.842

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -17.842
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -17.842


#Path 17
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].cout[0] (adder)                                                       0.049     4.476
single_conv.tmp_res[0]_adder_sumout_6_cout[2].cin[0] (adder)                                                        2.183     6.659
single_conv.tmp_res[0]_adder_sumout_6_cout[2].sumout[0] (adder)                                                     0.035     6.695
single_conv.tmp_res[8]_adder_sumout_7_cout[2].a[0] (adder)                                                          2.183     8.878
single_conv.tmp_res[8]_adder_sumout_7_cout[2].sumout[0] (adder)                                                     0.069     8.947
single_conv.tmp_res[12]_adder_sumout_8_cout[2].a[0] (adder)                                                         2.183    11.130
single_conv.tmp_res[12]_adder_sumout_8_cout[2].sumout[0] (adder)                                                    0.069    11.199
single_conv.Out_data_adder_sumout_cout[2].a[0] (adder)                                                              2.183    13.382
single_conv.Out_data_adder_sumout_cout[2].sumout[0] (adder)                                                         0.069    13.451
out:out_data[1].outpad[0] (.output)                                                                                 2.183    15.634
data arrival time                                                                                                            15.634

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -15.634
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -15.634


#Path 18
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Endpoint  : out:out_data[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                               0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                       2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder)                                                          2.183     4.427
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder)                                                     0.069     4.495
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder)                                                          2.183     6.679
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder)                                                     0.069     6.747
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder)                                                         2.183     8.931
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder)                                                    0.069     8.999
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder)                                                              2.183    11.183
single_conv.Out_data_adder_sumout_cout[1].sumout[0] (adder)                                                         0.069    11.251
out:out_data[0].outpad[0] (.output)                                                                                 2.183    13.434
data arrival time                                                                                                            13.434

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                           -13.434
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -13.434


#Path 19
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 20
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 21
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 22
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 23
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 24
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 25
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 26
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 27
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 28
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 29
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 30
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 31
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 32
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 33
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 34
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 35
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 36
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 37
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 38
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 39
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 40
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 41
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 42
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 43
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 44
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 45
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 46
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 47
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 48
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 49
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 50
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 51
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 52
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 53
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 54
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 55
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 56
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 57
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 58
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 59
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 60
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 61
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 62
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 63
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 64
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 65
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 66
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 67
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 68
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 69
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 70
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 71
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 72
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 73
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 74
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 75
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 76
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 77
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 78
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 79
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 80
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 81
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 82
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 83
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 84
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 85
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 86
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 87
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 88
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 89
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 90
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 91
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 92
Startpoint: single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                             14.904

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                0.000     0.000
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                    0.000     2.183
cell setup time                                                                                                     -0.019     2.164
data required time                                                                                                             2.164
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.164
data arrival time                                                                                                            -14.904
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -12.739


#Path 93
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 94
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 95
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 96
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 97
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 98
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 99
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#Path 100
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim) [clock-to-output]     0.060     2.244
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim)                       12.660    14.904
data arrival time                                                                                                              14.904

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                 0.000     0.000
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim)                        2.183     2.183
clock uncertainty                                                                                                     0.000     2.183
cell setup time                                                                                                      -0.019     2.164
data required time                                                                                                              2.164
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              2.164
data arrival time                                                                                                             -14.904
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.739


#End of timing report
