#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000218a847d8e0 .scope module, "fbitripstrtb" "fbitripstrtb" 2 3;
 .timescale -9 -9;
v00000218a8352270_0 .var "clk", 0 0;
v00000218a83524f0_0 .net "q", 3 0, L_00000218a8352590;  1 drivers
v00000218a8352630_0 .var "reset", 0 0;
S_00000218a847da70 .scope module, "DUT" "fbitrip" 2 6, 3 12 0, S_00000218a847d8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v00000218a8351ff0_0 .net "clk", 0 0, v00000218a8352270_0;  1 drivers
v00000218a83528b0_0 .net "q", 3 0, L_00000218a8352590;  alias, 1 drivers
v00000218a8352950_0 .net "reset", 0 0, v00000218a8352630_0;  1 drivers
L_00000218a83521d0 .part L_00000218a8352590, 0, 1;
L_00000218a8352310 .part L_00000218a8352590, 1, 1;
L_00000218a8352590 .concat8 [ 1 1 1 1], v00000218a847b4a0_0, v00000218a8476a70_0, v00000218a83a29b0_0, v00000218a83a2d20_0;
L_00000218a8351f50 .part L_00000218a8352590, 2, 1;
S_00000218a8355bc0 .scope module, "t0" "tflipflop" 3 15, 3 1 0, S_00000218a847da70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v00000218a847b650_0 .net "clk", 0 0, v00000218a8352270_0;  alias, 1 drivers
v00000218a847b4a0_0 .var "q", 0 0;
v00000218a83487c0_0 .net "reset", 0 0, v00000218a8352630_0;  alias, 1 drivers
E_00000218a847ab50 .event negedge, v00000218a847b650_0;
S_00000218a8355d50 .scope module, "t1" "tflipflop" 3 16, 3 1 0, S_00000218a847da70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v00000218a8348920_0 .net "clk", 0 0, L_00000218a83521d0;  1 drivers
v00000218a8476a70_0 .var "q", 0 0;
v00000218a8355ee0_0 .net "reset", 0 0, v00000218a8352630_0;  alias, 1 drivers
E_00000218a847a210 .event negedge, v00000218a8348920_0;
S_00000218a83a2820 .scope module, "t2" "tflipflop" 3 17, 3 1 0, S_00000218a847da70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v00000218a8355f80_0 .net "clk", 0 0, L_00000218a8352310;  1 drivers
v00000218a83a29b0_0 .var "q", 0 0;
v00000218a83a2a50_0 .net "reset", 0 0, v00000218a8352630_0;  alias, 1 drivers
E_00000218a847a150 .event negedge, v00000218a8355f80_0;
S_00000218a83a2af0 .scope module, "t3" "tflipflop" 3 18, 3 1 0, S_00000218a847da70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v00000218a83a2c80_0 .net "clk", 0 0, L_00000218a8351f50;  1 drivers
v00000218a83a2d20_0 .var "q", 0 0;
v00000218a83a2dc0_0 .net "reset", 0 0, v00000218a8352630_0;  alias, 1 drivers
E_00000218a847a050 .event negedge, v00000218a83a2c80_0;
    .scope S_00000218a8355bc0;
T_0 ;
    %wait E_00000218a847ab50;
    %load/vec4 v00000218a83487c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218a847b4a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000218a847b4a0_0;
    %inv;
    %assign/vec4 v00000218a847b4a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000218a8355d50;
T_1 ;
    %wait E_00000218a847a210;
    %load/vec4 v00000218a8355ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218a8476a70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000218a8476a70_0;
    %inv;
    %assign/vec4 v00000218a8476a70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000218a83a2820;
T_2 ;
    %wait E_00000218a847a150;
    %load/vec4 v00000218a83a2a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218a83a29b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000218a83a29b0_0;
    %inv;
    %assign/vec4 v00000218a83a29b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000218a83a2af0;
T_3 ;
    %wait E_00000218a847a050;
    %load/vec4 v00000218a83a2dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218a83a2d20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000218a83a2d20_0;
    %inv;
    %assign/vec4 v00000218a83a2d20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000218a847d8e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218a8352270_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v00000218a8352270_0;
    %inv;
    %store/vec4 v00000218a8352270_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_00000218a847d8e0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218a8352630_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218a8352630_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000218a847d8e0;
T_6 ;
    %vpi_call 2 17 "$dumpfile", "fbitripstrtb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000218a847d8e0 {0 0 0};
    %vpi_call 2 19 "$monitor", $time, " Q=%h", v00000218a83524f0_0 {0 0 0};
    %delay 320, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fbitripstrtb.v";
    "./fbitripstr.v";
