verilog xil_defaultlib --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/a5cf/src" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" \
"../../../bd/design_1/ipshared/a5cf/src/alu.v" \
"../../../bd/design_1/ipshared/a5cf/src/axistream_forwarder.v" \
"../../../bd/design_1/ipshared/a5cf/src/axistream_packetfilt.v" \
"../../../bd/design_1/ipshared/a5cf/src/axistream_snooper.v" \
"../../../bd/design_1/ipshared/a5cf/src/bhand.v" \
"../../../bd/design_1/ipshared/a5cf/src/bpfcpu.v" \
"../../../bd/design_1/ipshared/a5cf/src/circular_buffer.v" \
"../../../bd/design_1/ipshared/a5cf/src/controller.v" \
"../../../bd/design_1/ipshared/a5cf/src/cpu_adapter.v" \
"../../../bd/design_1/ipshared/a5cf/src/cpuqueue.v" \
"../../../bd/design_1/ipshared/a5cf/src/datapath.v" \
"../../../bd/design_1/ipshared/a5cf/src/dp_bram.v" \
"../../../bd/design_1/ipshared/a5cf/src/fwd_adapter.v" \
"../../../bd/design_1/ipshared/a5cf/src/fwd_arb.v" \
"../../../bd/design_1/ipshared/a5cf/src/fwd_width_adapter.v" \
"../../../bd/design_1/ipshared/a5cf/src/fwdqueue.v" \
"../../../bd/design_1/ipshared/a5cf/src/inst_mem.v" \
"../../../bd/design_1/ipshared/a5cf/src/mux_tree.v" \
"../../../bd/design_1/ipshared/a5cf/src/mux_tree_node.v" \
"../../../bd/design_1/ipshared/a5cf/src/muxes.v" \
"../../../bd/design_1/ipshared/a5cf/src/muxselinvert.v" \
"../../../bd/design_1/ipshared/a5cf/src/p3.v" \
"../../../bd/design_1/ipshared/a5cf/src/p3ctrl.v" \
"../../../bd/design_1/ipshared/a5cf/src/p_ng.v" \
"../../../bd/design_1/ipshared/a5cf/src/packet_status.v" \
"../../../bd/design_1/ipshared/a5cf/src/packetfilter_core.v" \
"../../../bd/design_1/ipshared/a5cf/src/parallel_cores.v" \
"../../../bd/design_1/ipshared/a5cf/src/regfile.v" \
"../../../bd/design_1/ipshared/a5cf/src/regstrb2mem.v" \
"../../../bd/design_1/ipshared/a5cf/src/sn_adapter.v" \
"../../../bd/design_1/ipshared/a5cf/src/sn_width_adapter.v" \
"../../../bd/design_1/ipshared/a5cf/src/snoop_arb.v" \
"../../../bd/design_1/ipshared/a5cf/src/snqueue.v" \
"../../../bd/design_1/ipshared/a5cf/src/stage0.v" \
"../../../bd/design_1/ipshared/a5cf/src/stage0_point_5.v" \
"../../../bd/design_1/ipshared/a5cf/src/stage1.v" \
"../../../bd/design_1/ipshared/a5cf/src/stage2.v" \
"../../../bd/design_1/ipshared/a5cf/src/tag_gen.v" \
"../../../bd/design_1/ipshared/a5cf/src/tag_tree.v" \
"../../../bd/design_1/ipshared/a5cf/src/tree_node.v" \

sv xil_defaultlib --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/a5cf/src" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" \
"../../../bd/design_1/ipshared/a5cf/src/packet_filter_regs_pkg.sv" \
"../../../bd/design_1/ipshared/a5cf/src/packet_filter_regs.sv" \
"../../../bd/design_1/ip/design_1_axistream_packetfilt_0_0/sim/design_1_axistream_packetfilt_0_0.sv" \

verilog xil_defaultlib --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/a5cf/src" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \

sv xil_defaultlib --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/a5cf/src" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_arinsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_rinsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_awinsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_winsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_binsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_aroutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_routsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_awoutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_woutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_boutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_arni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_rni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_awni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_wni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_bni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_48ac_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_48ac_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_48ac_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_48ac_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_48ac_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_48ac_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_48ac_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_48ac_m01e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_48ac_m02s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_48ac_m02arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_48ac_m02rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_48ac_m02awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_48ac_m02wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_48ac_m02bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_48ac_m02e_0.sv" \

verilog xil_defaultlib --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/a5cf/src" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../ffsharkfix.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ipshared/8004/hdl/input_v1_0_M00_AXIS.v" \
"../../../bd/design_1/ipshared/8004/hdl/input_v1_0.v" \
"../../../bd/design_1/ip/design_1_input_0_0/sim/design_1_input_0_0.v" \
"../../../bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/sim/bd_c443_axi_jtag_0.v" \
"../../../bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/sim/bd_c443.v" \
"../../../bd/design_1/ip/design_1_debug_bridge_0_0/sim/design_1_debug_bridge_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
