
StateMachine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009400  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001954  080095d0  080095d0  000195d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af24  0800af24  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800af24  0800af24  0001af24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af2c  0800af2c  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af2c  0800af2c  0001af2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af30  0800af30  0001af30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800af34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000204  0800b138  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003c4  0800b138  000203c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019bb8  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036fa  00000000  00000000  00039dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001458  00000000  00000000  0003d4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001310  00000000  00000000  0003e940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000279ab  00000000  00000000  0003fc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019860  00000000  00000000  000675fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3b6a  00000000  00000000  00080e5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001649c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000688c  00000000  00000000  00164a18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000204 	.word	0x20000204
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080095b8 	.word	0x080095b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000208 	.word	0x20000208
 800020c:	080095b8 	.word	0x080095b8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <_ZN13Accelerometer9getAnglesEv>:
 */

#include "accelerometer.hpp"

float* Accelerometer::getAngles()
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
	static float dummyDegs[3] = {120.1, 35.4, 1.8};
	return dummyDegs;
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <_ZN13Accelerometer9getAnglesEv+0x18>)
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	20000000 	.word	0x20000000

08000f08 <_Z7DrawGUIP7SSD130510MemorySlotfff>:
 */

#include "GUI.hpp"

void DrawGUI(SSD1305* display, MemorySlot memSlot, float refX, float refY, float refZ)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b088      	sub	sp, #32
 8000f0c:	af02      	add	r7, sp, #8
 8000f0e:	6178      	str	r0, [r7, #20]
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	e883 0006 	stmia.w	r3, {r1, r2}
 8000f18:	ed87 0a02 	vstr	s0, [r7, #8]
 8000f1c:	edc7 0a01 	vstr	s1, [r7, #4]
 8000f20:	ed87 1a00 	vstr	s2, [r7]
	//MEM section -> x = 0..21
	display->SetCursor(0, LINE_1_Y);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2100      	movs	r1, #0
 8000f28:	6978      	ldr	r0, [r7, #20]
 8000f2a:	f000 fd01 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString("MEM", Font_7x10, White);
 8000f2e:	4b43      	ldr	r3, [pc, #268]	; (800103c <_Z7DrawGUIP7SSD130510MemorySlotfff+0x134>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	9200      	str	r2, [sp, #0]
 8000f34:	cb0c      	ldmia	r3, {r2, r3}
 8000f36:	4942      	ldr	r1, [pc, #264]	; (8001040 <_Z7DrawGUIP7SSD130510MemorySlotfff+0x138>)
 8000f38:	6978      	ldr	r0, [r7, #20]
 8000f3a:	f000 fcce 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>

	DisplayMemslot(display, memSlot.number);
 8000f3e:	7b3b      	ldrb	r3, [r7, #12]
 8000f40:	4619      	mov	r1, r3
 8000f42:	6978      	ldr	r0, [r7, #20]
 8000f44:	f000 f8b0 	bl	80010a8 <_Z14DisplayMemslotP7SSD1305h>

	DrawYline(display, 23, White);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2117      	movs	r1, #23
 8000f4c:	6978      	ldr	r0, [r7, #20]
 8000f4e:	f000 f885 	bl	800105c <_Z9DrawYlineP7SSD1305h13SSD1305_COLOR>

	//Fixed, Tracked, Angle -> x = 22...78
	display->SetCursor(25, LINE_1_Y);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2119      	movs	r1, #25
 8000f56:	6978      	ldr	r0, [r7, #20]
 8000f58:	f000 fcea 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString("FixAx:", Font_7x10, White);
 8000f5c:	4b37      	ldr	r3, [pc, #220]	; (800103c <_Z7DrawGUIP7SSD130510MemorySlotfff+0x134>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	9200      	str	r2, [sp, #0]
 8000f62:	cb0c      	ldmia	r3, {r2, r3}
 8000f64:	4937      	ldr	r1, [pc, #220]	; (8001044 <_Z7DrawGUIP7SSD130510MemorySlotfff+0x13c>)
 8000f66:	6978      	ldr	r0, [r7, #20]
 8000f68:	f000 fcb7 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>
	display->SetCursor(25, LINE_2_Y);
 8000f6c:	220b      	movs	r2, #11
 8000f6e:	2119      	movs	r1, #25
 8000f70:	6978      	ldr	r0, [r7, #20]
 8000f72:	f000 fcdd 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString("Track:", Font_7x10, White);
 8000f76:	4b31      	ldr	r3, [pc, #196]	; (800103c <_Z7DrawGUIP7SSD130510MemorySlotfff+0x134>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	9200      	str	r2, [sp, #0]
 8000f7c:	cb0c      	ldmia	r3, {r2, r3}
 8000f7e:	4932      	ldr	r1, [pc, #200]	; (8001048 <_Z7DrawGUIP7SSD130510MemorySlotfff+0x140>)
 8000f80:	6978      	ldr	r0, [r7, #20]
 8000f82:	f000 fcaa 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>
	display->SetCursor(25, LINE_3_Y);
 8000f86:	2216      	movs	r2, #22
 8000f88:	2119      	movs	r1, #25
 8000f8a:	6978      	ldr	r0, [r7, #20]
 8000f8c:	f000 fcd0 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString("Deg:", Font_7x10, White);
 8000f90:	4b2a      	ldr	r3, [pc, #168]	; (800103c <_Z7DrawGUIP7SSD130510MemorySlotfff+0x134>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	9200      	str	r2, [sp, #0]
 8000f96:	cb0c      	ldmia	r3, {r2, r3}
 8000f98:	492c      	ldr	r1, [pc, #176]	; (800104c <_Z7DrawGUIP7SSD130510MemorySlotfff+0x144>)
 8000f9a:	6978      	ldr	r0, [r7, #20]
 8000f9c:	f000 fc9d 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>

	DisplayFixedAx(display, memSlot.fixAx);
 8000fa0:	7b7b      	ldrb	r3, [r7, #13]
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	6978      	ldr	r0, [r7, #20]
 8000fa6:	f000 f89b 	bl	80010e0 <_Z14DisplayFixedAxP7SSD13054axes>
	DisplayTrackedAx(display, memSlot.trackedAx);
 8000faa:	7bbb      	ldrb	r3, [r7, #14]
 8000fac:	4619      	mov	r1, r3
 8000fae:	6978      	ldr	r0, [r7, #20]
 8000fb0:	f000 f8c4 	bl	800113c <_Z16DisplayTrackedAxP7SSD13054axes>
	DisplaySetAngle(display, memSlot.setDegree);
 8000fb4:	8a3b      	ldrh	r3, [r7, #16]
 8000fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8000fba:	4619      	mov	r1, r3
 8000fbc:	6978      	ldr	r0, [r7, #20]
 8000fbe:	f000 f8eb 	bl	8001198 <_Z15DisplaySetAngleP7SSD1305ti>

	DrawYline(display, 76, White);
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	214c      	movs	r1, #76	; 0x4c
 8000fc6:	6978      	ldr	r0, [r7, #20]
 8000fc8:	f000 f848 	bl	800105c <_Z9DrawYlineP7SSD1305h13SSD1305_COLOR>

	//REF section -> x = 78...
	display->SetCursor(78, LINE_1_Y);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	214e      	movs	r1, #78	; 0x4e
 8000fd0:	6978      	ldr	r0, [r7, #20]
 8000fd2:	f000 fcad 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString("rx", Font_7x10, White);
 8000fd6:	4b19      	ldr	r3, [pc, #100]	; (800103c <_Z7DrawGUIP7SSD130510MemorySlotfff+0x134>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	9200      	str	r2, [sp, #0]
 8000fdc:	cb0c      	ldmia	r3, {r2, r3}
 8000fde:	491c      	ldr	r1, [pc, #112]	; (8001050 <_Z7DrawGUIP7SSD130510MemorySlotfff+0x148>)
 8000fe0:	6978      	ldr	r0, [r7, #20]
 8000fe2:	f000 fc7a 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>
	display->SetCursor(78, LINE_2_Y);
 8000fe6:	220b      	movs	r2, #11
 8000fe8:	214e      	movs	r1, #78	; 0x4e
 8000fea:	6978      	ldr	r0, [r7, #20]
 8000fec:	f000 fca0 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString("ry", Font_7x10, White);
 8000ff0:	4b12      	ldr	r3, [pc, #72]	; (800103c <_Z7DrawGUIP7SSD130510MemorySlotfff+0x134>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	9200      	str	r2, [sp, #0]
 8000ff6:	cb0c      	ldmia	r3, {r2, r3}
 8000ff8:	4916      	ldr	r1, [pc, #88]	; (8001054 <_Z7DrawGUIP7SSD130510MemorySlotfff+0x14c>)
 8000ffa:	6978      	ldr	r0, [r7, #20]
 8000ffc:	f000 fc6d 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>
	display->SetCursor(78, LINE_3_Y);
 8001000:	2216      	movs	r2, #22
 8001002:	214e      	movs	r1, #78	; 0x4e
 8001004:	6978      	ldr	r0, [r7, #20]
 8001006:	f000 fc93 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString("rz", Font_7x10, White);
 800100a:	4b0c      	ldr	r3, [pc, #48]	; (800103c <_Z7DrawGUIP7SSD130510MemorySlotfff+0x134>)
 800100c:	2201      	movs	r2, #1
 800100e:	9200      	str	r2, [sp, #0]
 8001010:	cb0c      	ldmia	r3, {r2, r3}
 8001012:	4911      	ldr	r1, [pc, #68]	; (8001058 <_Z7DrawGUIP7SSD130510MemorySlotfff+0x150>)
 8001014:	6978      	ldr	r0, [r7, #20]
 8001016:	f000 fc60 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>

	DisplayRefDegs(display, refX, refY, refZ);
 800101a:	ed97 1a00 	vldr	s2, [r7]
 800101e:	edd7 0a01 	vldr	s1, [r7, #4]
 8001022:	ed97 0a02 	vldr	s0, [r7, #8]
 8001026:	6978      	ldr	r0, [r7, #20]
 8001028:	f000 f93a 	bl	80012a0 <_Z14DisplayRefDegsP7SSD1305fff>

	//Put all to display
	display->WriteBitmapToScreen();
 800102c:	6978      	ldr	r0, [r7, #20]
 800102e:	f000 fad9 	bl	80015e4 <_ZN7SSD130519WriteBitmapToScreenEv>
}
 8001032:	bf00      	nop
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20000014 	.word	0x20000014
 8001040:	080095d0 	.word	0x080095d0
 8001044:	080095d4 	.word	0x080095d4
 8001048:	080095dc 	.word	0x080095dc
 800104c:	080095e4 	.word	0x080095e4
 8001050:	080095ec 	.word	0x080095ec
 8001054:	080095f0 	.word	0x080095f0
 8001058:	080095f4 	.word	0x080095f4

0800105c <_Z9DrawYlineP7SSD1305h13SSD1305_COLOR>:

void DrawYline(SSD1305* display, uint8_t x, SSD1305_COLOR color)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	70fb      	strb	r3, [r7, #3]
 8001068:	4613      	mov	r3, r2
 800106a:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < display->GetHeight(); i++)
 800106c:	2300      	movs	r3, #0
 800106e:	73fb      	strb	r3, [r7, #15]
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f000 faab 	bl	80015cc <_ZN7SSD13059GetHeightEv>
 8001076:	4603      	mov	r3, r0
 8001078:	461a      	mov	r2, r3
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	4293      	cmp	r3, r2
 800107e:	bf34      	ite	cc
 8001080:	2301      	movcc	r3, #1
 8001082:	2300      	movcs	r3, #0
 8001084:	b2db      	uxtb	r3, r3
 8001086:	2b00      	cmp	r3, #0
 8001088:	d009      	beq.n	800109e <_Z9DrawYlineP7SSD1305h13SSD1305_COLOR+0x42>
	{
		display->DrawPixel(x, i, color);
 800108a:	78bb      	ldrb	r3, [r7, #2]
 800108c:	7bfa      	ldrb	r2, [r7, #15]
 800108e:	78f9      	ldrb	r1, [r7, #3]
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f000 fb34 	bl	80016fe <_ZN7SSD13059DrawPixelEhh13SSD1305_COLOR>
	for(uint8_t i = 0; i < display->GetHeight(); i++)
 8001096:	7bfb      	ldrb	r3, [r7, #15]
 8001098:	3301      	adds	r3, #1
 800109a:	73fb      	strb	r3, [r7, #15]
 800109c:	e7e8      	b.n	8001070 <_Z9DrawYlineP7SSD1305h13SSD1305_COLOR+0x14>
	}
}
 800109e:	bf00      	nop
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <_Z14DisplayMemslotP7SSD1305h>:

void DisplayMemslot(SSD1305* display, uint8_t memslot)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	70fb      	strb	r3, [r7, #3]
	char memslotDigit = memslot + '0';
 80010b4:	78fb      	ldrb	r3, [r7, #3]
 80010b6:	3330      	adds	r3, #48	; 0x30
 80010b8:	73fb      	strb	r3, [r7, #15]
	display->SetCursor(5, 12);
 80010ba:	220c      	movs	r2, #12
 80010bc:	2105      	movs	r1, #5
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f000 fc36 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteChar(memslotDigit, Font_11x18, White);
 80010c4:	4b05      	ldr	r3, [pc, #20]	; (80010dc <_Z14DisplayMemslotP7SSD1305h+0x34>)
 80010c6:	7bf9      	ldrb	r1, [r7, #15]
 80010c8:	2201      	movs	r2, #1
 80010ca:	9200      	str	r2, [sp, #0]
 80010cc:	cb0c      	ldmia	r3, {r2, r3}
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f000 fb7f 	bl	80017d2 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR>
}
 80010d4:	bf00      	nop
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	2000001c 	.word	0x2000001c

080010e0 <_Z14DisplayFixedAxP7SSD13054axes>:

void DisplayFixedAx(SSD1305* display, axes fixedax)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	70fb      	strb	r3, [r7, #3]
	char axesChar;
	switch (fixedax) {
 80010ec:	78fb      	ldrb	r3, [r7, #3]
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d00c      	beq.n	800110c <_Z14DisplayFixedAxP7SSD13054axes+0x2c>
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	dc0d      	bgt.n	8001112 <_Z14DisplayFixedAxP7SSD13054axes+0x32>
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d002      	beq.n	8001100 <_Z14DisplayFixedAxP7SSD13054axes+0x20>
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d003      	beq.n	8001106 <_Z14DisplayFixedAxP7SSD13054axes+0x26>
			break;
		case z:
			axesChar = 'z';
			break;
		default:
			break;
 80010fe:	e008      	b.n	8001112 <_Z14DisplayFixedAxP7SSD13054axes+0x32>
			axesChar = 'x';
 8001100:	2378      	movs	r3, #120	; 0x78
 8001102:	73fb      	strb	r3, [r7, #15]
			break;
 8001104:	e006      	b.n	8001114 <_Z14DisplayFixedAxP7SSD13054axes+0x34>
			axesChar = 'y';
 8001106:	2379      	movs	r3, #121	; 0x79
 8001108:	73fb      	strb	r3, [r7, #15]
			break;
 800110a:	e003      	b.n	8001114 <_Z14DisplayFixedAxP7SSD13054axes+0x34>
			axesChar = 'z';
 800110c:	237a      	movs	r3, #122	; 0x7a
 800110e:	73fb      	strb	r3, [r7, #15]
			break;
 8001110:	e000      	b.n	8001114 <_Z14DisplayFixedAxP7SSD13054axes+0x34>
			break;
 8001112:	bf00      	nop
	}

	display->SetCursor(67, LINE_1_Y);
 8001114:	2200      	movs	r2, #0
 8001116:	2143      	movs	r1, #67	; 0x43
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f000 fc09 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteChar(axesChar, Font_7x10, White);
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <_Z14DisplayFixedAxP7SSD13054axes+0x58>)
 8001120:	7bf9      	ldrb	r1, [r7, #15]
 8001122:	2201      	movs	r2, #1
 8001124:	9200      	str	r2, [sp, #0]
 8001126:	cb0c      	ldmia	r3, {r2, r3}
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f000 fb52 	bl	80017d2 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR>
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000014 	.word	0x20000014

0800113c <_Z16DisplayTrackedAxP7SSD13054axes>:

void DisplayTrackedAx(SSD1305* display, axes trackedax)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af02      	add	r7, sp, #8
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	460b      	mov	r3, r1
 8001146:	70fb      	strb	r3, [r7, #3]
	char axesChar;
	switch (trackedax) {
 8001148:	78fb      	ldrb	r3, [r7, #3]
 800114a:	2b02      	cmp	r3, #2
 800114c:	d00c      	beq.n	8001168 <_Z16DisplayTrackedAxP7SSD13054axes+0x2c>
 800114e:	2b02      	cmp	r3, #2
 8001150:	dc0d      	bgt.n	800116e <_Z16DisplayTrackedAxP7SSD13054axes+0x32>
 8001152:	2b00      	cmp	r3, #0
 8001154:	d002      	beq.n	800115c <_Z16DisplayTrackedAxP7SSD13054axes+0x20>
 8001156:	2b01      	cmp	r3, #1
 8001158:	d003      	beq.n	8001162 <_Z16DisplayTrackedAxP7SSD13054axes+0x26>
			break;
		case z:
			axesChar = 'z';
			break;
		default:
			break;
 800115a:	e008      	b.n	800116e <_Z16DisplayTrackedAxP7SSD13054axes+0x32>
			axesChar = 'x';
 800115c:	2378      	movs	r3, #120	; 0x78
 800115e:	73fb      	strb	r3, [r7, #15]
			break;
 8001160:	e006      	b.n	8001170 <_Z16DisplayTrackedAxP7SSD13054axes+0x34>
			axesChar = 'y';
 8001162:	2379      	movs	r3, #121	; 0x79
 8001164:	73fb      	strb	r3, [r7, #15]
			break;
 8001166:	e003      	b.n	8001170 <_Z16DisplayTrackedAxP7SSD13054axes+0x34>
			axesChar = 'z';
 8001168:	237a      	movs	r3, #122	; 0x7a
 800116a:	73fb      	strb	r3, [r7, #15]
			break;
 800116c:	e000      	b.n	8001170 <_Z16DisplayTrackedAxP7SSD13054axes+0x34>
			break;
 800116e:	bf00      	nop
	}

	display->SetCursor(67, LINE_2_Y);
 8001170:	220b      	movs	r2, #11
 8001172:	2143      	movs	r1, #67	; 0x43
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f000 fbdb 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteChar(axesChar, Font_7x10, White);
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <_Z16DisplayTrackedAxP7SSD13054axes+0x58>)
 800117c:	7bf9      	ldrb	r1, [r7, #15]
 800117e:	2201      	movs	r2, #1
 8001180:	9200      	str	r2, [sp, #0]
 8001182:	cb0c      	ldmia	r3, {r2, r3}
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f000 fb24 	bl	80017d2 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR>
}
 800118a:	bf00      	nop
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000014 	.word	0x20000014

08001198 <_Z15DisplaySetAngleP7SSD1305ti>:

void DisplaySetAngle(SSD1305* display, uint16_t setdeg, int selectedDigit)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af02      	add	r7, sp, #8
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	460b      	mov	r3, r1
 80011a2:	607a      	str	r2, [r7, #4]
 80011a4:	817b      	strh	r3, [r7, #10]
	char digits[3];

    digits[0] = ((setdeg/100)%10) + '0';
 80011a6:	897b      	ldrh	r3, [r7, #10]
 80011a8:	4a3a      	ldr	r2, [pc, #232]	; (8001294 <_Z15DisplaySetAngleP7SSD1305ti+0xfc>)
 80011aa:	fba2 2303 	umull	r2, r3, r2, r3
 80011ae:	095b      	lsrs	r3, r3, #5
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	4b39      	ldr	r3, [pc, #228]	; (8001298 <_Z15DisplaySetAngleP7SSD1305ti+0x100>)
 80011b4:	fba3 1302 	umull	r1, r3, r3, r2
 80011b8:	08d9      	lsrs	r1, r3, #3
 80011ba:	460b      	mov	r3, r1
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	440b      	add	r3, r1
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	3330      	adds	r3, #48	; 0x30
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	763b      	strb	r3, [r7, #24]
    digits[1] = ((setdeg/10)%10) + '0';
 80011ce:	897b      	ldrh	r3, [r7, #10]
 80011d0:	4a31      	ldr	r2, [pc, #196]	; (8001298 <_Z15DisplaySetAngleP7SSD1305ti+0x100>)
 80011d2:	fba2 2303 	umull	r2, r3, r2, r3
 80011d6:	08db      	lsrs	r3, r3, #3
 80011d8:	b29a      	uxth	r2, r3
 80011da:	4b2f      	ldr	r3, [pc, #188]	; (8001298 <_Z15DisplaySetAngleP7SSD1305ti+0x100>)
 80011dc:	fba3 1302 	umull	r1, r3, r3, r2
 80011e0:	08d9      	lsrs	r1, r3, #3
 80011e2:	460b      	mov	r3, r1
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	440b      	add	r3, r1
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	3330      	adds	r3, #48	; 0x30
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	767b      	strb	r3, [r7, #25]
    digits[2] = (setdeg%10) + '0';
 80011f6:	897a      	ldrh	r2, [r7, #10]
 80011f8:	4b27      	ldr	r3, [pc, #156]	; (8001298 <_Z15DisplaySetAngleP7SSD1305ti+0x100>)
 80011fa:	fba3 1302 	umull	r1, r3, r3, r2
 80011fe:	08d9      	lsrs	r1, r3, #3
 8001200:	460b      	mov	r3, r1
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	440b      	add	r3, r1
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	b29b      	uxth	r3, r3
 800120c:	b2db      	uxtb	r3, r3
 800120e:	3330      	adds	r3, #48	; 0x30
 8001210:	b2db      	uxtb	r3, r3
 8001212:	76bb      	strb	r3, [r7, #26]

    FontDef font = Font_7x10;
 8001214:	4a21      	ldr	r2, [pc, #132]	; (800129c <_Z15DisplaySetAngleP7SSD1305ti+0x104>)
 8001216:	f107 0310 	add.w	r3, r7, #16
 800121a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800121e:	e883 0003 	stmia.w	r3, {r0, r1}
	for(int i = 0; i<3; i++)
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	2b02      	cmp	r3, #2
 800122a:	dc2f      	bgt.n	800128c <_Z15DisplaySetAngleP7SSD1305ti+0xf4>
	{
	  display->SetCursor(53 + i*font.FontWidth, LINE_3_Y);
 800122c:	7c3a      	ldrb	r2, [r7, #16]
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	b2db      	uxtb	r3, r3
 8001232:	fb12 f303 	smulbb	r3, r2, r3
 8001236:	b2db      	uxtb	r3, r3
 8001238:	3335      	adds	r3, #53	; 0x35
 800123a:	b2db      	uxtb	r3, r3
 800123c:	2216      	movs	r2, #22
 800123e:	4619      	mov	r1, r3
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f000 fb75 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	  if(i == selectedDigit)
 8001246:	69fa      	ldr	r2, [r7, #28]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	429a      	cmp	r2, r3
 800124c:	d10d      	bne.n	800126a <_Z15DisplaySetAngleP7SSD1305ti+0xd2>
	  {
		  display->WriteChar(digits[i], font, Black);
 800124e:	f107 0218 	add.w	r2, r7, #24
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	4413      	add	r3, r2
 8001256:	7819      	ldrb	r1, [r3, #0]
 8001258:	2300      	movs	r3, #0
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	f107 0310 	add.w	r3, r7, #16
 8001260:	cb0c      	ldmia	r3, {r2, r3}
 8001262:	68f8      	ldr	r0, [r7, #12]
 8001264:	f000 fab5 	bl	80017d2 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR>
 8001268:	e00c      	b.n	8001284 <_Z15DisplaySetAngleP7SSD1305ti+0xec>
	  }
	  else
	  {
		  display->WriteChar(digits[i], font, White);
 800126a:	f107 0218 	add.w	r2, r7, #24
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	4413      	add	r3, r2
 8001272:	7819      	ldrb	r1, [r3, #0]
 8001274:	2301      	movs	r3, #1
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	cb0c      	ldmia	r3, {r2, r3}
 800127e:	68f8      	ldr	r0, [r7, #12]
 8001280:	f000 faa7 	bl	80017d2 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR>
	for(int i = 0; i<3; i++)
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	3301      	adds	r3, #1
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	e7cc      	b.n	8001226 <_Z15DisplaySetAngleP7SSD1305ti+0x8e>
	  }
	}
}
 800128c:	bf00      	nop
 800128e:	3720      	adds	r7, #32
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	51eb851f 	.word	0x51eb851f
 8001298:	cccccccd 	.word	0xcccccccd
 800129c:	20000014 	.word	0x20000014

080012a0 <_Z14DisplayRefDegsP7SSD1305fff>:
	  }
	}
}

void DisplayRefDegs(SSD1305* display, float refX, float refY, float refZ)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af02      	add	r7, sp, #8
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	ed87 0a02 	vstr	s0, [r7, #8]
 80012ac:	edc7 0a01 	vstr	s1, [r7, #4]
 80012b0:	ed87 1a00 	vstr	s2, [r7]
	char refDegStr[6];
	snprintf(refDegStr, sizeof(refDegStr), "%05.1f", refX);
 80012b4:	68b8      	ldr	r0, [r7, #8]
 80012b6:	f7ff f967 	bl	8000588 <__aeabi_f2d>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	f107 0010 	add.w	r0, r7, #16
 80012c2:	e9cd 2300 	strd	r2, r3, [sp]
 80012c6:	4a26      	ldr	r2, [pc, #152]	; (8001360 <_Z14DisplayRefDegsP7SSD1305fff+0xc0>)
 80012c8:	2106      	movs	r1, #6
 80012ca:	f005 ff33 	bl	8007134 <sniprintf>
	display->SetCursor(93, LINE_1_Y);
 80012ce:	2200      	movs	r2, #0
 80012d0:	215d      	movs	r1, #93	; 0x5d
 80012d2:	68f8      	ldr	r0, [r7, #12]
 80012d4:	f000 fb2c 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString(refDegStr, Font_7x10, White);
 80012d8:	4b22      	ldr	r3, [pc, #136]	; (8001364 <_Z14DisplayRefDegsP7SSD1305fff+0xc4>)
 80012da:	f107 0110 	add.w	r1, r7, #16
 80012de:	2201      	movs	r2, #1
 80012e0:	9200      	str	r2, [sp, #0]
 80012e2:	cb0c      	ldmia	r3, {r2, r3}
 80012e4:	68f8      	ldr	r0, [r7, #12]
 80012e6:	f000 faf8 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>

	snprintf(refDegStr, sizeof(refDegStr), "%05.1f", refY);
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff f94c 	bl	8000588 <__aeabi_f2d>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	f107 0010 	add.w	r0, r7, #16
 80012f8:	e9cd 2300 	strd	r2, r3, [sp]
 80012fc:	4a18      	ldr	r2, [pc, #96]	; (8001360 <_Z14DisplayRefDegsP7SSD1305fff+0xc0>)
 80012fe:	2106      	movs	r1, #6
 8001300:	f005 ff18 	bl	8007134 <sniprintf>
	display->SetCursor(93, LINE_2_Y);
 8001304:	220b      	movs	r2, #11
 8001306:	215d      	movs	r1, #93	; 0x5d
 8001308:	68f8      	ldr	r0, [r7, #12]
 800130a:	f000 fb11 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString(refDegStr, Font_7x10, White);
 800130e:	4b15      	ldr	r3, [pc, #84]	; (8001364 <_Z14DisplayRefDegsP7SSD1305fff+0xc4>)
 8001310:	f107 0110 	add.w	r1, r7, #16
 8001314:	2201      	movs	r2, #1
 8001316:	9200      	str	r2, [sp, #0]
 8001318:	cb0c      	ldmia	r3, {r2, r3}
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	f000 fadd 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>

	snprintf(refDegStr, sizeof(refDegStr), "%05.1f", refZ);
 8001320:	6838      	ldr	r0, [r7, #0]
 8001322:	f7ff f931 	bl	8000588 <__aeabi_f2d>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	f107 0010 	add.w	r0, r7, #16
 800132e:	e9cd 2300 	strd	r2, r3, [sp]
 8001332:	4a0b      	ldr	r2, [pc, #44]	; (8001360 <_Z14DisplayRefDegsP7SSD1305fff+0xc0>)
 8001334:	2106      	movs	r1, #6
 8001336:	f005 fefd 	bl	8007134 <sniprintf>
	display->SetCursor(93, LINE_3_Y);
 800133a:	2216      	movs	r2, #22
 800133c:	215d      	movs	r1, #93	; 0x5d
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f000 faf6 	bl	8001930 <_ZN7SSD13059SetCursorEhh>
	display->WriteString(refDegStr, Font_7x10, White);
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <_Z14DisplayRefDegsP7SSD1305fff+0xc4>)
 8001346:	f107 0110 	add.w	r1, r7, #16
 800134a:	2201      	movs	r2, #1
 800134c:	9200      	str	r2, [sp, #0]
 800134e:	cb0c      	ldmia	r3, {r2, r3}
 8001350:	68f8      	ldr	r0, [r7, #12]
 8001352:	f000 fac2 	bl	80018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>
}
 8001356:	bf00      	nop
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	080095f8 	.word	0x080095f8
 8001364:	20000014 	.word	0x20000014

08001368 <_Z12numpadEnablev>:
uint16_t* ptr_adc_written_buff = &adc_buff_written;
uint16_t* ptr_adc_read_buff = &adc_buff_read;


HAL_StatusTypeDef numpadEnable()
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
	return HAL_TIM_Base_Start_IT( &dmaCyclerTimer );
 800136c:	4802      	ldr	r0, [pc, #8]	; (8001378 <_Z12numpadEnablev+0x10>)
 800136e:	f004 faf1 	bl	8005954 <HAL_TIM_Base_Start_IT>
 8001372:	4603      	mov	r3, r0

}
 8001374:	4618      	mov	r0, r3
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000320 	.word	0x20000320

0800137c <HAL_TIM_PeriodElapsedCallback>:
	return HAL_TIM_Base_Stop_IT(&dmaCyclerTimer);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	if (htim == &dmaCyclerTimer)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	4a0c      	ldr	r2, [pc, #48]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d110      	bne.n	80013ae <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		uint16_t* tmp = ptr_adc_read_buff;
 800138c:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <HAL_TIM_PeriodElapsedCallback+0x40>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	60fb      	str	r3, [r7, #12]
		ptr_adc_read_buff = ptr_adc_written_buff;
 8001392:	4b0b      	ldr	r3, [pc, #44]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a09      	ldr	r2, [pc, #36]	; (80013bc <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001398:	6013      	str	r3, [r2, #0]
		ptr_adc_written_buff = tmp;
 800139a:	4a09      	ldr	r2, [pc, #36]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	6013      	str	r3, [r2, #0]

		HAL_ADC_Start_DMA(&configedADC, (uint32_t*)ptr_adc_written_buff, 1);
 80013a0:	4b07      	ldr	r3, [pc, #28]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2201      	movs	r2, #1
 80013a6:	4619      	mov	r1, r3
 80013a8:	4806      	ldr	r0, [pc, #24]	; (80013c4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80013aa:	f001 fdeb 	bl	8002f84 <HAL_ADC_Start_DMA>
	}

}
 80013ae:	bf00      	nop
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000320 	.word	0x20000320
 80013bc:	20000010 	.word	0x20000010
 80013c0:	2000000c 	.word	0x2000000c
 80013c4:	20000224 	.word	0x20000224

080013c8 <_Z14adcValue2Digitv>:

uint8_t adcValue2Digit()
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
	if(adc_buff_read > 4000)
 80013cc:	4b0d      	ldr	r3, [pc, #52]	; (8001404 <_Z14adcValue2Digitv+0x3c>)
 80013ce:	881b      	ldrh	r3, [r3, #0]
 80013d0:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80013d4:	d901      	bls.n	80013da <_Z14adcValue2Digitv+0x12>
	{
		return 3;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e00e      	b.n	80013f8 <_Z14adcValue2Digitv+0x30>
	}
	else if(adc_buff_read > 2000)
 80013da:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <_Z14adcValue2Digitv+0x3c>)
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80013e2:	d901      	bls.n	80013e8 <_Z14adcValue2Digitv+0x20>
	{
		return 2;
 80013e4:	2302      	movs	r3, #2
 80013e6:	e007      	b.n	80013f8 <_Z14adcValue2Digitv+0x30>
	}
	else if(adc_buff_read > 1000)
 80013e8:	4b06      	ldr	r3, [pc, #24]	; (8001404 <_Z14adcValue2Digitv+0x3c>)
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013f0:	d901      	bls.n	80013f6 <_Z14adcValue2Digitv+0x2e>
	{
		return 1;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e000      	b.n	80013f8 <_Z14adcValue2Digitv+0x30>
	}

	return 10; //10 is not a numbert on the numpad therefore used as default wrong value
 80013f6:	230a      	movs	r3, #10
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	20000222 	.word	0x20000222

08001408 <_ZN7SSD1305C1EP17I2C_HandleTypeDefhhh>:
 *      Author: SNA1BP
 */

#include "SSD1305.hpp"

SSD1305::SSD1305(
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	4611      	mov	r1, r2
 8001414:	461a      	mov	r2, r3
 8001416:	460b      	mov	r3, r1
 8001418:	71fb      	strb	r3, [r7, #7]
 800141a:	4613      	mov	r3, r2
 800141c:	71bb      	strb	r3, [r7, #6]
		I2C_HandleTypeDef* hi2c_p,
		uint8_t address_p,
		uint8_t width_p,
		uint8_t height_p)
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	2204      	movs	r2, #4
 8001422:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
{
	this->hi2c = hi2c_p;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	68ba      	ldr	r2, [r7, #8]
 800142a:	601a      	str	r2, [r3, #0]
	this->address = address_p;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	79fa      	ldrb	r2, [r7, #7]
 8001430:	711a      	strb	r2, [r3, #4]
	this->width = width_p;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	79ba      	ldrb	r2, [r7, #6]
 8001436:	715a      	strb	r2, [r3, #5]
	this->height = height_p;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	7e3a      	ldrb	r2, [r7, #24]
 800143c:	719a      	strb	r2, [r3, #6]
}
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4618      	mov	r0, r3
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <_ZN7SSD13054InitEv>:

bool SSD1305::Init()
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af02      	add	r7, sp, #8
 8001452:	6078      	str	r0, [r7, #4]


    int status = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]

	status += SetDisplayON_OFF(DisplayOffSleepMode);
 8001458:	21ae      	movs	r1, #174	; 0xae
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 fbb3 	bl	8001bc6 <_ZN7SSD130516SetDisplayON_OFFE11DisplayMode>
 8001460:	4603      	mov	r3, r0
 8001462:	461a      	mov	r2, r3
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	4413      	add	r3, r2
 8001468:	60fb      	str	r3, [r7, #12]
	status += SetMultiplexRatio(height-1);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	799b      	ldrb	r3, [r3, #6]
 800146e:	3b01      	subs	r3, #1
 8001470:	b2db      	uxtb	r3, r3
 8001472:	4619      	mov	r1, r3
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f000 fb8c 	bl	8001b92 <_ZN7SSD130517SetMultiplexRatioEh>
 800147a:	4603      	mov	r3, r0
 800147c:	461a      	mov	r2, r3
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	4413      	add	r3, r2
 8001482:	60fb      	str	r3, [r7, #12]
	status += SetDisplayOffset(0);
 8001484:	2100      	movs	r1, #0
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 fbc1 	bl	8001c0e <_ZN7SSD130516SetDisplayOffsetEh>
 800148c:	4603      	mov	r3, r0
 800148e:	461a      	mov	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4413      	add	r3, r2
 8001494:	60fb      	str	r3, [r7, #12]
	status += SetDisplayStartLine(0);
 8001496:	2100      	movs	r1, #0
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f000 fada 	bl	8001a52 <_ZN7SSD130519SetDisplayStartLineEh>
 800149e:	4603      	mov	r3, r0
 80014a0:	461a      	mov	r2, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	4413      	add	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]
	status += SetColorAndPowerMode(monochromeMode, normalPowerMode);
 80014a8:	2200      	movs	r2, #0
 80014aa:	2100      	movs	r1, #0
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f000 fbc8 	bl	8001c42 <_ZN7SSD130520SetColorAndPowerModeE9ColorMode9PowerMode>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461a      	mov	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4413      	add	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]
	status += SetMemoryAddressingMode(horizontal);
 80014bc:	2100      	movs	r1, #0
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f000 fa6a 	bl	8001998 <_ZN7SSD130523SetMemoryAddressingModeE20MemoryAddressingMode>
 80014c4:	4603      	mov	r3, r0
 80014c6:	461a      	mov	r2, r3
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	4413      	add	r3, r2
 80014cc:	60fb      	str	r3, [r7, #12]
	status += SetSegmentReMap(columnAddress131toSEG0);
 80014ce:	2101      	movs	r1, #1
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f000 fb25 	bl	8001b20 <_ZN7SSD130515SetSegmentReMapE12SegmentRemap>
 80014d6:	4603      	mov	r3, r0
 80014d8:	461a      	mov	r2, r3
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4413      	add	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]
	status += SetLUT(0x3F, 0x3F, 0x3F, 0x3F);
 80014e0:	233f      	movs	r3, #63	; 0x3f
 80014e2:	9300      	str	r3, [sp, #0]
 80014e4:	233f      	movs	r3, #63	; 0x3f
 80014e6:	223f      	movs	r2, #63	; 0x3f
 80014e8:	213f      	movs	r1, #63	; 0x3f
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f000 facb 	bl	8001a86 <_ZN7SSD13056SetLUTEhhhh>
 80014f0:	4603      	mov	r3, r0
 80014f2:	461a      	mov	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4413      	add	r3, r2
 80014f8:	60fb      	str	r3, [r7, #12]
	status += SetPrechargePeriod(13, 2);
 80014fa:	2202      	movs	r2, #2
 80014fc:	210d      	movs	r1, #13
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f000 fbbd 	bl	8001c7e <_ZN7SSD130518SetPrechargePeriodEhh>
 8001504:	4603      	mov	r3, r0
 8001506:	461a      	mov	r2, r3
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	4413      	add	r3, r2
 800150c:	60fb      	str	r3, [r7, #12]
	status += SetDisplayOffset(0);
 800150e:	2100      	movs	r1, #0
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f000 fb7c 	bl	8001c0e <_ZN7SSD130516SetDisplayOffsetEh>
 8001516:	4603      	mov	r3, r0
 8001518:	461a      	mov	r2, r3
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	4413      	add	r3, r2
 800151e:	60fb      	str	r3, [r7, #12]
	status += SetComOutputScanDirection(remappedMode);
 8001520:	21c8      	movs	r1, #200	; 0xc8
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f000 fb61 	bl	8001bea <_ZN7SSD130525SetComOutputScanDirectionE22ComOutputScanDirection>
 8001528:	4603      	mov	r3, r0
 800152a:	461a      	mov	r2, r3
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4413      	add	r3, r2
 8001530:	60fb      	str	r3, [r7, #12]
	status += SetNormalInverse(normal);
 8001532:	21a6      	movs	r1, #166	; 0xa6
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f000 fb1a 	bl	8001b6e <_ZN7SSD130516SetNormalInverseE18DisplayInverseMode>
 800153a:	4603      	mov	r3, r0
 800153c:	461a      	mov	r2, r3
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4413      	add	r3, r2
 8001542:	60fb      	str	r3, [r7, #12]

    status += SetColumnAddress(v_offset, (width - 1) + v_offset);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f893 1211 	ldrb.w	r1, [r3, #529]	; 0x211
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	795a      	ldrb	r2, [r3, #5]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f893 3211 	ldrb.w	r3, [r3, #529]	; 0x211
 8001554:	4413      	add	r3, r2
 8001556:	b2db      	uxtb	r3, r3
 8001558:	3b01      	subs	r3, #1
 800155a:	b2db      	uxtb	r3, r3
 800155c:	461a      	mov	r2, r3
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 fa2f 	bl	80019c2 <_ZN7SSD130516SetColumnAddressEhh>
 8001564:	4603      	mov	r3, r0
 8001566:	461a      	mov	r2, r3
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4413      	add	r3, r2
 800156c:	60fb      	str	r3, [r7, #12]
	status += SetPageAddress(0, 3);
 800156e:	2203      	movs	r2, #3
 8001570:	2100      	movs	r1, #0
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f000 fa49 	bl	8001a0a <_ZN7SSD130514SetPageAddressEhh>
 8001578:	4603      	mov	r3, r0
 800157a:	461a      	mov	r2, r3
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4413      	add	r3, r2
 8001580:	60fb      	str	r3, [r7, #12]

	status += Fill(Black);
 8001582:	2100      	movs	r1, #0
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f000 f85f 	bl	8001648 <_ZN7SSD13054FillE13SSD1305_COLOR>
 800158a:	4603      	mov	r3, r0
 800158c:	461a      	mov	r2, r3
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	4413      	add	r3, r2
 8001592:	60fb      	str	r3, [r7, #12]

    status += SetDisplayON_OFF(DisplayOnNormalMode);
 8001594:	21af      	movs	r1, #175	; 0xaf
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f000 fb15 	bl	8001bc6 <_ZN7SSD130516SetDisplayON_OFFE11DisplayMode>
 800159c:	4603      	mov	r3, r0
 800159e:	461a      	mov	r2, r3
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	4413      	add	r3, r2
 80015a4:	60fb      	str	r3, [r7, #12]
    status += EntireDisplayON(ResumeToRAMContent);
 80015a6:	21a4      	movs	r1, #164	; 0xa4
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f000 face 	bl	8001b4a <_ZN7SSD130515EntireDisplayONE13DisplayONMode>
 80015ae:	4603      	mov	r3, r0
 80015b0:	461a      	mov	r2, r3
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	4413      	add	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <_ZN7SSD13054InitEv+0x176>
        return false;
 80015be:	2300      	movs	r3, #0
 80015c0:	e000      	b.n	80015c4 <_ZN7SSD13054InitEv+0x178>
    }

    return true;
 80015c2:	2301      	movs	r3, #1
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <_ZN7SSD13059GetHeightEv>:

uint8_t SSD1305::GetHeight(){return height;}
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	799b      	ldrb	r3, [r3, #6]
 80015d8:	4618      	mov	r0, r3
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <_ZN7SSD130519WriteBitmapToScreenEv>:
uint8_t SSD1305::GetWidth(){return width;}

HAL_StatusTypeDef SSD1305::WriteBitmapToScreen()
{
 80015e4:	b5b0      	push	{r4, r5, r7, lr}
 80015e6:	b088      	sub	sp, #32
 80015e8:	af04      	add	r7, sp, #16
 80015ea:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;

	size_t size = sizeof(bitmapBuffer);
 80015ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015f0:	60fb      	str	r3, [r7, #12]

    status =  SetMemoryAddressingMode(horizontal);
 80015f2:	2100      	movs	r1, #0
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f000 f9cf 	bl	8001998 <_ZN7SSD130523SetMemoryAddressingModeE20MemoryAddressingMode>
 80015fa:	4603      	mov	r3, r0
 80015fc:	72fb      	strb	r3, [r7, #11]

    if (status != HAL_OK)
 80015fe:	7afb      	ldrb	r3, [r7, #11]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <_ZN7SSD130519WriteBitmapToScreenEv+0x24>
    {
    	return status;
 8001604:	7afb      	ldrb	r3, [r7, #11]
 8001606:	e01b      	b.n	8001640 <_ZN7SSD130519WriteBitmapToScreenEv+0x5c>
    }
    else
    {
		return HAL_I2C_Mem_Write(hi2c, address<<1, DATA_ADDRESS, 1, bitmapBuffer, size, size*10);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681c      	ldr	r4, [r3, #0]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	791b      	ldrb	r3, [r3, #4]
 8001610:	b29b      	uxth	r3, r3
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	b29d      	uxth	r5, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f103 0111 	add.w	r1, r3, #17
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	b298      	uxth	r0, r3
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	4613      	mov	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4413      	add	r3, r2
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	9302      	str	r3, [sp, #8]
 800162c:	9001      	str	r0, [sp, #4]
 800162e:	9100      	str	r1, [sp, #0]
 8001630:	2301      	movs	r3, #1
 8001632:	2240      	movs	r2, #64	; 0x40
 8001634:	4629      	mov	r1, r5
 8001636:	4620      	mov	r0, r4
 8001638:	f003 f83c 	bl	80046b4 <HAL_I2C_Mem_Write>
 800163c:	4603      	mov	r3, r0
 800163e:	bf00      	nop
    }
}
 8001640:	4618      	mov	r0, r3
 8001642:	3710      	adds	r7, #16
 8001644:	46bd      	mov	sp, r7
 8001646:	bdb0      	pop	{r4, r5, r7, pc}

08001648 <_ZN7SSD13054FillE13SSD1305_COLOR>:
		bitmapBuffer[i] = data;
	}
}

HAL_StatusTypeDef SSD1305::Fill(SSD1305_COLOR color_p)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af04      	add	r7, sp, #16
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	460b      	mov	r3, r1
 8001652:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef status;
	status = EnterReadModifyWrite();
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f000 fb3a 	bl	8001cce <_ZN7SSD130520EnterReadModifyWriteEv>
 800165a:	4603      	mov	r3, r0
 800165c:	72fb      	strb	r3, [r7, #11]

    if (status != HAL_OK)
 800165e:	7afb      	ldrb	r3, [r7, #11]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <_ZN7SSD13054FillE13SSD1305_COLOR+0x20>
    {
    	return status;
 8001664:	7afb      	ldrb	r3, [r7, #11]
 8001666:	e046      	b.n	80016f6 <_ZN7SSD13054FillE13SSD1305_COLOR+0xae>
    }
    else
    {
		uint8_t data = (color_p == Black) ? 0x00 : 0xFF;
 8001668:	78fb      	ldrb	r3, [r7, #3]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <_ZN7SSD13054FillE13SSD1305_COLOR+0x2a>
 800166e:	2300      	movs	r3, #0
 8001670:	e000      	b.n	8001674 <_ZN7SSD13054FillE13SSD1305_COLOR+0x2c>
 8001672:	23ff      	movs	r3, #255	; 0xff
 8001674:	72bb      	strb	r3, [r7, #10]

		for(int i = 0; i<(width * height) / 8; i++)
 8001676:	2300      	movs	r3, #0
 8001678:	60fb      	str	r3, [r7, #12]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	795b      	ldrb	r3, [r3, #5]
 800167e:	461a      	mov	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	799b      	ldrb	r3, [r3, #6]
 8001684:	fb02 f303 	mul.w	r3, r2, r3
 8001688:	2b00      	cmp	r3, #0
 800168a:	da00      	bge.n	800168e <_ZN7SSD13054FillE13SSD1305_COLOR+0x46>
 800168c:	3307      	adds	r3, #7
 800168e:	10db      	asrs	r3, r3, #3
 8001690:	461a      	mov	r2, r3
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	4293      	cmp	r3, r2
 8001696:	da23      	bge.n	80016e0 <_ZN7SSD13054FillE13SSD1305_COLOR+0x98>
		{
			bitmapBuffer[i] = data;
 8001698:	7ab9      	ldrb	r1, [r7, #10]
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4413      	add	r3, r2
 80016a0:	3311      	adds	r3, #17
 80016a2:	460a      	mov	r2, r1
 80016a4:	701a      	strb	r2, [r3, #0]
			status = HAL_I2C_Mem_Write(hi2c, address<<1, DATA_ADDRESS, 1, &data, 1, 10);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6818      	ldr	r0, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	791b      	ldrb	r3, [r3, #4]
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	b299      	uxth	r1, r3
 80016b4:	230a      	movs	r3, #10
 80016b6:	9302      	str	r3, [sp, #8]
 80016b8:	2301      	movs	r3, #1
 80016ba:	9301      	str	r3, [sp, #4]
 80016bc:	f107 030a 	add.w	r3, r7, #10
 80016c0:	9300      	str	r3, [sp, #0]
 80016c2:	2301      	movs	r3, #1
 80016c4:	2240      	movs	r2, #64	; 0x40
 80016c6:	f002 fff5 	bl	80046b4 <HAL_I2C_Mem_Write>
 80016ca:	4603      	mov	r3, r0
 80016cc:	72fb      	strb	r3, [r7, #11]
		    if (status != HAL_OK)
 80016ce:	7afb      	ldrb	r3, [r7, #11]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <_ZN7SSD13054FillE13SSD1305_COLOR+0x90>
		    {
		    	return status;
 80016d4:	7afb      	ldrb	r3, [r7, #11]
 80016d6:	e00e      	b.n	80016f6 <_ZN7SSD13054FillE13SSD1305_COLOR+0xae>
		for(int i = 0; i<(width * height) / 8; i++)
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	3301      	adds	r3, #1
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	e7cc      	b.n	800167a <_ZN7SSD13054FillE13SSD1305_COLOR+0x32>
		    }
		}
    }

	status = ExitReadModifyWrite();
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f000 fb04 	bl	8001cee <_ZN7SSD130519ExitReadModifyWriteEv>
 80016e6:	4603      	mov	r3, r0
 80016e8:	72fb      	strb	r3, [r7, #11]

    if (status != HAL_OK)
 80016ea:	7afb      	ldrb	r3, [r7, #11]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <_ZN7SSD13054FillE13SSD1305_COLOR+0xac>
    {
    	return status;
 80016f0:	7afb      	ldrb	r3, [r7, #11]
 80016f2:	e000      	b.n	80016f6 <_ZN7SSD13054FillE13SSD1305_COLOR+0xae>
    }
	return status;
 80016f4:	7afb      	ldrb	r3, [r7, #11]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <_ZN7SSD13059DrawPixelEhh13SSD1305_COLOR>:

//this method is based on the method void ssd1306_DrawPixel
bool SSD1305::DrawPixel(uint8_t x, uint8_t y, SSD1305_COLOR color_p)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
 8001706:	4608      	mov	r0, r1
 8001708:	4611      	mov	r1, r2
 800170a:	461a      	mov	r2, r3
 800170c:	4603      	mov	r3, r0
 800170e:	70fb      	strb	r3, [r7, #3]
 8001710:	460b      	mov	r3, r1
 8001712:	70bb      	strb	r3, [r7, #2]
 8001714:	4613      	mov	r3, r2
 8001716:	707b      	strb	r3, [r7, #1]
	if (x >= width || y >= height)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	795b      	ldrb	r3, [r3, #5]
 800171c:	78fa      	ldrb	r2, [r7, #3]
 800171e:	429a      	cmp	r2, r3
 8001720:	d204      	bcs.n	800172c <_ZN7SSD13059DrawPixelEhh13SSD1305_COLOR+0x2e>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	799b      	ldrb	r3, [r3, #6]
 8001726:	78ba      	ldrb	r2, [r7, #2]
 8001728:	429a      	cmp	r2, r3
 800172a:	d301      	bcc.n	8001730 <_ZN7SSD13059DrawPixelEhh13SSD1305_COLOR+0x32>
	{
		// Don't write outside the buffer
		return 0;
 800172c:	2300      	movs	r3, #0
 800172e:	e04a      	b.n	80017c6 <_ZN7SSD13059DrawPixelEhh13SSD1305_COLOR+0xc8>
	}

	// Draw in the correct color
	if (color_p == White)
 8001730:	787b      	ldrb	r3, [r7, #1]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d122      	bne.n	800177c <_ZN7SSD13059DrawPixelEhh13SSD1305_COLOR+0x7e>
	{
		bitmapBuffer[x + (y / 8) * width] |= 1 << (y % 8);
 8001736:	78fa      	ldrb	r2, [r7, #3]
 8001738:	78bb      	ldrb	r3, [r7, #2]
 800173a:	08db      	lsrs	r3, r3, #3
 800173c:	b2d8      	uxtb	r0, r3
 800173e:	4601      	mov	r1, r0
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	795b      	ldrb	r3, [r3, #5]
 8001744:	fb01 f303 	mul.w	r3, r1, r3
 8001748:	4413      	add	r3, r2
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	7c5b      	ldrb	r3, [r3, #17]
 8001750:	b25a      	sxtb	r2, r3
 8001752:	78bb      	ldrb	r3, [r7, #2]
 8001754:	f003 0307 	and.w	r3, r3, #7
 8001758:	2101      	movs	r1, #1
 800175a:	fa01 f303 	lsl.w	r3, r1, r3
 800175e:	b25b      	sxtb	r3, r3
 8001760:	4313      	orrs	r3, r2
 8001762:	b259      	sxtb	r1, r3
 8001764:	78fa      	ldrb	r2, [r7, #3]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	795b      	ldrb	r3, [r3, #5]
 800176a:	fb00 f303 	mul.w	r3, r0, r3
 800176e:	4413      	add	r3, r2
 8001770:	b2c9      	uxtb	r1, r1
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	460a      	mov	r2, r1
 8001778:	745a      	strb	r2, [r3, #17]
 800177a:	e023      	b.n	80017c4 <_ZN7SSD13059DrawPixelEhh13SSD1305_COLOR+0xc6>
	}
	else
	{
		bitmapBuffer[x + (y / 8) * width] &= ~(1 << (y % 8));
 800177c:	78fa      	ldrb	r2, [r7, #3]
 800177e:	78bb      	ldrb	r3, [r7, #2]
 8001780:	08db      	lsrs	r3, r3, #3
 8001782:	b2d8      	uxtb	r0, r3
 8001784:	4601      	mov	r1, r0
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	795b      	ldrb	r3, [r3, #5]
 800178a:	fb01 f303 	mul.w	r3, r1, r3
 800178e:	4413      	add	r3, r2
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	4413      	add	r3, r2
 8001794:	7c5b      	ldrb	r3, [r3, #17]
 8001796:	b25a      	sxtb	r2, r3
 8001798:	78bb      	ldrb	r3, [r7, #2]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	2101      	movs	r1, #1
 80017a0:	fa01 f303 	lsl.w	r3, r1, r3
 80017a4:	b25b      	sxtb	r3, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	4013      	ands	r3, r2
 80017ac:	b259      	sxtb	r1, r3
 80017ae:	78fa      	ldrb	r2, [r7, #3]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	795b      	ldrb	r3, [r3, #5]
 80017b4:	fb00 f303 	mul.w	r3, r0, r3
 80017b8:	4413      	add	r3, r2
 80017ba:	b2c9      	uxtb	r1, r1
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	4413      	add	r3, r2
 80017c0:	460a      	mov	r2, r1
 80017c2:	745a      	strb	r2, [r3, #17]
	}

	return 1;
 80017c4:	2301      	movs	r3, #1
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR>:

//this method is based on the method ssd1306_WriteChar
char SSD1305::WriteChar(char ch, FontDef Font, SSD1305_COLOR color)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b088      	sub	sp, #32
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	60f8      	str	r0, [r7, #12]
 80017da:	4608      	mov	r0, r1
 80017dc:	4639      	mov	r1, r7
 80017de:	e881 000c 	stmia.w	r1, {r2, r3}
 80017e2:	4603      	mov	r3, r0
 80017e4:	72fb      	strb	r3, [r7, #11]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (width < (currentX + Font.FontWidth) ||
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	795b      	ldrb	r3, [r3, #5]
 80017ea:	461a      	mov	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	891b      	ldrh	r3, [r3, #8]
 80017f0:	4619      	mov	r1, r3
 80017f2:	783b      	ldrb	r3, [r7, #0]
 80017f4:	440b      	add	r3, r1
 80017f6:	429a      	cmp	r2, r3
 80017f8:	db09      	blt.n	800180e <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR+0x3c>
        height < (currentY + Font.FontHeight))
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	799b      	ldrb	r3, [r3, #6]
 80017fe:	461a      	mov	r2, r3
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	895b      	ldrh	r3, [r3, #10]
 8001804:	4619      	mov	r1, r3
 8001806:	787b      	ldrb	r3, [r7, #1]
 8001808:	440b      	add	r3, r1
    if (width < (currentX + Font.FontWidth) ||
 800180a:	429a      	cmp	r2, r3
 800180c:	da01      	bge.n	8001812 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR+0x40>
    {
        // Not enough space on current line
        return 0;
 800180e:	2300      	movs	r3, #0
 8001810:	e05f      	b.n	80018d2 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR+0x100>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 8001812:	2300      	movs	r3, #0
 8001814:	61fb      	str	r3, [r7, #28]
 8001816:	787b      	ldrb	r3, [r7, #1]
 8001818:	461a      	mov	r2, r3
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	4293      	cmp	r3, r2
 800181e:	d24f      	bcs.n	80018c0 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR+0xee>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	7afb      	ldrb	r3, [r7, #11]
 8001824:	3b20      	subs	r3, #32
 8001826:	7879      	ldrb	r1, [r7, #1]
 8001828:	fb01 f303 	mul.w	r3, r1, r3
 800182c:	4619      	mov	r1, r3
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	440b      	add	r3, r1
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	4413      	add	r3, r2
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 800183a:	2300      	movs	r3, #0
 800183c:	61bb      	str	r3, [r7, #24]
 800183e:	783b      	ldrb	r3, [r7, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	4293      	cmp	r3, r2
 8001846:	d237      	bcs.n	80018b8 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR+0xe6>
        {
            if ((b << j) & 0x8000)
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d013      	beq.n	8001880 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR+0xae>
            {
            	DrawPixel(currentX + j, (currentY + i), color);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	891b      	ldrh	r3, [r3, #8]
 800185c:	b2da      	uxtb	r2, r3
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	b2db      	uxtb	r3, r3
 8001862:	4413      	add	r3, r2
 8001864:	b2d9      	uxtb	r1, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	895b      	ldrh	r3, [r3, #10]
 800186a:	b2da      	uxtb	r2, r3
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	b2db      	uxtb	r3, r3
 8001870:	4413      	add	r3, r2
 8001872:	b2da      	uxtb	r2, r3
 8001874:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001878:	68f8      	ldr	r0, [r7, #12]
 800187a:	f7ff ff40 	bl	80016fe <_ZN7SSD13059DrawPixelEhh13SSD1305_COLOR>
 800187e:	e017      	b.n	80018b0 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR+0xde>
            }
            else
            {
            	DrawPixel(currentX + j, (currentY + i), (SSD1305_COLOR)!color);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	891b      	ldrh	r3, [r3, #8]
 8001884:	b2da      	uxtb	r2, r3
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	b2db      	uxtb	r3, r3
 800188a:	4413      	add	r3, r2
 800188c:	b2d9      	uxtb	r1, r3
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	895b      	ldrh	r3, [r3, #10]
 8001892:	b2da      	uxtb	r2, r3
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	b2db      	uxtb	r3, r3
 8001898:	4413      	add	r3, r2
 800189a:	b2da      	uxtb	r2, r3
 800189c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	bf0c      	ite	eq
 80018a4:	2301      	moveq	r3, #1
 80018a6:	2300      	movne	r3, #0
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	f7ff ff27 	bl	80016fe <_ZN7SSD13059DrawPixelEhh13SSD1305_COLOR>
        for (j = 0; j < Font.FontWidth; j++)
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	3301      	adds	r3, #1
 80018b4:	61bb      	str	r3, [r7, #24]
 80018b6:	e7c2      	b.n	800183e <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR+0x6c>
    for (i = 0; i < Font.FontHeight; i++)
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	3301      	adds	r3, #1
 80018bc:	61fb      	str	r3, [r7, #28]
 80018be:	e7aa      	b.n	8001816 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR+0x44>
            }
        }
    }

    // The current space is now taken
    currentX += Font.FontWidth;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	891a      	ldrh	r2, [r3, #8]
 80018c4:	783b      	ldrb	r3, [r7, #0]
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	4413      	add	r3, r2
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	811a      	strh	r2, [r3, #8]

    // Return written char for validation
    return ch;
 80018d0:	7afb      	ldrb	r3, [r7, #11]
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3720      	adds	r7, #32
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR>:

//this method is based on the method ssd1306_WriteString
bool SSD1305::WriteString(const char* str, FontDef Font, SSD1305_COLOR color)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b086      	sub	sp, #24
 80018de:	af02      	add	r7, sp, #8
 80018e0:	60f8      	str	r0, [r7, #12]
 80018e2:	60b9      	str	r1, [r7, #8]
 80018e4:	4639      	mov	r1, r7
 80018e6:	e881 000c 	stmia.w	r1, {r2, r3}
    // Write until null-byte
    while (*str)
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d019      	beq.n	8001926 <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR+0x4c>
    {
        if (WriteChar(*str, Font, color) != *str)
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	7819      	ldrb	r1, [r3, #0]
 80018f6:	7e3b      	ldrb	r3, [r7, #24]
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	463b      	mov	r3, r7
 80018fc:	cb0c      	ldmia	r3, {r2, r3}
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f7ff ff67 	bl	80017d2 <_ZN7SSD13059WriteCharEc7FontDef13SSD1305_COLOR>
 8001904:	4603      	mov	r3, r0
 8001906:	461a      	mov	r2, r3
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	429a      	cmp	r2, r3
 800190e:	bf14      	ite	ne
 8001910:	2301      	movne	r3, #1
 8001912:	2300      	moveq	r3, #0
 8001914:	b2db      	uxtb	r3, r3
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR+0x44>
        {
            // Char could not be written
            return 0;
 800191a:	2300      	movs	r3, #0
 800191c:	e004      	b.n	8001928 <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR+0x4e>
        }

        // Next char
        str++;
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	3301      	adds	r3, #1
 8001922:	60bb      	str	r3, [r7, #8]
    while (*str)
 8001924:	e7e1      	b.n	80018ea <_ZN7SSD130511WriteStringEPKc7FontDef13SSD1305_COLOR+0x10>
    }

    // Everything ok
    return 1;
 8001926:	2301      	movs	r3, #1
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <_ZN7SSD13059SetCursorEhh>:

void SSD1305::SetCursor(uint8_t x, uint8_t y)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	460b      	mov	r3, r1
 800193a:	70fb      	strb	r3, [r7, #3]
 800193c:	4613      	mov	r3, r2
 800193e:	70bb      	strb	r3, [r7, #2]
	currentX = x;
 8001940:	78fb      	ldrb	r3, [r7, #3]
 8001942:	b29a      	uxth	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	811a      	strh	r2, [r3, #8]
	currentY = y;
 8001948:	78bb      	ldrb	r3, [r7, #2]
 800194a:	b29a      	uxth	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	815a      	strh	r2, [r3, #10]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <_ZN7SSD130511SendCommandEh>:
////REALISE THE METHODS OF THE IC////
/////////////////////////////////////


HAL_StatusTypeDef SSD1305::SendCommand(uint8_t commandSize)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b087      	sub	sp, #28
 8001960:	af04      	add	r7, sp, #16
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	70fb      	strb	r3, [r7, #3]
	return HAL_I2C_Mem_Write(hi2c, address<<1, COMMAND_ADDRESS, 1, commandBuffer, commandSize, 10);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6818      	ldr	r0, [r3, #0]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	791b      	ldrb	r3, [r3, #4]
 8001970:	b29b      	uxth	r3, r3
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	b299      	uxth	r1, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	330c      	adds	r3, #12
 800197a:	78fa      	ldrb	r2, [r7, #3]
 800197c:	b292      	uxth	r2, r2
 800197e:	240a      	movs	r4, #10
 8001980:	9402      	str	r4, [sp, #8]
 8001982:	9201      	str	r2, [sp, #4]
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	2301      	movs	r3, #1
 8001988:	2200      	movs	r2, #0
 800198a:	f002 fe93 	bl	80046b4 <HAL_I2C_Mem_Write>
 800198e:	4603      	mov	r3, r0
}
 8001990:	4618      	mov	r0, r3
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	bd90      	pop	{r4, r7, pc}

08001998 <_ZN7SSD130523SetMemoryAddressingModeE20MemoryAddressingMode>:
	commandBuffer[0] = SSD1305_SET_HIGHER_COLUMN | startAddress_p;
	return SendCommand(1);
}

HAL_StatusTypeDef SSD1305::SetMemoryAddressingMode(MemoryAddressingMode mode_p)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	70fb      	strb	r3, [r7, #3]
	commandBuffer[0] = SSD1305_MEMORY_ADDR_MODE;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2220      	movs	r2, #32
 80019a8:	731a      	strb	r2, [r3, #12]
	commandBuffer[1] = mode_p;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	78fa      	ldrb	r2, [r7, #3]
 80019ae:	735a      	strb	r2, [r3, #13]

	return SendCommand(2);
 80019b0:	2102      	movs	r1, #2
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ffd2 	bl	800195c <_ZN7SSD130511SendCommandEh>
 80019b8:	4603      	mov	r3, r0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <_ZN7SSD130516SetColumnAddressEhh>:

HAL_StatusTypeDef SSD1305::SetColumnAddress(uint8_t startAddres_p, uint8_t endAddres_p)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
 80019ca:	460b      	mov	r3, r1
 80019cc:	70fb      	strb	r3, [r7, #3]
 80019ce:	4613      	mov	r3, r2
 80019d0:	70bb      	strb	r3, [r7, #2]
	if(startAddres_p > 131)
 80019d2:	78fb      	ldrb	r3, [r7, #3]
 80019d4:	2b83      	cmp	r3, #131	; 0x83
 80019d6:	d901      	bls.n	80019dc <_ZN7SSD130516SetColumnAddressEhh+0x1a>
	{
		startAddres_p = 130;
 80019d8:	2382      	movs	r3, #130	; 0x82
 80019da:	70fb      	strb	r3, [r7, #3]
	}
	if(endAddres_p > 131)
 80019dc:	78bb      	ldrb	r3, [r7, #2]
 80019de:	2b83      	cmp	r3, #131	; 0x83
 80019e0:	d901      	bls.n	80019e6 <_ZN7SSD130516SetColumnAddressEhh+0x24>
	{
		endAddres_p =  131;
 80019e2:	2383      	movs	r3, #131	; 0x83
 80019e4:	70bb      	strb	r3, [r7, #2]
	}

	commandBuffer[0] = SSD1305_SET_COLUMN_ADDR;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2221      	movs	r2, #33	; 0x21
 80019ea:	731a      	strb	r2, [r3, #12]
	commandBuffer[1] = startAddres_p;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	78fa      	ldrb	r2, [r7, #3]
 80019f0:	735a      	strb	r2, [r3, #13]
	commandBuffer[2] = endAddres_p;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	78ba      	ldrb	r2, [r7, #2]
 80019f6:	739a      	strb	r2, [r3, #14]

	return SendCommand(3);
 80019f8:	2103      	movs	r1, #3
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f7ff ffae 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001a00:	4603      	mov	r3, r0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <_ZN7SSD130514SetPageAddressEhh>:

HAL_StatusTypeDef SSD1305::SetPageAddress(uint8_t startAddres_p, uint8_t endAddres_p)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b082      	sub	sp, #8
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	460b      	mov	r3, r1
 8001a14:	70fb      	strb	r3, [r7, #3]
 8001a16:	4613      	mov	r3, r2
 8001a18:	70bb      	strb	r3, [r7, #2]
	if(startAddres_p > 7)
 8001a1a:	78fb      	ldrb	r3, [r7, #3]
 8001a1c:	2b07      	cmp	r3, #7
 8001a1e:	d901      	bls.n	8001a24 <_ZN7SSD130514SetPageAddressEhh+0x1a>
	{
		startAddres_p = 7;
 8001a20:	2307      	movs	r3, #7
 8001a22:	70fb      	strb	r3, [r7, #3]
	}
	if(endAddres_p > 7)
 8001a24:	78bb      	ldrb	r3, [r7, #2]
 8001a26:	2b07      	cmp	r3, #7
 8001a28:	d901      	bls.n	8001a2e <_ZN7SSD130514SetPageAddressEhh+0x24>
	{
		endAddres_p =  7;
 8001a2a:	2307      	movs	r3, #7
 8001a2c:	70bb      	strb	r3, [r7, #2]
	}

	commandBuffer[0] = SSD1305_SET_PAGE_ADDR;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2222      	movs	r2, #34	; 0x22
 8001a32:	731a      	strb	r2, [r3, #12]
	commandBuffer[1] = startAddres_p;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	78fa      	ldrb	r2, [r7, #3]
 8001a38:	735a      	strb	r2, [r3, #13]
	commandBuffer[2] = endAddres_p;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	78ba      	ldrb	r2, [r7, #2]
 8001a3e:	739a      	strb	r2, [r3, #14]

	return SendCommand(3);
 8001a40:	2103      	movs	r1, #3
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff ff8a 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001a48:	4603      	mov	r3, r0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <_ZN7SSD130519SetDisplayStartLineEh>:

HAL_StatusTypeDef SSD1305::SetDisplayStartLine(uint8_t line_p)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	70fb      	strb	r3, [r7, #3]
	if(line_p > 63)
 8001a5e:	78fb      	ldrb	r3, [r7, #3]
 8001a60:	2b3f      	cmp	r3, #63	; 0x3f
 8001a62:	d901      	bls.n	8001a68 <_ZN7SSD130519SetDisplayStartLineEh+0x16>
	{
		line_p = 63;
 8001a64:	233f      	movs	r3, #63	; 0x3f
 8001a66:	70fb      	strb	r3, [r7, #3]
	}

	commandBuffer[0] = SSD1305_SET_START_LINE | line_p;
 8001a68:	78fb      	ldrb	r3, [r7, #3]
 8001a6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a6e:	b2da      	uxtb	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	731a      	strb	r2, [r3, #12]

	return SendCommand(1);
 8001a74:	2101      	movs	r1, #1
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f7ff ff70 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001a7c:	4603      	mov	r3, r0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <_ZN7SSD13056SetLUTEhhhh>:

	return SendCommand(2);
}

HAL_StatusTypeDef SSD1305::SetLUT(uint8_t LUT_BANK0_p, uint8_t LUT_ColorA_p, uint8_t LUT_ColorB_p, uint8_t LUT_ColorC_p)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	4608      	mov	r0, r1
 8001a90:	4611      	mov	r1, r2
 8001a92:	461a      	mov	r2, r3
 8001a94:	4603      	mov	r3, r0
 8001a96:	70fb      	strb	r3, [r7, #3]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	70bb      	strb	r3, [r7, #2]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	707b      	strb	r3, [r7, #1]
	if(LUT_BANK0_p < 32){
 8001aa0:	78fb      	ldrb	r3, [r7, #3]
 8001aa2:	2b1f      	cmp	r3, #31
 8001aa4:	d801      	bhi.n	8001aaa <_ZN7SSD13056SetLUTEhhhh+0x24>
		LUT_BANK0_p = 32;
 8001aa6:	2320      	movs	r3, #32
 8001aa8:	70fb      	strb	r3, [r7, #3]
	}
	if(LUT_BANK0_p > 63){
 8001aaa:	78fb      	ldrb	r3, [r7, #3]
 8001aac:	2b3f      	cmp	r3, #63	; 0x3f
 8001aae:	d901      	bls.n	8001ab4 <_ZN7SSD13056SetLUTEhhhh+0x2e>
		LUT_BANK0_p = 63;
 8001ab0:	233f      	movs	r3, #63	; 0x3f
 8001ab2:	70fb      	strb	r3, [r7, #3]
	}
	//--//
	if(LUT_ColorA_p < 32){
 8001ab4:	78bb      	ldrb	r3, [r7, #2]
 8001ab6:	2b1f      	cmp	r3, #31
 8001ab8:	d801      	bhi.n	8001abe <_ZN7SSD13056SetLUTEhhhh+0x38>
		LUT_ColorA_p = 32;
 8001aba:	2320      	movs	r3, #32
 8001abc:	70bb      	strb	r3, [r7, #2]
	}
	if(LUT_ColorA_p > 63){
 8001abe:	78bb      	ldrb	r3, [r7, #2]
 8001ac0:	2b3f      	cmp	r3, #63	; 0x3f
 8001ac2:	d901      	bls.n	8001ac8 <_ZN7SSD13056SetLUTEhhhh+0x42>
		LUT_ColorA_p = 63;
 8001ac4:	233f      	movs	r3, #63	; 0x3f
 8001ac6:	70bb      	strb	r3, [r7, #2]
	}
	//--//
	if(LUT_ColorB_p < 32){
 8001ac8:	787b      	ldrb	r3, [r7, #1]
 8001aca:	2b1f      	cmp	r3, #31
 8001acc:	d801      	bhi.n	8001ad2 <_ZN7SSD13056SetLUTEhhhh+0x4c>
		LUT_ColorB_p = 32;
 8001ace:	2320      	movs	r3, #32
 8001ad0:	707b      	strb	r3, [r7, #1]
	}
	if(LUT_ColorB_p > 63){
 8001ad2:	787b      	ldrb	r3, [r7, #1]
 8001ad4:	2b3f      	cmp	r3, #63	; 0x3f
 8001ad6:	d901      	bls.n	8001adc <_ZN7SSD13056SetLUTEhhhh+0x56>
		LUT_ColorB_p = 63;
 8001ad8:	233f      	movs	r3, #63	; 0x3f
 8001ada:	707b      	strb	r3, [r7, #1]
	}
	//--//
	if(LUT_ColorC_p < 32){
 8001adc:	7c3b      	ldrb	r3, [r7, #16]
 8001ade:	2b1f      	cmp	r3, #31
 8001ae0:	d801      	bhi.n	8001ae6 <_ZN7SSD13056SetLUTEhhhh+0x60>
		LUT_ColorC_p = 32;
 8001ae2:	2320      	movs	r3, #32
 8001ae4:	743b      	strb	r3, [r7, #16]
	}
	if(LUT_ColorC_p > 63){
 8001ae6:	7c3b      	ldrb	r3, [r7, #16]
 8001ae8:	2b3f      	cmp	r3, #63	; 0x3f
 8001aea:	d901      	bls.n	8001af0 <_ZN7SSD13056SetLUTEhhhh+0x6a>
		LUT_ColorC_p = 63;
 8001aec:	233f      	movs	r3, #63	; 0x3f
 8001aee:	743b      	strb	r3, [r7, #16]
	}

	commandBuffer[0] = SSD1305_SET_LUT;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2291      	movs	r2, #145	; 0x91
 8001af4:	731a      	strb	r2, [r3, #12]
	commandBuffer[1] = LUT_BANK0_p;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	78fa      	ldrb	r2, [r7, #3]
 8001afa:	735a      	strb	r2, [r3, #13]
	commandBuffer[2] = LUT_ColorA_p;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	78ba      	ldrb	r2, [r7, #2]
 8001b00:	739a      	strb	r2, [r3, #14]
	commandBuffer[3] = LUT_ColorB_p;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	787a      	ldrb	r2, [r7, #1]
 8001b06:	73da      	strb	r2, [r3, #15]
	commandBuffer[4] = LUT_ColorC_p;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	7c3a      	ldrb	r2, [r7, #16]
 8001b0c:	741a      	strb	r2, [r3, #16]

	return SendCommand(5);
 8001b0e:	2105      	movs	r1, #5
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f7ff ff23 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001b16:	4603      	mov	r3, r0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <_ZN7SSD130515SetSegmentReMapE12SegmentRemap>:

HAL_StatusTypeDef SSD1305::SetSegmentReMap(SegmentRemap remap_p)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	70fb      	strb	r3, [r7, #3]
	commandBuffer[0] = SSD1305_SEG_REMAP | remap_p;
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8001b32:	b2da      	uxtb	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	731a      	strb	r2, [r3, #12]

	return SendCommand(1);
 8001b38:	2101      	movs	r1, #1
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7ff ff0e 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001b40:	4603      	mov	r3, r0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <_ZN7SSD130515EntireDisplayONE13DisplayONMode>:

HAL_StatusTypeDef SSD1305::EntireDisplayON(DisplayONMode displayONMode_p)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b082      	sub	sp, #8
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
 8001b52:	460b      	mov	r3, r1
 8001b54:	70fb      	strb	r3, [r7, #3]
	commandBuffer[0] = displayONMode_p;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	78fa      	ldrb	r2, [r7, #3]
 8001b5a:	731a      	strb	r2, [r3, #12]

	return SendCommand(1);
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff fefc 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001b64:	4603      	mov	r3, r0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <_ZN7SSD130516SetNormalInverseE18DisplayInverseMode>:

HAL_StatusTypeDef SSD1305::SetNormalInverse(DisplayInverseMode inversMode_p)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
 8001b76:	460b      	mov	r3, r1
 8001b78:	70fb      	strb	r3, [r7, #3]
	commandBuffer[0] = inversMode_p;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	78fa      	ldrb	r2, [r7, #3]
 8001b7e:	731a      	strb	r2, [r3, #12]

	return SendCommand(1);
 8001b80:	2101      	movs	r1, #1
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff feea 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001b88:	4603      	mov	r3, r0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <_ZN7SSD130517SetMultiplexRatioEh>:

HAL_StatusTypeDef SSD1305::SetMultiplexRatio(uint8_t ratio_p)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	70fb      	strb	r3, [r7, #3]
	if(ratio_p < 15)
 8001b9e:	78fb      	ldrb	r3, [r7, #3]
 8001ba0:	2b0e      	cmp	r3, #14
 8001ba2:	d801      	bhi.n	8001ba8 <_ZN7SSD130517SetMultiplexRatioEh+0x16>
	{
		ratio_p = 15;
 8001ba4:	230f      	movs	r3, #15
 8001ba6:	70fb      	strb	r3, [r7, #3]
	}

	commandBuffer[0] = 	SSD1305_SET_MULTIPLEX_RATIO;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	22a8      	movs	r2, #168	; 0xa8
 8001bac:	731a      	strb	r2, [r3, #12]
	commandBuffer[1] = ratio_p;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	78fa      	ldrb	r2, [r7, #3]
 8001bb2:	735a      	strb	r2, [r3, #13]

	return SendCommand(2);
 8001bb4:	2102      	movs	r1, #2
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff fed0 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001bbc:	4603      	mov	r3, r0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_ZN7SSD130516SetDisplayON_OFFE11DisplayMode>:

	return SendCommand(4);
}

HAL_StatusTypeDef SSD1305::SetDisplayON_OFF(DisplayMode mode_p)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b082      	sub	sp, #8
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	460b      	mov	r3, r1
 8001bd0:	70fb      	strb	r3, [r7, #3]
	commandBuffer[0] = mode_p;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	78fa      	ldrb	r2, [r7, #3]
 8001bd6:	731a      	strb	r2, [r3, #12]

	return SendCommand(1);
 8001bd8:	2101      	movs	r1, #1
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7ff febe 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001be0:	4603      	mov	r3, r0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <_ZN7SSD130525SetComOutputScanDirectionE22ComOutputScanDirection>:

	return SendCommand(1);
}

HAL_StatusTypeDef SSD1305::SetComOutputScanDirection(ComOutputScanDirection scanDirection_p)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	70fb      	strb	r3, [r7, #3]
	commandBuffer[0] = scanDirection_p;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	78fa      	ldrb	r2, [r7, #3]
 8001bfa:	731a      	strb	r2, [r3, #12]

	return SendCommand(1);
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f7ff feac 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001c04:	4603      	mov	r3, r0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <_ZN7SSD130516SetDisplayOffsetEh>:

HAL_StatusTypeDef SSD1305::SetDisplayOffset(uint8_t verticalShift_p)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b082      	sub	sp, #8
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
 8001c16:	460b      	mov	r3, r1
 8001c18:	70fb      	strb	r3, [r7, #3]
	if (verticalShift_p > 63)
 8001c1a:	78fb      	ldrb	r3, [r7, #3]
 8001c1c:	2b3f      	cmp	r3, #63	; 0x3f
 8001c1e:	d901      	bls.n	8001c24 <_ZN7SSD130516SetDisplayOffsetEh+0x16>
	{
		verticalShift_p = 63;
 8001c20:	233f      	movs	r3, #63	; 0x3f
 8001c22:	70fb      	strb	r3, [r7, #3]
	}

	commandBuffer[0] = SSD1305_SET_DISPLAY_OFFSET;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	22d3      	movs	r2, #211	; 0xd3
 8001c28:	731a      	strb	r2, [r3, #12]
	commandBuffer[1] = verticalShift_p;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	78fa      	ldrb	r2, [r7, #3]
 8001c2e:	735a      	strb	r2, [r3, #13]

	return SendCommand(2);
 8001c30:	2102      	movs	r1, #2
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f7ff fe92 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001c38:	4603      	mov	r3, r0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <_ZN7SSD130520SetColorAndPowerModeE9ColorMode9PowerMode>:

	return SendCommand(2);
}

HAL_StatusTypeDef SSD1305::SetColorAndPowerMode(ColorMode colorMode_p, PowerMode powerMode_p)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b082      	sub	sp, #8
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	70fb      	strb	r3, [r7, #3]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	70bb      	strb	r3, [r7, #2]
	commandBuffer[0] = SSD1305_SET_COLOR_n_POWER_MODE;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	22d8      	movs	r2, #216	; 0xd8
 8001c56:	731a      	strb	r2, [r3, #12]
	commandBuffer[1] = (colorMode_p << 4) | powerMode_p;
 8001c58:	78fb      	ldrb	r3, [r7, #3]
 8001c5a:	011b      	lsls	r3, r3, #4
 8001c5c:	b25a      	sxtb	r2, r3
 8001c5e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	b25b      	sxtb	r3, r3
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	735a      	strb	r2, [r3, #13]

	return SendCommand(2);
 8001c6c:	2102      	movs	r1, #2
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff fe74 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001c74:	4603      	mov	r3, r0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <_ZN7SSD130518SetPrechargePeriodEhh>:

HAL_StatusTypeDef SSD1305::SetPrechargePeriod(uint8_t phase1_p, uint8_t phase2_p)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	460b      	mov	r3, r1
 8001c88:	70fb      	strb	r3, [r7, #3]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	70bb      	strb	r3, [r7, #2]
	if(phase1_p > 0xF)
 8001c8e:	78fb      	ldrb	r3, [r7, #3]
 8001c90:	2b0f      	cmp	r3, #15
 8001c92:	d901      	bls.n	8001c98 <_ZN7SSD130518SetPrechargePeriodEhh+0x1a>
	{
		phase1_p = 0xF;
 8001c94:	230f      	movs	r3, #15
 8001c96:	70fb      	strb	r3, [r7, #3]
	}

	if(phase2_p > 0xF)
 8001c98:	78bb      	ldrb	r3, [r7, #2]
 8001c9a:	2b0f      	cmp	r3, #15
 8001c9c:	d901      	bls.n	8001ca2 <_ZN7SSD130518SetPrechargePeriodEhh+0x24>
	{
		phase2_p = 0xF;
 8001c9e:	230f      	movs	r3, #15
 8001ca0:	70bb      	strb	r3, [r7, #2]
	}

	commandBuffer[0] = SSD1305_SET_PRECHARGE_PERIOD;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	22d9      	movs	r2, #217	; 0xd9
 8001ca6:	731a      	strb	r2, [r3, #12]
	commandBuffer[1] = (phase2_p << 4) | phase1_p;
 8001ca8:	78bb      	ldrb	r3, [r7, #2]
 8001caa:	011b      	lsls	r3, r3, #4
 8001cac:	b25a      	sxtb	r2, r3
 8001cae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	b25b      	sxtb	r3, r3
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	735a      	strb	r2, [r3, #13]

	return SendCommand(2);
 8001cbc:	2102      	movs	r1, #2
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f7ff fe4c 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001cc4:	4603      	mov	r3, r0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <_ZN7SSD130520EnterReadModifyWriteEv>:

	return SendCommand(2);
}

HAL_StatusTypeDef SSD1305::EnterReadModifyWrite()
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b082      	sub	sp, #8
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
	commandBuffer[0] = SSD1305_READ_MODIFY_WRITE;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	22e0      	movs	r2, #224	; 0xe0
 8001cda:	731a      	strb	r2, [r3, #12]

	return SendCommand(1);
 8001cdc:	2101      	movs	r1, #1
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f7ff fe3c 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001ce4:	4603      	mov	r3, r0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <_ZN7SSD130519ExitReadModifyWriteEv>:

	return SendCommand(1);
}

HAL_StatusTypeDef SSD1305::ExitReadModifyWrite()
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
	commandBuffer[0] = SSD1305_EXIT_RMW;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	22ee      	movs	r2, #238	; 0xee
 8001cfa:	731a      	strb	r2, [r3, #12]

	return SendCommand(1);
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff fe2c 	bl	800195c <_ZN7SSD130511SendCommandEh>
 8001d04:	4603      	mov	r3, r0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <_ZN5State7onEnterEP12StateMachine>:
class StateMachine;

class State
{
public:
    virtual void onEnter(StateMachine* master){};
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
 8001d16:	6039      	str	r1, [r7, #0]
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <_ZN5State6onExitEP12StateMachine>:
    virtual void onExit(StateMachine* master){};
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <_ZN12StateMachineC1EP5State>:
 *      Author: SNA1BP
 */

#include "state_machine.hpp"

StateMachine::StateMachine(State* initial)
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
 8001d42:	6039      	str	r1, [r7, #0]
{
	this->current = initial;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	683a      	ldr	r2, [r7, #0]
 8001d48:	601a      	str	r2, [r3, #0]
}
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <_ZN12StateMachine11changeStateEP5State>:

void StateMachine::changeState(State* next)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
	if(current)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d009      	beq.n	8001d7e <_ZN12StateMachine11changeStateEP5State+0x26>
	{
		current->onExit(this);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	3304      	adds	r3, #4
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6879      	ldr	r1, [r7, #4]
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	4798      	blx	r3
	}

	current = next;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	601a      	str	r2, [r3, #0]

	if(current)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d008      	beq.n	8001d9e <_ZN12StateMachine11changeStateEP5State+0x46>
	{
		current->onEnter(this);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	6879      	ldr	r1, [r7, #4]
 8001d9a:	4610      	mov	r0, r2
 8001d9c:	4798      	blx	r3
	}
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <_ZN12StateMachine3runEv>:

void StateMachine::run()
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b082      	sub	sp, #8
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
	if(current)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d009      	beq.n	8001dca <_ZN12StateMachine3runEv+0x24>
	{
		current->run(this);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	3308      	adds	r3, #8
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	6879      	ldr	r1, [r7, #4]
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	4798      	blx	r3
	}
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <_ZN11mainMachineC1EP5StateP7SSD1305P13Accelerometer>:

mainMachine::mainMachine(State* initial, SSD1305* displayHandle, Accelerometer* referenceAccel):StateMachine(initial)
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b084      	sub	sp, #16
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
 8001dde:	603b      	str	r3, [r7, #0]
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	68b9      	ldr	r1, [r7, #8]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff ffa8 	bl	8001d3a <_ZN12StateMachineC1EP5State>
{
	this->displayHandle = displayHandle;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	605a      	str	r2, [r3, #4]
	this->referenceAccel = referenceAccel;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	609a      	str	r2, [r3, #8]
	changeState(initial);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	68b9      	ldr	r1, [r7, #8]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff ffac 	bl	8001d58 <_ZN12StateMachine11changeStateEP5State>
}
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	4618      	mov	r0, r3
 8001e04:	3710      	adds	r7, #16
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <_ZN5StateC1Ev>:
class State
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	4a04      	ldr	r2, [pc, #16]	; (8001e28 <_ZN5StateC1Ev+0x1c>)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	0800ab20 	.word	0x0800ab20

08001e2c <_ZN19StateSetFixTrackDegC1E10MemorySlot>:

StateSetFixTrackDeg::StateSetFixTrackDeg(MemorySlot initialMemorySlot)
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	e883 0006 	stmia.w	r3, {r1, r2}
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ffe5 	bl	8001e0c <_ZN5StateC1Ev>
 8001e42:	4a0d      	ldr	r2, [pc, #52]	; (8001e78 <_ZN19StateSetFixTrackDegC1E10MemorySlot+0x4c>)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	711a      	strb	r2, [r3, #4]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2200      	movs	r2, #0
 8001e52:	719a      	strb	r2, [r3, #6]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2200      	movs	r2, #0
 8001e58:	71da      	strb	r2, [r3, #7]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	721a      	strb	r2, [r3, #8]
{
	this->currentMemorySlot = initialMemorySlot;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	330a      	adds	r3, #10
 8001e64:	1d3a      	adds	r2, r7, #4
 8001e66:	6810      	ldr	r0, [r2, #0]
 8001e68:	6018      	str	r0, [r3, #0]
 8001e6a:	8892      	ldrh	r2, [r2, #4]
 8001e6c:	809a      	strh	r2, [r3, #4]
}
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	4618      	mov	r0, r3
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	0800ab0c 	.word	0x0800ab0c

08001e7c <_ZN19StateSetFixTrackDeg7onEnterEP12StateMachine>:

void StateSetFixTrackDeg::onEnter(StateMachine* master)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
    mainMachine* mm = static_cast<mainMachine*>(master);
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	60fb      	str	r3, [r7, #12]
    float* refAngles = mm->referenceAccel->getAngles();
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff f82c 	bl	8000eec <_ZN13Accelerometer9getAnglesEv>
 8001e94:	60b8      	str	r0, [r7, #8]
	DrawGUI(mm->displayHandle, currentMemorySlot, refAngles[0], refAngles[1], refAngles[2]);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6858      	ldr	r0, [r3, #4]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	edd3 7a00 	vldr	s15, [r3]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	3304      	adds	r3, #4
 8001ea4:	ed93 7a00 	vldr	s14, [r3]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	3308      	adds	r3, #8
 8001eac:	edd3 6a00 	vldr	s13, [r3]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	89da      	ldrh	r2, [r3, #14]
 8001eba:	2300      	movs	r3, #0
 8001ebc:	f362 030f 	bfi	r3, r2, #0, #16
 8001ec0:	eeb0 1a66 	vmov.f32	s2, s13
 8001ec4:	eef0 0a47 	vmov.f32	s1, s14
 8001ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ecc:	461a      	mov	r2, r3
 8001ece:	f7ff f81b 	bl	8000f08 <_Z7DrawGUIP7SSD130510MemorySlotfff>
}
 8001ed2:	bf00      	nop
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
	...

08001edc <_ZN19StateSetFixTrackDeg3runEP12StateMachine>:

void StateSetFixTrackDeg::run(StateMachine* master)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
    mainMachine* mm = static_cast<mainMachine*>(master);
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	613b      	str	r3, [r7, #16]
    float* refAngles = mm->referenceAccel->getAngles();
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe fffc 	bl	8000eec <_ZN13Accelerometer9getAnglesEv>
 8001ef4:	60f8      	str	r0, [r7, #12]

	if(adcValue2Digit() != 10)
 8001ef6:	f7ff fa67 	bl	80013c8 <_Z14adcValue2Digitv>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b0a      	cmp	r3, #10
 8001efe:	bf14      	ite	ne
 8001f00:	2301      	movne	r3, #1
 8001f02:	2300      	moveq	r3, #0
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d005      	beq.n	8001f16 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x3a>
	{
	  currentNum = adcValue2Digit();
 8001f0a:	f7ff fa5d 	bl	80013c8 <_Z14adcValue2Digitv>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	461a      	mov	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	715a      	strb	r2, [r3, #5]
	}

	switch (currentDigitState)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	791b      	ldrb	r3, [r3, #4]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d063      	beq.n	8001fe6 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x10a>
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	f300 808f 	bgt.w	8002042 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x166>
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d002      	beq.n	8001f2e <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x52>
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d02e      	beq.n	8001f8a <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0xae>
				currentDigitState = setDigit1;
				currentNum = numberDigits[0];
			}
			break;
		default:
			break;
 8001f2c:	e089      	b.n	8002042 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x166>
			numberDigits[0] = currentNum;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	795a      	ldrb	r2, [r3, #5]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	719a      	strb	r2, [r3, #6]
			if(HAL_GPIO_ReadPin(PINK_BTN_GPIO_Port, PINK_BTN_Pin))
 8001f36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f3a:	4867      	ldr	r0, [pc, #412]	; (80020d8 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x1fc>)
 8001f3c:	f002 fa2a 	bl	8004394 <HAL_GPIO_ReadPin>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	bf14      	ite	ne
 8001f46:	2301      	movne	r3, #1
 8001f48:	2300      	moveq	r3, #0
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d07a      	beq.n	8002046 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x16a>
				HAL_Delay(10);
 8001f50:	200a      	movs	r0, #10
 8001f52:	f000 fe9f 	bl	8002c94 <HAL_Delay>
				while(HAL_GPIO_ReadPin(PINK_BTN_GPIO_Port, PINK_BTN_Pin)){__NOP();}
 8001f56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f5a:	485f      	ldr	r0, [pc, #380]	; (80020d8 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x1fc>)
 8001f5c:	f002 fa1a 	bl	8004394 <HAL_GPIO_ReadPin>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	bf14      	ite	ne
 8001f66:	2301      	movne	r3, #1
 8001f68:	2300      	moveq	r3, #0
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x98>
 8001f70:	bf00      	nop
 8001f72:	e7f0      	b.n	8001f56 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x7a>
				HAL_Delay(10);
 8001f74:	200a      	movs	r0, #10
 8001f76:	f000 fe8d 	bl	8002c94 <HAL_Delay>
				currentDigitState = setDigit2;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	711a      	strb	r2, [r3, #4]
				currentNum = numberDigits[1];
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	79da      	ldrb	r2, [r3, #7]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	715a      	strb	r2, [r3, #5]
			break;
 8001f88:	e05d      	b.n	8002046 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x16a>
			numberDigits[1] = currentNum;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	795a      	ldrb	r2, [r3, #5]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	71da      	strb	r2, [r3, #7]
			if(HAL_GPIO_ReadPin(PINK_BTN_GPIO_Port, PINK_BTN_Pin))
 8001f92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f96:	4850      	ldr	r0, [pc, #320]	; (80020d8 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x1fc>)
 8001f98:	f002 f9fc 	bl	8004394 <HAL_GPIO_ReadPin>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	bf14      	ite	ne
 8001fa2:	2301      	movne	r3, #1
 8001fa4:	2300      	moveq	r3, #0
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d04e      	beq.n	800204a <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x16e>
				HAL_Delay(10);
 8001fac:	200a      	movs	r0, #10
 8001fae:	f000 fe71 	bl	8002c94 <HAL_Delay>
				while(HAL_GPIO_ReadPin(PINK_BTN_GPIO_Port, PINK_BTN_Pin)){__NOP();}
 8001fb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fb6:	4848      	ldr	r0, [pc, #288]	; (80020d8 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x1fc>)
 8001fb8:	f002 f9ec 	bl	8004394 <HAL_GPIO_ReadPin>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	bf14      	ite	ne
 8001fc2:	2301      	movne	r3, #1
 8001fc4:	2300      	moveq	r3, #0
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0xf4>
 8001fcc:	bf00      	nop
 8001fce:	e7f0      	b.n	8001fb2 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0xd6>
				HAL_Delay(10);
 8001fd0:	200a      	movs	r0, #10
 8001fd2:	f000 fe5f 	bl	8002c94 <HAL_Delay>
				currentDigitState = setDigit3;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2202      	movs	r2, #2
 8001fda:	711a      	strb	r2, [r3, #4]
				currentNum = numberDigits[2];
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	7a1a      	ldrb	r2, [r3, #8]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	715a      	strb	r2, [r3, #5]
			break;
 8001fe4:	e031      	b.n	800204a <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x16e>
			numberDigits[2] = currentNum;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	795a      	ldrb	r2, [r3, #5]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	721a      	strb	r2, [r3, #8]
			if(HAL_GPIO_ReadPin(PINK_BTN_GPIO_Port, PINK_BTN_Pin))
 8001fee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ff2:	4839      	ldr	r0, [pc, #228]	; (80020d8 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x1fc>)
 8001ff4:	f002 f9ce 	bl	8004394 <HAL_GPIO_ReadPin>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	bf14      	ite	ne
 8001ffe:	2301      	movne	r3, #1
 8002000:	2300      	moveq	r3, #0
 8002002:	b2db      	uxtb	r3, r3
 8002004:	2b00      	cmp	r3, #0
 8002006:	d022      	beq.n	800204e <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x172>
				HAL_Delay(10);
 8002008:	200a      	movs	r0, #10
 800200a:	f000 fe43 	bl	8002c94 <HAL_Delay>
				while(HAL_GPIO_ReadPin(PINK_BTN_GPIO_Port, PINK_BTN_Pin)){__NOP();}
 800200e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002012:	4831      	ldr	r0, [pc, #196]	; (80020d8 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x1fc>)
 8002014:	f002 f9be 	bl	8004394 <HAL_GPIO_ReadPin>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	bf14      	ite	ne
 800201e:	2301      	movne	r3, #1
 8002020:	2300      	moveq	r3, #0
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x150>
 8002028:	bf00      	nop
 800202a:	e7f0      	b.n	800200e <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x132>
				HAL_Delay(10);
 800202c:	200a      	movs	r0, #10
 800202e:	f000 fe31 	bl	8002c94 <HAL_Delay>
				currentDigitState = setDigit1;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	711a      	strb	r2, [r3, #4]
				currentNum = numberDigits[0];
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	799a      	ldrb	r2, [r3, #6]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	715a      	strb	r2, [r3, #5]
			break;
 8002040:	e005      	b.n	800204e <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x172>
			break;
 8002042:	bf00      	nop
 8002044:	e004      	b.n	8002050 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x174>
			break;
 8002046:	bf00      	nop
 8002048:	e002      	b.n	8002050 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x174>
			break;
 800204a:	bf00      	nop
 800204c:	e000      	b.n	8002050 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x174>
			break;
 800204e:	bf00      	nop
	}

	uint16_t numberFromDigits = 0;
 8002050:	2300      	movs	r3, #0
 8002052:	82fb      	strh	r3, [r7, #22]
	for (uint8_t i = 0; i < 3; i++)
 8002054:	2300      	movs	r3, #0
 8002056:	757b      	strb	r3, [r7, #21]
 8002058:	7d7b      	ldrb	r3, [r7, #21]
 800205a:	2b02      	cmp	r3, #2
 800205c:	d810      	bhi.n	8002080 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x1a4>
		numberFromDigits = 10 * numberFromDigits + numberDigits[i];
 800205e:	8afb      	ldrh	r3, [r7, #22]
 8002060:	461a      	mov	r2, r3
 8002062:	0092      	lsls	r2, r2, #2
 8002064:	4413      	add	r3, r2
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	b29a      	uxth	r2, r3
 800206a:	7d7b      	ldrb	r3, [r7, #21]
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	440b      	add	r3, r1
 8002070:	799b      	ldrb	r3, [r3, #6]
 8002072:	b29b      	uxth	r3, r3
 8002074:	4413      	add	r3, r2
 8002076:	82fb      	strh	r3, [r7, #22]
	for (uint8_t i = 0; i < 3; i++)
 8002078:	7d7b      	ldrb	r3, [r7, #21]
 800207a:	3301      	adds	r3, #1
 800207c:	757b      	strb	r3, [r7, #21]
 800207e:	e7eb      	b.n	8002058 <_ZN19StateSetFixTrackDeg3runEP12StateMachine+0x17c>

	currentMemorySlot.setDegree = numberFromDigits;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	8afa      	ldrh	r2, [r7, #22]
 8002084:	81da      	strh	r2, [r3, #14]

	DisplaySetAngle(mm->displayHandle, numberFromDigits, currentDigitState);
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	6858      	ldr	r0, [r3, #4]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	791b      	ldrb	r3, [r3, #4]
 800208e:	461a      	mov	r2, r3
 8002090:	8afb      	ldrh	r3, [r7, #22]
 8002092:	4619      	mov	r1, r3
 8002094:	f7ff f880 	bl	8001198 <_Z15DisplaySetAngleP7SSD1305ti>

	DisplayRefDegs(mm->displayHandle, refAngles[0], refAngles[1], refAngles[2]);
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	edd3 7a00 	vldr	s15, [r3]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	3304      	adds	r3, #4
 80020a6:	ed93 7a00 	vldr	s14, [r3]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	3308      	adds	r3, #8
 80020ae:	edd3 6a00 	vldr	s13, [r3]
 80020b2:	eeb0 1a66 	vmov.f32	s2, s13
 80020b6:	eef0 0a47 	vmov.f32	s1, s14
 80020ba:	eeb0 0a67 	vmov.f32	s0, s15
 80020be:	4610      	mov	r0, r2
 80020c0:	f7ff f8ee 	bl	80012a0 <_Z14DisplayRefDegsP7SSD1305fff>

	mm->displayHandle->WriteBitmapToScreen();
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff fa8b 	bl	80015e4 <_ZN7SSD130519WriteBitmapToScreenEv>
}
 80020ce:	bf00      	nop
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40020000 	.word	0x40020000

080020dc <_ZN19StateSetFixTrackDeg6onExitEP12StateMachine>:

void StateSetFixTrackDeg::onExit(StateMachine* master)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]

}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
	...

080020f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 80020fa:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020fc:	f000 fd58 	bl	8002bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002100:	f000 f868 	bl	80021d4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002104:	f000 fa18 	bl	8002538 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002108:	f000 f9f6 	bl	80024f8 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 800210c:	f000 f9c6 	bl	800249c <_ZL19MX_USART2_UART_Initv>
  MX_ADC1_Init();
 8002110:	f000 f8d8 	bl	80022c4 <_ZL12MX_ADC1_Initv>
  MX_TIM5_Init();
 8002114:	f000 f966 	bl	80023e4 <_ZL12MX_TIM5_Initv>
  MX_I2C1_Init();
 8002118:	f000 f930 	bl	800237c <_ZL12MX_I2C1_Initv>
  /* USER CODE BEGIN 2 */
  numpadEnable();
 800211c:	f7ff f924 	bl	8001368 <_Z12numpadEnablev>
  HAL_GPIO_WritePin(OLED_RESET_NOT_GPIO_Port, OLED_RESET_NOT_Pin, GPIO_PIN_SET);
 8002120:	2201      	movs	r2, #1
 8002122:	2180      	movs	r1, #128	; 0x80
 8002124:	4826      	ldr	r0, [pc, #152]	; (80021c0 <main+0xcc>)
 8002126:	f002 f94d 	bl	80043c4 <HAL_GPIO_WritePin>

  SSD1305 display(&hi2c1, 0x3C, 128, 32);
 800212a:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800212e:	2320      	movs	r3, #32
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	2380      	movs	r3, #128	; 0x80
 8002134:	223c      	movs	r2, #60	; 0x3c
 8002136:	4923      	ldr	r1, [pc, #140]	; (80021c4 <main+0xd0>)
 8002138:	f7ff f966 	bl	8001408 <_ZN7SSD1305C1EP17I2C_HandleTypeDefhhh>
  display.Init();
 800213c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff f983 	bl	800144c <_ZN7SSD13054InitEv>
  display.Fill(Black);
 8002146:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800214a:	2100      	movs	r1, #0
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fa7b 	bl	8001648 <_ZN7SSD13054FillE13SSD1305_COLOR>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t number[3] = {0,0,0};
 8002152:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8002156:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 800215a:	4a1b      	ldr	r2, [pc, #108]	; (80021c8 <main+0xd4>)
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	4611      	mov	r1, r2
 8002160:	8019      	strh	r1, [r3, #0]
 8002162:	3302      	adds	r3, #2
 8002164:	0c12      	lsrs	r2, r2, #16
 8002166:	701a      	strb	r2, [r3, #0]
  uint8_t currentNum = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
  states currentState = setNum1;
 800216e:	2300      	movs	r3, #0
 8002170:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246

  //DrawGUI_main(&display, 3, x, y, 130, 131, 12.3, 1.8);
  MemorySlot initialSettings =
 8002174:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8002178:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 800217c:	4a13      	ldr	r2, [pc, #76]	; (80021cc <main+0xd8>)
 800217e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002182:	6018      	str	r0, [r3, #0]
 8002184:	3304      	adds	r3, #4
 8002186:	8019      	strh	r1, [r3, #0]
		  y,//axes fixAx;
		  z,//axes trackedAx;
		  110,//uint16_t setDegree;
  };
  Accelerometer dummyAccel;
  StateSetFixTrackDeg stateSetFixTrackDeg(initialSettings);
 8002188:	f507 7312 	add.w	r3, r7, #584	; 0x248
 800218c:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 8002190:	f107 0010 	add.w	r0, r7, #16
 8002194:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002198:	f7ff fe48 	bl	8001e2c <_ZN19StateSetFixTrackDegC1E10MemorySlot>
  mainMachine machine(&stateSetFixTrackDeg, &display, &dummyAccel);
 800219c:	f107 0320 	add.w	r3, r7, #32
 80021a0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80021a4:	f107 0110 	add.w	r1, r7, #16
 80021a8:	1d38      	adds	r0, r7, #4
 80021aa:	f7ff fe12 	bl	8001dd2 <_ZN11mainMachineC1EP5StateP7SSD1305P13Accelerometer>
  while (1)
  {
	  machine.run();
 80021ae:	1d3b      	adds	r3, r7, #4
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff fdf8 	bl	8001da6 <_ZN12StateMachine3runEv>
			break;
	  }

	  DisplaySetAngle_main(&display, number, currentState);
	  display.WriteBitmapToScreen();*/
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80021b6:	2120      	movs	r1, #32
 80021b8:	4805      	ldr	r0, [pc, #20]	; (80021d0 <main+0xdc>)
 80021ba:	f002 f91c 	bl	80043f6 <HAL_GPIO_TogglePin>
	  machine.run();
 80021be:	e7f6      	b.n	80021ae <main+0xba>
 80021c0:	40020800 	.word	0x40020800
 80021c4:	200002cc 	.word	0x200002cc
 80021c8:	08009600 	.word	0x08009600
 80021cc:	08009604 	.word	0x08009604
 80021d0:	40020000 	.word	0x40020000

080021d4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b094      	sub	sp, #80	; 0x50
 80021d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021da:	f107 031c 	add.w	r3, r7, #28
 80021de:	2234      	movs	r2, #52	; 0x34
 80021e0:	2100      	movs	r1, #0
 80021e2:	4618      	mov	r0, r3
 80021e4:	f004 faf0 	bl	80067c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021e8:	f107 0308 	add.w	r3, r7, #8
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021f8:	2300      	movs	r3, #0
 80021fa:	607b      	str	r3, [r7, #4]
 80021fc:	4b2f      	ldr	r3, [pc, #188]	; (80022bc <_Z18SystemClock_Configv+0xe8>)
 80021fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002200:	4a2e      	ldr	r2, [pc, #184]	; (80022bc <_Z18SystemClock_Configv+0xe8>)
 8002202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002206:	6413      	str	r3, [r2, #64]	; 0x40
 8002208:	4b2c      	ldr	r3, [pc, #176]	; (80022bc <_Z18SystemClock_Configv+0xe8>)
 800220a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002210:	607b      	str	r3, [r7, #4]
 8002212:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002214:	2300      	movs	r3, #0
 8002216:	603b      	str	r3, [r7, #0]
 8002218:	4b29      	ldr	r3, [pc, #164]	; (80022c0 <_Z18SystemClock_Configv+0xec>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002220:	4a27      	ldr	r2, [pc, #156]	; (80022c0 <_Z18SystemClock_Configv+0xec>)
 8002222:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002226:	6013      	str	r3, [r2, #0]
 8002228:	4b25      	ldr	r3, [pc, #148]	; (80022c0 <_Z18SystemClock_Configv+0xec>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002230:	603b      	str	r3, [r7, #0]
 8002232:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002234:	2302      	movs	r3, #2
 8002236:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002238:	2301      	movs	r3, #1
 800223a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800223c:	2310      	movs	r3, #16
 800223e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002240:	2302      	movs	r3, #2
 8002242:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002244:	2300      	movs	r3, #0
 8002246:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002248:	2310      	movs	r3, #16
 800224a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800224c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002250:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002252:	2304      	movs	r3, #4
 8002254:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002256:	2302      	movs	r3, #2
 8002258:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800225a:	2302      	movs	r3, #2
 800225c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800225e:	f107 031c 	add.w	r3, r7, #28
 8002262:	4618      	mov	r0, r3
 8002264:	f003 f888 	bl	8005378 <HAL_RCC_OscConfig>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	bf14      	ite	ne
 800226e:	2301      	movne	r3, #1
 8002270:	2300      	moveq	r3, #0
 8002272:	b2db      	uxtb	r3, r3
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <_Z18SystemClock_Configv+0xa8>
  {
    Error_Handler();
 8002278:	f000 f9ec 	bl	8002654 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800227c:	230f      	movs	r3, #15
 800227e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002280:	2302      	movs	r3, #2
 8002282:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002284:	2300      	movs	r3, #0
 8002286:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002288:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800228c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800228e:	2300      	movs	r3, #0
 8002290:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002292:	f107 0308 	add.w	r3, r7, #8
 8002296:	2102      	movs	r1, #2
 8002298:	4618      	mov	r0, r3
 800229a:	f002 fd23 	bl	8004ce4 <HAL_RCC_ClockConfig>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	bf14      	ite	ne
 80022a4:	2301      	movne	r3, #1
 80022a6:	2300      	moveq	r3, #0
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <_Z18SystemClock_Configv+0xde>
  {
    Error_Handler();
 80022ae:	f000 f9d1 	bl	8002654 <Error_Handler>
  }
}
 80022b2:	bf00      	nop
 80022b4:	3750      	adds	r7, #80	; 0x50
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40023800 	.word	0x40023800
 80022c0:	40007000 	.word	0x40007000

080022c4 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80022ca:	463b      	mov	r3, r7
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80022d6:	4b26      	ldr	r3, [pc, #152]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 80022d8:	4a26      	ldr	r2, [pc, #152]	; (8002374 <_ZL12MX_ADC1_Initv+0xb0>)
 80022da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80022dc:	4b24      	ldr	r3, [pc, #144]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 80022de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80022e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022e4:	4b22      	ldr	r3, [pc, #136]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80022ea:	4b21      	ldr	r3, [pc, #132]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80022f0:	4b1f      	ldr	r3, [pc, #124]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022f6:	4b1e      	ldr	r3, [pc, #120]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022fe:	4b1c      	ldr	r3, [pc, #112]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 8002300:	2200      	movs	r2, #0
 8002302:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002304:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 8002306:	4a1c      	ldr	r2, [pc, #112]	; (8002378 <_ZL12MX_ADC1_Initv+0xb4>)
 8002308:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800230a:	4b19      	ldr	r3, [pc, #100]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 800230c:	2200      	movs	r2, #0
 800230e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002310:	4b17      	ldr	r3, [pc, #92]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 8002312:	2201      	movs	r2, #1
 8002314:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002316:	4b16      	ldr	r3, [pc, #88]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800231e:	4b14      	ldr	r3, [pc, #80]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 8002320:	2201      	movs	r2, #1
 8002322:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002324:	4812      	ldr	r0, [pc, #72]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 8002326:	f000 fcd9 	bl	8002cdc <HAL_ADC_Init>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	bf14      	ite	ne
 8002330:	2301      	movne	r3, #1
 8002332:	2300      	moveq	r3, #0
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 800233a:	f000 f98b 	bl	8002654 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800233e:	2300      	movs	r3, #0
 8002340:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002342:	2301      	movs	r3, #1
 8002344:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002346:	2300      	movs	r3, #0
 8002348:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800234a:	463b      	mov	r3, r7
 800234c:	4619      	mov	r1, r3
 800234e:	4808      	ldr	r0, [pc, #32]	; (8002370 <_ZL12MX_ADC1_Initv+0xac>)
 8002350:	f000 ff50 	bl	80031f4 <HAL_ADC_ConfigChannel>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	bf14      	ite	ne
 800235a:	2301      	movne	r3, #1
 800235c:	2300      	moveq	r3, #0
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 8002364:	f000 f976 	bl	8002654 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002368:	bf00      	nop
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	20000224 	.word	0x20000224
 8002374:	40012000 	.word	0x40012000
 8002378:	0f000001 	.word	0x0f000001

0800237c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002380:	4b15      	ldr	r3, [pc, #84]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 8002382:	4a16      	ldr	r2, [pc, #88]	; (80023dc <_ZL12MX_I2C1_Initv+0x60>)
 8002384:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002386:	4b14      	ldr	r3, [pc, #80]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 8002388:	4a15      	ldr	r2, [pc, #84]	; (80023e0 <_ZL12MX_I2C1_Initv+0x64>)
 800238a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800238c:	4b12      	ldr	r3, [pc, #72]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 800238e:	2200      	movs	r2, #0
 8002390:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002392:	4b11      	ldr	r3, [pc, #68]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 8002394:	2200      	movs	r2, #0
 8002396:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002398:	4b0f      	ldr	r3, [pc, #60]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 800239a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800239e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023a0:	4b0d      	ldr	r3, [pc, #52]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80023a6:	4b0c      	ldr	r3, [pc, #48]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023ac:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80023b8:	4807      	ldr	r0, [pc, #28]	; (80023d8 <_ZL12MX_I2C1_Initv+0x5c>)
 80023ba:	f002 f837 	bl	800442c <HAL_I2C_Init>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	bf14      	ite	ne
 80023c4:	2301      	movne	r3, #1
 80023c6:	2300      	moveq	r3, #0
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 80023ce:	f000 f941 	bl	8002654 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023d2:	bf00      	nop
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	200002cc 	.word	0x200002cc
 80023dc:	40005400 	.word	0x40005400
 80023e0:	000186a0 	.word	0x000186a0

080023e4 <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ea:	f107 0308 	add.w	r3, r7, #8
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	609a      	str	r2, [r3, #8]
 80023f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f8:	463b      	mov	r3, r7
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002400:	4b24      	ldr	r3, [pc, #144]	; (8002494 <_ZL12MX_TIM5_Initv+0xb0>)
 8002402:	4a25      	ldr	r2, [pc, #148]	; (8002498 <_ZL12MX_TIM5_Initv+0xb4>)
 8002404:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 8002406:	4b23      	ldr	r3, [pc, #140]	; (8002494 <_ZL12MX_TIM5_Initv+0xb0>)
 8002408:	2253      	movs	r2, #83	; 0x53
 800240a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800240c:	4b21      	ldr	r3, [pc, #132]	; (8002494 <_ZL12MX_TIM5_Initv+0xb0>)
 800240e:	2200      	movs	r2, #0
 8002410:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8002412:	4b20      	ldr	r3, [pc, #128]	; (8002494 <_ZL12MX_TIM5_Initv+0xb0>)
 8002414:	f242 720f 	movw	r2, #9999	; 0x270f
 8002418:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800241a:	4b1e      	ldr	r3, [pc, #120]	; (8002494 <_ZL12MX_TIM5_Initv+0xb0>)
 800241c:	2200      	movs	r2, #0
 800241e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002420:	4b1c      	ldr	r3, [pc, #112]	; (8002494 <_ZL12MX_TIM5_Initv+0xb0>)
 8002422:	2280      	movs	r2, #128	; 0x80
 8002424:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002426:	481b      	ldr	r0, [pc, #108]	; (8002494 <_ZL12MX_TIM5_Initv+0xb0>)
 8002428:	f003 fa44 	bl	80058b4 <HAL_TIM_Base_Init>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	bf14      	ite	ne
 8002432:	2301      	movne	r3, #1
 8002434:	2300      	moveq	r3, #0
 8002436:	b2db      	uxtb	r3, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <_ZL12MX_TIM5_Initv+0x5c>
  {
    Error_Handler();
 800243c:	f000 f90a 	bl	8002654 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002440:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002444:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002446:	f107 0308 	add.w	r3, r7, #8
 800244a:	4619      	mov	r1, r3
 800244c:	4811      	ldr	r0, [pc, #68]	; (8002494 <_ZL12MX_TIM5_Initv+0xb0>)
 800244e:	f003 fbf9 	bl	8005c44 <HAL_TIM_ConfigClockSource>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	bf14      	ite	ne
 8002458:	2301      	movne	r3, #1
 800245a:	2300      	moveq	r3, #0
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <_ZL12MX_TIM5_Initv+0x82>
  {
    Error_Handler();
 8002462:	f000 f8f7 	bl	8002654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002466:	2300      	movs	r3, #0
 8002468:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800246a:	2300      	movs	r3, #0
 800246c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800246e:	463b      	mov	r3, r7
 8002470:	4619      	mov	r1, r3
 8002472:	4808      	ldr	r0, [pc, #32]	; (8002494 <_ZL12MX_TIM5_Initv+0xb0>)
 8002474:	f003 fe10 	bl	8006098 <HAL_TIMEx_MasterConfigSynchronization>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	bf14      	ite	ne
 800247e:	2301      	movne	r3, #1
 8002480:	2300      	moveq	r3, #0
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <_ZL12MX_TIM5_Initv+0xa8>
  {
    Error_Handler();
 8002488:	f000 f8e4 	bl	8002654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800248c:	bf00      	nop
 800248e:	3718      	adds	r7, #24
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	20000320 	.word	0x20000320
 8002498:	40000c00 	.word	0x40000c00

0800249c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80024a2:	4a14      	ldr	r2, [pc, #80]	; (80024f4 <_ZL19MX_USART2_UART_Initv+0x58>)
 80024a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024a6:	4b12      	ldr	r3, [pc, #72]	; (80024f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80024a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024ae:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024b4:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024ba:	4b0d      	ldr	r3, [pc, #52]	; (80024f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80024bc:	2200      	movs	r2, #0
 80024be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024c0:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80024c2:	220c      	movs	r2, #12
 80024c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024c6:	4b0a      	ldr	r3, [pc, #40]	; (80024f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024d2:	4807      	ldr	r0, [pc, #28]	; (80024f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80024d4:	f003 fe70 	bl	80061b8 <HAL_UART_Init>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	bf14      	ite	ne
 80024de:	2301      	movne	r3, #1
 80024e0:	2300      	moveq	r3, #0
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 80024e8:	f000 f8b4 	bl	8002654 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000368 	.word	0x20000368
 80024f4:	40004400 	.word	0x40004400

080024f8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
 8002502:	4b0c      	ldr	r3, [pc, #48]	; (8002534 <_ZL11MX_DMA_Initv+0x3c>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	4a0b      	ldr	r2, [pc, #44]	; (8002534 <_ZL11MX_DMA_Initv+0x3c>)
 8002508:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800250c:	6313      	str	r3, [r2, #48]	; 0x30
 800250e:	4b09      	ldr	r3, [pc, #36]	; (8002534 <_ZL11MX_DMA_Initv+0x3c>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800251a:	2200      	movs	r2, #0
 800251c:	2100      	movs	r1, #0
 800251e:	2038      	movs	r0, #56	; 0x38
 8002520:	f001 f9fd 	bl	800391e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002524:	2038      	movs	r0, #56	; 0x38
 8002526:	f001 fa16 	bl	8003956 <HAL_NVIC_EnableIRQ>

}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40023800 	.word	0x40023800

08002538 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08a      	sub	sp, #40	; 0x28
 800253c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253e:	f107 0314 	add.w	r3, r7, #20
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	605a      	str	r2, [r3, #4]
 8002548:	609a      	str	r2, [r3, #8]
 800254a:	60da      	str	r2, [r3, #12]
 800254c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800254e:	2300      	movs	r3, #0
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	4b3d      	ldr	r3, [pc, #244]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002556:	4a3c      	ldr	r2, [pc, #240]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 8002558:	f043 0304 	orr.w	r3, r3, #4
 800255c:	6313      	str	r3, [r2, #48]	; 0x30
 800255e:	4b3a      	ldr	r3, [pc, #232]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	f003 0304 	and.w	r3, r3, #4
 8002566:	613b      	str	r3, [r7, #16]
 8002568:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	4b36      	ldr	r3, [pc, #216]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	4a35      	ldr	r2, [pc, #212]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 8002574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002578:	6313      	str	r3, [r2, #48]	; 0x30
 800257a:	4b33      	ldr	r3, [pc, #204]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	4b2f      	ldr	r3, [pc, #188]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258e:	4a2e      	ldr	r2, [pc, #184]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6313      	str	r3, [r2, #48]	; 0x30
 8002596:	4b2c      	ldr	r3, [pc, #176]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	60bb      	str	r3, [r7, #8]
 80025a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	607b      	str	r3, [r7, #4]
 80025a6:	4b28      	ldr	r3, [pc, #160]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	4a27      	ldr	r2, [pc, #156]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 80025ac:	f043 0302 	orr.w	r3, r3, #2
 80025b0:	6313      	str	r3, [r2, #48]	; 0x30
 80025b2:	4b25      	ldr	r3, [pc, #148]	; (8002648 <_ZL12MX_GPIO_Initv+0x110>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	607b      	str	r3, [r7, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80025be:	2200      	movs	r2, #0
 80025c0:	2120      	movs	r1, #32
 80025c2:	4822      	ldr	r0, [pc, #136]	; (800264c <_ZL12MX_GPIO_Initv+0x114>)
 80025c4:	f001 fefe 	bl	80043c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RESET_NOT_GPIO_Port, OLED_RESET_NOT_Pin, GPIO_PIN_RESET);
 80025c8:	2200      	movs	r2, #0
 80025ca:	2180      	movs	r1, #128	; 0x80
 80025cc:	4820      	ldr	r0, [pc, #128]	; (8002650 <_ZL12MX_GPIO_Initv+0x118>)
 80025ce:	f001 fef9 	bl	80043c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80025d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025d8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80025dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025de:	2300      	movs	r3, #0
 80025e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80025e2:	f107 0314 	add.w	r3, r7, #20
 80025e6:	4619      	mov	r1, r3
 80025e8:	4819      	ldr	r0, [pc, #100]	; (8002650 <_ZL12MX_GPIO_Initv+0x118>)
 80025ea:	f001 fd3f 	bl	800406c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80025ee:	2320      	movs	r3, #32
 80025f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f2:	2301      	movs	r3, #1
 80025f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025fa:	2300      	movs	r3, #0
 80025fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80025fe:	f107 0314 	add.w	r3, r7, #20
 8002602:	4619      	mov	r1, r3
 8002604:	4811      	ldr	r0, [pc, #68]	; (800264c <_ZL12MX_GPIO_Initv+0x114>)
 8002606:	f001 fd31 	bl	800406c <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_RESET_NOT_Pin */
  GPIO_InitStruct.Pin = OLED_RESET_NOT_Pin;
 800260a:	2380      	movs	r3, #128	; 0x80
 800260c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260e:	2301      	movs	r3, #1
 8002610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002612:	2300      	movs	r3, #0
 8002614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002616:	2300      	movs	r3, #0
 8002618:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_RESET_NOT_GPIO_Port, &GPIO_InitStruct);
 800261a:	f107 0314 	add.w	r3, r7, #20
 800261e:	4619      	mov	r1, r3
 8002620:	480b      	ldr	r0, [pc, #44]	; (8002650 <_ZL12MX_GPIO_Initv+0x118>)
 8002622:	f001 fd23 	bl	800406c <HAL_GPIO_Init>

  /*Configure GPIO pin : PINK_BTN_Pin */
  GPIO_InitStruct.Pin = PINK_BTN_Pin;
 8002626:	f44f 7300 	mov.w	r3, #512	; 0x200
 800262a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800262c:	2300      	movs	r3, #0
 800262e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002630:	2302      	movs	r3, #2
 8002632:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PINK_BTN_GPIO_Port, &GPIO_InitStruct);
 8002634:	f107 0314 	add.w	r3, r7, #20
 8002638:	4619      	mov	r1, r3
 800263a:	4804      	ldr	r0, [pc, #16]	; (800264c <_ZL12MX_GPIO_Initv+0x114>)
 800263c:	f001 fd16 	bl	800406c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002640:	bf00      	nop
 8002642:	3728      	adds	r7, #40	; 0x28
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40023800 	.word	0x40023800
 800264c:	40020000 	.word	0x40020000
 8002650:	40020800 	.word	0x40020800

08002654 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002658:	b672      	cpsid	i
}
 800265a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800265c:	e7fe      	b.n	800265c <Error_Handler+0x8>
	...

08002660 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	607b      	str	r3, [r7, #4]
 800266a:	4b10      	ldr	r3, [pc, #64]	; (80026ac <HAL_MspInit+0x4c>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266e:	4a0f      	ldr	r2, [pc, #60]	; (80026ac <HAL_MspInit+0x4c>)
 8002670:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002674:	6453      	str	r3, [r2, #68]	; 0x44
 8002676:	4b0d      	ldr	r3, [pc, #52]	; (80026ac <HAL_MspInit+0x4c>)
 8002678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800267e:	607b      	str	r3, [r7, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	603b      	str	r3, [r7, #0]
 8002686:	4b09      	ldr	r3, [pc, #36]	; (80026ac <HAL_MspInit+0x4c>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	4a08      	ldr	r2, [pc, #32]	; (80026ac <HAL_MspInit+0x4c>)
 800268c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002690:	6413      	str	r3, [r2, #64]	; 0x40
 8002692:	4b06      	ldr	r3, [pc, #24]	; (80026ac <HAL_MspInit+0x4c>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269a:	603b      	str	r3, [r7, #0]
 800269c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800269e:	2007      	movs	r0, #7
 80026a0:	f001 f932 	bl	8003908 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026a4:	bf00      	nop
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40023800 	.word	0x40023800

080026b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b08a      	sub	sp, #40	; 0x28
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b8:	f107 0314 	add.w	r3, r7, #20
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	605a      	str	r2, [r3, #4]
 80026c2:	609a      	str	r2, [r3, #8]
 80026c4:	60da      	str	r2, [r3, #12]
 80026c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a32      	ldr	r2, [pc, #200]	; (8002798 <HAL_ADC_MspInit+0xe8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d15e      	bne.n	8002790 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	613b      	str	r3, [r7, #16]
 80026d6:	4b31      	ldr	r3, [pc, #196]	; (800279c <HAL_ADC_MspInit+0xec>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	4a30      	ldr	r2, [pc, #192]	; (800279c <HAL_ADC_MspInit+0xec>)
 80026dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e0:	6453      	str	r3, [r2, #68]	; 0x44
 80026e2:	4b2e      	ldr	r3, [pc, #184]	; (800279c <HAL_ADC_MspInit+0xec>)
 80026e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ea:	613b      	str	r3, [r7, #16]
 80026ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	4b2a      	ldr	r3, [pc, #168]	; (800279c <HAL_ADC_MspInit+0xec>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f6:	4a29      	ldr	r2, [pc, #164]	; (800279c <HAL_ADC_MspInit+0xec>)
 80026f8:	f043 0301 	orr.w	r3, r3, #1
 80026fc:	6313      	str	r3, [r2, #48]	; 0x30
 80026fe:	4b27      	ldr	r3, [pc, #156]	; (800279c <HAL_ADC_MspInit+0xec>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = ADC_NUMPAD_Pin;
 800270a:	2301      	movs	r3, #1
 800270c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800270e:	2303      	movs	r3, #3
 8002710:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_NUMPAD_GPIO_Port, &GPIO_InitStruct);
 8002716:	f107 0314 	add.w	r3, r7, #20
 800271a:	4619      	mov	r1, r3
 800271c:	4820      	ldr	r0, [pc, #128]	; (80027a0 <HAL_ADC_MspInit+0xf0>)
 800271e:	f001 fca5 	bl	800406c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002722:	4b20      	ldr	r3, [pc, #128]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 8002724:	4a20      	ldr	r2, [pc, #128]	; (80027a8 <HAL_ADC_MspInit+0xf8>)
 8002726:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002728:	4b1e      	ldr	r3, [pc, #120]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 800272a:	2200      	movs	r2, #0
 800272c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800272e:	4b1d      	ldr	r3, [pc, #116]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 8002730:	2200      	movs	r2, #0
 8002732:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002734:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 8002736:	2200      	movs	r2, #0
 8002738:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800273a:	4b1a      	ldr	r3, [pc, #104]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 800273c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002740:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002742:	4b18      	ldr	r3, [pc, #96]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 8002744:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002748:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800274a:	4b16      	ldr	r3, [pc, #88]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 800274c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002750:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002752:	4b14      	ldr	r3, [pc, #80]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 8002754:	2200      	movs	r2, #0
 8002756:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002758:	4b12      	ldr	r3, [pc, #72]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 800275a:	2200      	movs	r2, #0
 800275c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800275e:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 8002760:	2200      	movs	r2, #0
 8002762:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002764:	480f      	ldr	r0, [pc, #60]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 8002766:	f001 f911 	bl	800398c <HAL_DMA_Init>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8002770:	f7ff ff70 	bl	8002654 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a0b      	ldr	r2, [pc, #44]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 8002778:	639a      	str	r2, [r3, #56]	; 0x38
 800277a:	4a0a      	ldr	r2, [pc, #40]	; (80027a4 <HAL_ADC_MspInit+0xf4>)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002780:	2200      	movs	r2, #0
 8002782:	2100      	movs	r1, #0
 8002784:	2012      	movs	r0, #18
 8002786:	f001 f8ca 	bl	800391e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800278a:	2012      	movs	r0, #18
 800278c:	f001 f8e3 	bl	8003956 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002790:	bf00      	nop
 8002792:	3728      	adds	r7, #40	; 0x28
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40012000 	.word	0x40012000
 800279c:	40023800 	.word	0x40023800
 80027a0:	40020000 	.word	0x40020000
 80027a4:	2000026c 	.word	0x2000026c
 80027a8:	40026410 	.word	0x40026410

080027ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b08a      	sub	sp, #40	; 0x28
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b4:	f107 0314 	add.w	r3, r7, #20
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	605a      	str	r2, [r3, #4]
 80027be:	609a      	str	r2, [r3, #8]
 80027c0:	60da      	str	r2, [r3, #12]
 80027c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a19      	ldr	r2, [pc, #100]	; (8002830 <HAL_I2C_MspInit+0x84>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d12c      	bne.n	8002828 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	613b      	str	r3, [r7, #16]
 80027d2:	4b18      	ldr	r3, [pc, #96]	; (8002834 <HAL_I2C_MspInit+0x88>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	4a17      	ldr	r2, [pc, #92]	; (8002834 <HAL_I2C_MspInit+0x88>)
 80027d8:	f043 0302 	orr.w	r3, r3, #2
 80027dc:	6313      	str	r3, [r2, #48]	; 0x30
 80027de:	4b15      	ldr	r3, [pc, #84]	; (8002834 <HAL_I2C_MspInit+0x88>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	613b      	str	r3, [r7, #16]
 80027e8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80027ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027f0:	2312      	movs	r3, #18
 80027f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f8:	2303      	movs	r3, #3
 80027fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027fc:	2304      	movs	r3, #4
 80027fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002800:	f107 0314 	add.w	r3, r7, #20
 8002804:	4619      	mov	r1, r3
 8002806:	480c      	ldr	r0, [pc, #48]	; (8002838 <HAL_I2C_MspInit+0x8c>)
 8002808:	f001 fc30 	bl	800406c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800280c:	2300      	movs	r3, #0
 800280e:	60fb      	str	r3, [r7, #12]
 8002810:	4b08      	ldr	r3, [pc, #32]	; (8002834 <HAL_I2C_MspInit+0x88>)
 8002812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002814:	4a07      	ldr	r2, [pc, #28]	; (8002834 <HAL_I2C_MspInit+0x88>)
 8002816:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800281a:	6413      	str	r3, [r2, #64]	; 0x40
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <HAL_I2C_MspInit+0x88>)
 800281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002820:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002828:	bf00      	nop
 800282a:	3728      	adds	r7, #40	; 0x28
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	40005400 	.word	0x40005400
 8002834:	40023800 	.word	0x40023800
 8002838:	40020400 	.word	0x40020400

0800283c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a0e      	ldr	r2, [pc, #56]	; (8002884 <HAL_TIM_Base_MspInit+0x48>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d115      	bne.n	800287a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	4b0d      	ldr	r3, [pc, #52]	; (8002888 <HAL_TIM_Base_MspInit+0x4c>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	4a0c      	ldr	r2, [pc, #48]	; (8002888 <HAL_TIM_Base_MspInit+0x4c>)
 8002858:	f043 0308 	orr.w	r3, r3, #8
 800285c:	6413      	str	r3, [r2, #64]	; 0x40
 800285e:	4b0a      	ldr	r3, [pc, #40]	; (8002888 <HAL_TIM_Base_MspInit+0x4c>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	f003 0308 	and.w	r3, r3, #8
 8002866:	60fb      	str	r3, [r7, #12]
 8002868:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800286a:	2200      	movs	r2, #0
 800286c:	2100      	movs	r1, #0
 800286e:	2032      	movs	r0, #50	; 0x32
 8002870:	f001 f855 	bl	800391e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002874:	2032      	movs	r0, #50	; 0x32
 8002876:	f001 f86e 	bl	8003956 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40000c00 	.word	0x40000c00
 8002888:	40023800 	.word	0x40023800

0800288c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b08a      	sub	sp, #40	; 0x28
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002894:	f107 0314 	add.w	r3, r7, #20
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	609a      	str	r2, [r3, #8]
 80028a0:	60da      	str	r2, [r3, #12]
 80028a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a19      	ldr	r2, [pc, #100]	; (8002910 <HAL_UART_MspInit+0x84>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d12b      	bne.n	8002906 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	613b      	str	r3, [r7, #16]
 80028b2:	4b18      	ldr	r3, [pc, #96]	; (8002914 <HAL_UART_MspInit+0x88>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	4a17      	ldr	r2, [pc, #92]	; (8002914 <HAL_UART_MspInit+0x88>)
 80028b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028bc:	6413      	str	r3, [r2, #64]	; 0x40
 80028be:	4b15      	ldr	r3, [pc, #84]	; (8002914 <HAL_UART_MspInit+0x88>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c6:	613b      	str	r3, [r7, #16]
 80028c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	4b11      	ldr	r3, [pc, #68]	; (8002914 <HAL_UART_MspInit+0x88>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	4a10      	ldr	r2, [pc, #64]	; (8002914 <HAL_UART_MspInit+0x88>)
 80028d4:	f043 0301 	orr.w	r3, r3, #1
 80028d8:	6313      	str	r3, [r2, #48]	; 0x30
 80028da:	4b0e      	ldr	r3, [pc, #56]	; (8002914 <HAL_UART_MspInit+0x88>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80028e6:	230c      	movs	r3, #12
 80028e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ea:	2302      	movs	r3, #2
 80028ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028f2:	2303      	movs	r3, #3
 80028f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028f6:	2307      	movs	r3, #7
 80028f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fa:	f107 0314 	add.w	r3, r7, #20
 80028fe:	4619      	mov	r1, r3
 8002900:	4805      	ldr	r0, [pc, #20]	; (8002918 <HAL_UART_MspInit+0x8c>)
 8002902:	f001 fbb3 	bl	800406c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002906:	bf00      	nop
 8002908:	3728      	adds	r7, #40	; 0x28
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40004400 	.word	0x40004400
 8002914:	40023800 	.word	0x40023800
 8002918:	40020000 	.word	0x40020000

0800291c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002920:	e7fe      	b.n	8002920 <NMI_Handler+0x4>

08002922 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002922:	b480      	push	{r7}
 8002924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002926:	e7fe      	b.n	8002926 <HardFault_Handler+0x4>

08002928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800292c:	e7fe      	b.n	800292c <MemManage_Handler+0x4>

0800292e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800292e:	b480      	push	{r7}
 8002930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002932:	e7fe      	b.n	8002932 <BusFault_Handler+0x4>

08002934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002938:	e7fe      	b.n	8002938 <UsageFault_Handler+0x4>

0800293a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800293a:	b480      	push	{r7}
 800293c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800293e:	bf00      	nop
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800294c:	bf00      	nop
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002956:	b480      	push	{r7}
 8002958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800295a:	bf00      	nop
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002968:	f000 f974 	bl	8002c54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800296c:	bf00      	nop
 800296e:	bd80      	pop	{r7, pc}

08002970 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002974:	4802      	ldr	r0, [pc, #8]	; (8002980 <ADC_IRQHandler+0x10>)
 8002976:	f000 f9f4 	bl	8002d62 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20000224 	.word	0x20000224

08002984 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002988:	4802      	ldr	r0, [pc, #8]	; (8002994 <TIM5_IRQHandler+0x10>)
 800298a:	f003 f853 	bl	8005a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800298e:	bf00      	nop
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	20000320 	.word	0x20000320

08002998 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800299c:	4802      	ldr	r0, [pc, #8]	; (80029a8 <DMA2_Stream0_IRQHandler+0x10>)
 800299e:	f001 f8fb 	bl	8003b98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80029a2:	bf00      	nop
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	2000026c 	.word	0x2000026c

080029ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  return 1;
 80029b0:	2301      	movs	r3, #1
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <_kill>:

int _kill(int pid, int sig)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029c6:	f003 fed5 	bl	8006774 <__errno>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2216      	movs	r2, #22
 80029ce:	601a      	str	r2, [r3, #0]
  return -1;
 80029d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <_exit>:

void _exit (int status)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029e4:	f04f 31ff 	mov.w	r1, #4294967295
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7ff ffe7 	bl	80029bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80029ee:	e7fe      	b.n	80029ee <_exit+0x12>

080029f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
 8002a00:	e00a      	b.n	8002a18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a02:	f3af 8000 	nop.w
 8002a06:	4601      	mov	r1, r0
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	1c5a      	adds	r2, r3, #1
 8002a0c:	60ba      	str	r2, [r7, #8]
 8002a0e:	b2ca      	uxtb	r2, r1
 8002a10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	3301      	adds	r3, #1
 8002a16:	617b      	str	r3, [r7, #20]
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	dbf0      	blt.n	8002a02 <_read+0x12>
  }

  return len;
 8002a20:	687b      	ldr	r3, [r7, #4]
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3718      	adds	r7, #24
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b086      	sub	sp, #24
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a36:	2300      	movs	r3, #0
 8002a38:	617b      	str	r3, [r7, #20]
 8002a3a:	e009      	b.n	8002a50 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	1c5a      	adds	r2, r3, #1
 8002a40:	60ba      	str	r2, [r7, #8]
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	dbf1      	blt.n	8002a3c <_write+0x12>
  }
  return len;
 8002a58:	687b      	ldr	r3, [r7, #4]
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3718      	adds	r7, #24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <_close>:

int _close(int file)
{
 8002a62:	b480      	push	{r7}
 8002a64:	b083      	sub	sp, #12
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b083      	sub	sp, #12
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
 8002a82:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a8a:	605a      	str	r2, [r3, #4]
  return 0;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <_isatty>:

int _isatty(int file)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002aa2:	2301      	movs	r3, #1
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
	...

08002acc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ad4:	4a14      	ldr	r2, [pc, #80]	; (8002b28 <_sbrk+0x5c>)
 8002ad6:	4b15      	ldr	r3, [pc, #84]	; (8002b2c <_sbrk+0x60>)
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ae0:	4b13      	ldr	r3, [pc, #76]	; (8002b30 <_sbrk+0x64>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d102      	bne.n	8002aee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ae8:	4b11      	ldr	r3, [pc, #68]	; (8002b30 <_sbrk+0x64>)
 8002aea:	4a12      	ldr	r2, [pc, #72]	; (8002b34 <_sbrk+0x68>)
 8002aec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002aee:	4b10      	ldr	r3, [pc, #64]	; (8002b30 <_sbrk+0x64>)
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4413      	add	r3, r2
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d207      	bcs.n	8002b0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002afc:	f003 fe3a 	bl	8006774 <__errno>
 8002b00:	4603      	mov	r3, r0
 8002b02:	220c      	movs	r2, #12
 8002b04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b06:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0a:	e009      	b.n	8002b20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b0c:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <_sbrk+0x64>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b12:	4b07      	ldr	r3, [pc, #28]	; (8002b30 <_sbrk+0x64>)
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4413      	add	r3, r2
 8002b1a:	4a05      	ldr	r2, [pc, #20]	; (8002b30 <_sbrk+0x64>)
 8002b1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	20020000 	.word	0x20020000
 8002b2c:	00000400 	.word	0x00000400
 8002b30:	200003ac 	.word	0x200003ac
 8002b34:	200003c8 	.word	0x200003c8

08002b38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b3c:	4b06      	ldr	r3, [pc, #24]	; (8002b58 <SystemInit+0x20>)
 8002b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b42:	4a05      	ldr	r2, [pc, #20]	; (8002b58 <SystemInit+0x20>)
 8002b44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	e000ed00 	.word	0xe000ed00

08002b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b60:	480d      	ldr	r0, [pc, #52]	; (8002b98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b62:	490e      	ldr	r1, [pc, #56]	; (8002b9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b64:	4a0e      	ldr	r2, [pc, #56]	; (8002ba0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b68:	e002      	b.n	8002b70 <LoopCopyDataInit>

08002b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b6e:	3304      	adds	r3, #4

08002b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b74:	d3f9      	bcc.n	8002b6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b76:	4a0b      	ldr	r2, [pc, #44]	; (8002ba4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b78:	4c0b      	ldr	r4, [pc, #44]	; (8002ba8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b7c:	e001      	b.n	8002b82 <LoopFillZerobss>

08002b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b80:	3204      	adds	r2, #4

08002b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b84:	d3fb      	bcc.n	8002b7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b86:	f7ff ffd7 	bl	8002b38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b8a:	f003 fdf9 	bl	8006780 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b8e:	f7ff fab1 	bl	80020f4 <main>
  bx  lr    
 8002b92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b9c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8002ba0:	0800af34 	.word	0x0800af34
  ldr r2, =_sbss
 8002ba4:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8002ba8:	200003c4 	.word	0x200003c4

08002bac <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bac:	e7fe      	b.n	8002bac <CAN1_RX0_IRQHandler>
	...

08002bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bb4:	4b0e      	ldr	r3, [pc, #56]	; (8002bf0 <HAL_Init+0x40>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a0d      	ldr	r2, [pc, #52]	; (8002bf0 <HAL_Init+0x40>)
 8002bba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bc0:	4b0b      	ldr	r3, [pc, #44]	; (8002bf0 <HAL_Init+0x40>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a0a      	ldr	r2, [pc, #40]	; (8002bf0 <HAL_Init+0x40>)
 8002bc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bcc:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <HAL_Init+0x40>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a07      	ldr	r2, [pc, #28]	; (8002bf0 <HAL_Init+0x40>)
 8002bd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bd8:	2003      	movs	r0, #3
 8002bda:	f000 fe95 	bl	8003908 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bde:	2000      	movs	r0, #0
 8002be0:	f000 f808 	bl	8002bf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002be4:	f7ff fd3c 	bl	8002660 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40023c00 	.word	0x40023c00

08002bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bfc:	4b12      	ldr	r3, [pc, #72]	; (8002c48 <HAL_InitTick+0x54>)
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	4b12      	ldr	r3, [pc, #72]	; (8002c4c <HAL_InitTick+0x58>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	4619      	mov	r1, r3
 8002c06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 fead 	bl	8003972 <HAL_SYSTICK_Config>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e00e      	b.n	8002c40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2b0f      	cmp	r3, #15
 8002c26:	d80a      	bhi.n	8002c3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c28:	2200      	movs	r2, #0
 8002c2a:	6879      	ldr	r1, [r7, #4]
 8002c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c30:	f000 fe75 	bl	800391e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c34:	4a06      	ldr	r2, [pc, #24]	; (8002c50 <HAL_InitTick+0x5c>)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	e000      	b.n	8002c40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3708      	adds	r7, #8
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	20000024 	.word	0x20000024
 8002c4c:	2000002c 	.word	0x2000002c
 8002c50:	20000028 	.word	0x20000028

08002c54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c58:	4b06      	ldr	r3, [pc, #24]	; (8002c74 <HAL_IncTick+0x20>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	4b06      	ldr	r3, [pc, #24]	; (8002c78 <HAL_IncTick+0x24>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4413      	add	r3, r2
 8002c64:	4a04      	ldr	r2, [pc, #16]	; (8002c78 <HAL_IncTick+0x24>)
 8002c66:	6013      	str	r3, [r2, #0]
}
 8002c68:	bf00      	nop
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	2000002c 	.word	0x2000002c
 8002c78:	200003b0 	.word	0x200003b0

08002c7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c80:	4b03      	ldr	r3, [pc, #12]	; (8002c90 <HAL_GetTick+0x14>)
 8002c82:	681b      	ldr	r3, [r3, #0]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	200003b0 	.word	0x200003b0

08002c94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c9c:	f7ff ffee 	bl	8002c7c <HAL_GetTick>
 8002ca0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cac:	d005      	beq.n	8002cba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cae:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <HAL_Delay+0x44>)
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cba:	bf00      	nop
 8002cbc:	f7ff ffde 	bl	8002c7c <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	68fa      	ldr	r2, [r7, #12]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d8f7      	bhi.n	8002cbc <HAL_Delay+0x28>
  {
  }
}
 8002ccc:	bf00      	nop
 8002cce:	bf00      	nop
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	2000002c 	.word	0x2000002c

08002cdc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e033      	b.n	8002d5a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d109      	bne.n	8002d0e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f7ff fcd8 	bl	80026b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d12:	f003 0310 	and.w	r3, r3, #16
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d118      	bne.n	8002d4c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d22:	f023 0302 	bic.w	r3, r3, #2
 8002d26:	f043 0202 	orr.w	r2, r3, #2
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fb92 	bl	8003458 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3e:	f023 0303 	bic.w	r3, r3, #3
 8002d42:	f043 0201 	orr.w	r2, r3, #1
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	641a      	str	r2, [r3, #64]	; 0x40
 8002d4a:	e001      	b.n	8002d50 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b086      	sub	sp, #24
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
 8002d6e:	2300      	movs	r3, #0
 8002d70:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	f003 0320 	and.w	r3, r3, #32
 8002d90:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d049      	beq.n	8002e2c <HAL_ADC_IRQHandler+0xca>
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d046      	beq.n	8002e2c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	f003 0310 	and.w	r3, r3, #16
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d105      	bne.n	8002db6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d12b      	bne.n	8002e1c <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d127      	bne.n	8002e1c <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d006      	beq.n	8002de8 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d119      	bne.n	8002e1c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685a      	ldr	r2, [r3, #4]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0220 	bic.w	r2, r2, #32
 8002df6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d105      	bne.n	8002e1c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e14:	f043 0201 	orr.w	r2, r3, #1
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 f9c1 	bl	80031a4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f06f 0212 	mvn.w	r2, #18
 8002e2a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f003 0304 	and.w	r3, r3, #4
 8002e32:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d057      	beq.n	8002ef2 <HAL_ADC_IRQHandler+0x190>
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d054      	beq.n	8002ef2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	f003 0310 	and.w	r3, r3, #16
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d105      	bne.n	8002e60 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e58:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d139      	bne.n	8002ee2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e74:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d006      	beq.n	8002e8a <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d12b      	bne.n	8002ee2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d124      	bne.n	8002ee2 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d11d      	bne.n	8002ee2 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d119      	bne.n	8002ee2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ebc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d105      	bne.n	8002ee2 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	f043 0201 	orr.w	r2, r3, #1
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 fc36 	bl	8003754 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f06f 020c 	mvn.w	r2, #12
 8002ef0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f00:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d017      	beq.n	8002f38 <HAL_ADC_IRQHandler+0x1d6>
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d014      	beq.n	8002f38 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0301 	and.w	r3, r3, #1
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d10d      	bne.n	8002f38 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f20:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 f94f 	bl	80031cc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f06f 0201 	mvn.w	r2, #1
 8002f36:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f003 0320 	and.w	r3, r3, #32
 8002f3e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f46:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d015      	beq.n	8002f7a <HAL_ADC_IRQHandler+0x218>
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d012      	beq.n	8002f7a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f58:	f043 0202 	orr.w	r2, r3, #2
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0220 	mvn.w	r2, #32
 8002f68:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 f938 	bl	80031e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f06f 0220 	mvn.w	r2, #32
 8002f78:	601a      	str	r2, [r3, #0]
  }
}
 8002f7a:	bf00      	nop
 8002f7c:	3718      	adds	r7, #24
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
	...

08002f84 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f90:	2300      	movs	r3, #0
 8002f92:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d101      	bne.n	8002fa2 <HAL_ADC_Start_DMA+0x1e>
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	e0e9      	b.n	8003176 <HAL_ADC_Start_DMA+0x1f2>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d018      	beq.n	8002fea <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689a      	ldr	r2, [r3, #8]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 0201 	orr.w	r2, r2, #1
 8002fc6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002fc8:	4b6d      	ldr	r3, [pc, #436]	; (8003180 <HAL_ADC_Start_DMA+0x1fc>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a6d      	ldr	r2, [pc, #436]	; (8003184 <HAL_ADC_Start_DMA+0x200>)
 8002fce:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd2:	0c9a      	lsrs	r2, r3, #18
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	4413      	add	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002fdc:	e002      	b.n	8002fe4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f9      	bne.n	8002fde <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ff8:	d107      	bne.n	800300a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003008:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	2b01      	cmp	r3, #1
 8003016:	f040 80a1 	bne.w	800315c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003022:	f023 0301 	bic.w	r3, r3, #1
 8003026:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003038:	2b00      	cmp	r3, #0
 800303a:	d007      	beq.n	800304c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003044:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003050:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003054:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003058:	d106      	bne.n	8003068 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305e:	f023 0206 	bic.w	r2, r3, #6
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	645a      	str	r2, [r3, #68]	; 0x44
 8003066:	e002      	b.n	800306e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003076:	4b44      	ldr	r3, [pc, #272]	; (8003188 <HAL_ADC_Start_DMA+0x204>)
 8003078:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307e:	4a43      	ldr	r2, [pc, #268]	; (800318c <HAL_ADC_Start_DMA+0x208>)
 8003080:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003086:	4a42      	ldr	r2, [pc, #264]	; (8003190 <HAL_ADC_Start_DMA+0x20c>)
 8003088:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800308e:	4a41      	ldr	r2, [pc, #260]	; (8003194 <HAL_ADC_Start_DMA+0x210>)
 8003090:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800309a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80030aa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030ba:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	334c      	adds	r3, #76	; 0x4c
 80030c6:	4619      	mov	r1, r3
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f000 fd0c 	bl	8003ae8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f003 031f 	and.w	r3, r3, #31
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d12a      	bne.n	8003132 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a2d      	ldr	r2, [pc, #180]	; (8003198 <HAL_ADC_Start_DMA+0x214>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d015      	beq.n	8003112 <HAL_ADC_Start_DMA+0x18e>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a2c      	ldr	r2, [pc, #176]	; (800319c <HAL_ADC_Start_DMA+0x218>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d105      	bne.n	80030fc <HAL_ADC_Start_DMA+0x178>
 80030f0:	4b25      	ldr	r3, [pc, #148]	; (8003188 <HAL_ADC_Start_DMA+0x204>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f003 031f 	and.w	r3, r3, #31
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00a      	beq.n	8003112 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a27      	ldr	r2, [pc, #156]	; (80031a0 <HAL_ADC_Start_DMA+0x21c>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d136      	bne.n	8003174 <HAL_ADC_Start_DMA+0x1f0>
 8003106:	4b20      	ldr	r3, [pc, #128]	; (8003188 <HAL_ADC_Start_DMA+0x204>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 0310 	and.w	r3, r3, #16
 800310e:	2b00      	cmp	r3, #0
 8003110:	d130      	bne.n	8003174 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d129      	bne.n	8003174 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689a      	ldr	r2, [r3, #8]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800312e:	609a      	str	r2, [r3, #8]
 8003130:	e020      	b.n	8003174 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a18      	ldr	r2, [pc, #96]	; (8003198 <HAL_ADC_Start_DMA+0x214>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d11b      	bne.n	8003174 <HAL_ADC_Start_DMA+0x1f0>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d114      	bne.n	8003174 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003158:	609a      	str	r2, [r3, #8]
 800315a:	e00b      	b.n	8003174 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	f043 0210 	orr.w	r2, r3, #16
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316c:	f043 0201 	orr.w	r2, r3, #1
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20000024 	.word	0x20000024
 8003184:	431bde83 	.word	0x431bde83
 8003188:	40012300 	.word	0x40012300
 800318c:	08003651 	.word	0x08003651
 8003190:	0800370b 	.word	0x0800370b
 8003194:	08003727 	.word	0x08003727
 8003198:	40012000 	.word	0x40012000
 800319c:	40012100 	.word	0x40012100
 80031a0:	40012200 	.word	0x40012200

080031a4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80031fe:	2300      	movs	r3, #0
 8003200:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003208:	2b01      	cmp	r3, #1
 800320a:	d101      	bne.n	8003210 <HAL_ADC_ConfigChannel+0x1c>
 800320c:	2302      	movs	r3, #2
 800320e:	e113      	b.n	8003438 <HAL_ADC_ConfigChannel+0x244>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2b09      	cmp	r3, #9
 800321e:	d925      	bls.n	800326c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	68d9      	ldr	r1, [r3, #12]
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	b29b      	uxth	r3, r3
 800322c:	461a      	mov	r2, r3
 800322e:	4613      	mov	r3, r2
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	4413      	add	r3, r2
 8003234:	3b1e      	subs	r3, #30
 8003236:	2207      	movs	r2, #7
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	43da      	mvns	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	400a      	ands	r2, r1
 8003244:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68d9      	ldr	r1, [r3, #12]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	b29b      	uxth	r3, r3
 8003256:	4618      	mov	r0, r3
 8003258:	4603      	mov	r3, r0
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	4403      	add	r3, r0
 800325e:	3b1e      	subs	r3, #30
 8003260:	409a      	lsls	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	430a      	orrs	r2, r1
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	e022      	b.n	80032b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	6919      	ldr	r1, [r3, #16]
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	b29b      	uxth	r3, r3
 8003278:	461a      	mov	r2, r3
 800327a:	4613      	mov	r3, r2
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	4413      	add	r3, r2
 8003280:	2207      	movs	r2, #7
 8003282:	fa02 f303 	lsl.w	r3, r2, r3
 8003286:	43da      	mvns	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	400a      	ands	r2, r1
 800328e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6919      	ldr	r1, [r3, #16]
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	689a      	ldr	r2, [r3, #8]
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	b29b      	uxth	r3, r3
 80032a0:	4618      	mov	r0, r3
 80032a2:	4603      	mov	r3, r0
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	4403      	add	r3, r0
 80032a8:	409a      	lsls	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b06      	cmp	r3, #6
 80032b8:	d824      	bhi.n	8003304 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	3b05      	subs	r3, #5
 80032cc:	221f      	movs	r2, #31
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43da      	mvns	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	400a      	ands	r2, r1
 80032da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	4618      	mov	r0, r3
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	4413      	add	r3, r2
 80032f4:	3b05      	subs	r3, #5
 80032f6:	fa00 f203 	lsl.w	r2, r0, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	635a      	str	r2, [r3, #52]	; 0x34
 8003302:	e04c      	b.n	800339e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b0c      	cmp	r3, #12
 800330a:	d824      	bhi.n	8003356 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	3b23      	subs	r3, #35	; 0x23
 800331e:	221f      	movs	r2, #31
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	43da      	mvns	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	400a      	ands	r2, r1
 800332c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	b29b      	uxth	r3, r3
 800333a:	4618      	mov	r0, r3
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	3b23      	subs	r3, #35	; 0x23
 8003348:	fa00 f203 	lsl.w	r2, r0, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	430a      	orrs	r2, r1
 8003352:	631a      	str	r2, [r3, #48]	; 0x30
 8003354:	e023      	b.n	800339e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	4613      	mov	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4413      	add	r3, r2
 8003366:	3b41      	subs	r3, #65	; 0x41
 8003368:	221f      	movs	r2, #31
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43da      	mvns	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	400a      	ands	r2, r1
 8003376:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	b29b      	uxth	r3, r3
 8003384:	4618      	mov	r0, r3
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685a      	ldr	r2, [r3, #4]
 800338a:	4613      	mov	r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	4413      	add	r3, r2
 8003390:	3b41      	subs	r3, #65	; 0x41
 8003392:	fa00 f203 	lsl.w	r2, r0, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800339e:	4b29      	ldr	r3, [pc, #164]	; (8003444 <HAL_ADC_ConfigChannel+0x250>)
 80033a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a28      	ldr	r2, [pc, #160]	; (8003448 <HAL_ADC_ConfigChannel+0x254>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d10f      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x1d8>
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2b12      	cmp	r3, #18
 80033b2:	d10b      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a1d      	ldr	r2, [pc, #116]	; (8003448 <HAL_ADC_ConfigChannel+0x254>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d12b      	bne.n	800342e <HAL_ADC_ConfigChannel+0x23a>
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a1c      	ldr	r2, [pc, #112]	; (800344c <HAL_ADC_ConfigChannel+0x258>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d003      	beq.n	80033e8 <HAL_ADC_ConfigChannel+0x1f4>
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2b11      	cmp	r3, #17
 80033e6:	d122      	bne.n	800342e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a11      	ldr	r2, [pc, #68]	; (800344c <HAL_ADC_ConfigChannel+0x258>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d111      	bne.n	800342e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800340a:	4b11      	ldr	r3, [pc, #68]	; (8003450 <HAL_ADC_ConfigChannel+0x25c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a11      	ldr	r2, [pc, #68]	; (8003454 <HAL_ADC_ConfigChannel+0x260>)
 8003410:	fba2 2303 	umull	r2, r3, r2, r3
 8003414:	0c9a      	lsrs	r2, r3, #18
 8003416:	4613      	mov	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003420:	e002      	b.n	8003428 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	3b01      	subs	r3, #1
 8003426:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1f9      	bne.n	8003422 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3714      	adds	r7, #20
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	40012300 	.word	0x40012300
 8003448:	40012000 	.word	0x40012000
 800344c:	10000012 	.word	0x10000012
 8003450:	20000024 	.word	0x20000024
 8003454:	431bde83 	.word	0x431bde83

08003458 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003460:	4b79      	ldr	r3, [pc, #484]	; (8003648 <ADC_Init+0x1f0>)
 8003462:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	685a      	ldr	r2, [r3, #4]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	431a      	orrs	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	685a      	ldr	r2, [r3, #4]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800348c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6859      	ldr	r1, [r3, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	021a      	lsls	r2, r3, #8
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80034b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6859      	ldr	r1, [r3, #4]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6899      	ldr	r1, [r3, #8]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68da      	ldr	r2, [r3, #12]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ea:	4a58      	ldr	r2, [pc, #352]	; (800364c <ADC_Init+0x1f4>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d022      	beq.n	8003536 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6899      	ldr	r1, [r3, #8]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003520:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6899      	ldr	r1, [r3, #8]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	430a      	orrs	r2, r1
 8003532:	609a      	str	r2, [r3, #8]
 8003534:	e00f      	b.n	8003556 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003544:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003554:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	689a      	ldr	r2, [r3, #8]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 0202 	bic.w	r2, r2, #2
 8003564:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6899      	ldr	r1, [r3, #8]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	7e1b      	ldrb	r3, [r3, #24]
 8003570:	005a      	lsls	r2, r3, #1
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d01b      	beq.n	80035bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003592:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80035a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6859      	ldr	r1, [r3, #4]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ae:	3b01      	subs	r3, #1
 80035b0:	035a      	lsls	r2, r3, #13
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	605a      	str	r2, [r3, #4]
 80035ba:	e007      	b.n	80035cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80035da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	051a      	lsls	r2, r3, #20
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003600:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	6899      	ldr	r1, [r3, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800360e:	025a      	lsls	r2, r3, #9
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	430a      	orrs	r2, r1
 8003616:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003626:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6899      	ldr	r1, [r3, #8]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	029a      	lsls	r2, r3, #10
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	430a      	orrs	r2, r1
 800363a:	609a      	str	r2, [r3, #8]
}
 800363c:	bf00      	nop
 800363e:	3714      	adds	r7, #20
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	40012300 	.word	0x40012300
 800364c:	0f000001 	.word	0x0f000001

08003650 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800365c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003662:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003666:	2b00      	cmp	r3, #0
 8003668:	d13c      	bne.n	80036e4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d12b      	bne.n	80036dc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003688:	2b00      	cmp	r3, #0
 800368a:	d127      	bne.n	80036dc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003692:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003696:	2b00      	cmp	r3, #0
 8003698:	d006      	beq.n	80036a8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d119      	bne.n	80036dc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0220 	bic.w	r2, r2, #32
 80036b6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d105      	bne.n	80036dc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d4:	f043 0201 	orr.w	r2, r3, #1
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f7ff fd61 	bl	80031a4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80036e2:	e00e      	b.n	8003702 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e8:	f003 0310 	and.w	r3, r3, #16
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d003      	beq.n	80036f8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f7ff fd75 	bl	80031e0 <HAL_ADC_ErrorCallback>
}
 80036f6:	e004      	b.n	8003702 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	4798      	blx	r3
}
 8003702:	bf00      	nop
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b084      	sub	sp, #16
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003716:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f7ff fd4d 	bl	80031b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800371e:	bf00      	nop
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}

08003726 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003726:	b580      	push	{r7, lr}
 8003728:	b084      	sub	sp, #16
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003732:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2240      	movs	r2, #64	; 0x40
 8003738:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373e:	f043 0204 	orr.w	r2, r3, #4
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f7ff fd4a 	bl	80031e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800374c:	bf00      	nop
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800375c:	bf00      	nop
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003778:	4b0c      	ldr	r3, [pc, #48]	; (80037ac <__NVIC_SetPriorityGrouping+0x44>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800377e:	68ba      	ldr	r2, [r7, #8]
 8003780:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003784:	4013      	ands	r3, r2
 8003786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003790:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003794:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800379a:	4a04      	ldr	r2, [pc, #16]	; (80037ac <__NVIC_SetPriorityGrouping+0x44>)
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	60d3      	str	r3, [r2, #12]
}
 80037a0:	bf00      	nop
 80037a2:	3714      	adds	r7, #20
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	e000ed00 	.word	0xe000ed00

080037b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037b4:	4b04      	ldr	r3, [pc, #16]	; (80037c8 <__NVIC_GetPriorityGrouping+0x18>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	0a1b      	lsrs	r3, r3, #8
 80037ba:	f003 0307 	and.w	r3, r3, #7
}
 80037be:	4618      	mov	r0, r3
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	e000ed00 	.word	0xe000ed00

080037cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	4603      	mov	r3, r0
 80037d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	db0b      	blt.n	80037f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037de:	79fb      	ldrb	r3, [r7, #7]
 80037e0:	f003 021f 	and.w	r2, r3, #31
 80037e4:	4907      	ldr	r1, [pc, #28]	; (8003804 <__NVIC_EnableIRQ+0x38>)
 80037e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ea:	095b      	lsrs	r3, r3, #5
 80037ec:	2001      	movs	r0, #1
 80037ee:	fa00 f202 	lsl.w	r2, r0, r2
 80037f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	e000e100 	.word	0xe000e100

08003808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	4603      	mov	r3, r0
 8003810:	6039      	str	r1, [r7, #0]
 8003812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003818:	2b00      	cmp	r3, #0
 800381a:	db0a      	blt.n	8003832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	b2da      	uxtb	r2, r3
 8003820:	490c      	ldr	r1, [pc, #48]	; (8003854 <__NVIC_SetPriority+0x4c>)
 8003822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003826:	0112      	lsls	r2, r2, #4
 8003828:	b2d2      	uxtb	r2, r2
 800382a:	440b      	add	r3, r1
 800382c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003830:	e00a      	b.n	8003848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	b2da      	uxtb	r2, r3
 8003836:	4908      	ldr	r1, [pc, #32]	; (8003858 <__NVIC_SetPriority+0x50>)
 8003838:	79fb      	ldrb	r3, [r7, #7]
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	3b04      	subs	r3, #4
 8003840:	0112      	lsls	r2, r2, #4
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	440b      	add	r3, r1
 8003846:	761a      	strb	r2, [r3, #24]
}
 8003848:	bf00      	nop
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	e000e100 	.word	0xe000e100
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800385c:	b480      	push	{r7}
 800385e:	b089      	sub	sp, #36	; 0x24
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	f1c3 0307 	rsb	r3, r3, #7
 8003876:	2b04      	cmp	r3, #4
 8003878:	bf28      	it	cs
 800387a:	2304      	movcs	r3, #4
 800387c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	3304      	adds	r3, #4
 8003882:	2b06      	cmp	r3, #6
 8003884:	d902      	bls.n	800388c <NVIC_EncodePriority+0x30>
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	3b03      	subs	r3, #3
 800388a:	e000      	b.n	800388e <NVIC_EncodePriority+0x32>
 800388c:	2300      	movs	r3, #0
 800388e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003890:	f04f 32ff 	mov.w	r2, #4294967295
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	43da      	mvns	r2, r3
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	401a      	ands	r2, r3
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038a4:	f04f 31ff 	mov.w	r1, #4294967295
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	fa01 f303 	lsl.w	r3, r1, r3
 80038ae:	43d9      	mvns	r1, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b4:	4313      	orrs	r3, r2
         );
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3724      	adds	r7, #36	; 0x24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
	...

080038c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	3b01      	subs	r3, #1
 80038d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038d4:	d301      	bcc.n	80038da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038d6:	2301      	movs	r3, #1
 80038d8:	e00f      	b.n	80038fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038da:	4a0a      	ldr	r2, [pc, #40]	; (8003904 <SysTick_Config+0x40>)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3b01      	subs	r3, #1
 80038e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038e2:	210f      	movs	r1, #15
 80038e4:	f04f 30ff 	mov.w	r0, #4294967295
 80038e8:	f7ff ff8e 	bl	8003808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038ec:	4b05      	ldr	r3, [pc, #20]	; (8003904 <SysTick_Config+0x40>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038f2:	4b04      	ldr	r3, [pc, #16]	; (8003904 <SysTick_Config+0x40>)
 80038f4:	2207      	movs	r2, #7
 80038f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3708      	adds	r7, #8
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	e000e010 	.word	0xe000e010

08003908 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f7ff ff29 	bl	8003768 <__NVIC_SetPriorityGrouping>
}
 8003916:	bf00      	nop
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800391e:	b580      	push	{r7, lr}
 8003920:	b086      	sub	sp, #24
 8003922:	af00      	add	r7, sp, #0
 8003924:	4603      	mov	r3, r0
 8003926:	60b9      	str	r1, [r7, #8]
 8003928:	607a      	str	r2, [r7, #4]
 800392a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800392c:	2300      	movs	r3, #0
 800392e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003930:	f7ff ff3e 	bl	80037b0 <__NVIC_GetPriorityGrouping>
 8003934:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	68b9      	ldr	r1, [r7, #8]
 800393a:	6978      	ldr	r0, [r7, #20]
 800393c:	f7ff ff8e 	bl	800385c <NVIC_EncodePriority>
 8003940:	4602      	mov	r2, r0
 8003942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003946:	4611      	mov	r1, r2
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff ff5d 	bl	8003808 <__NVIC_SetPriority>
}
 800394e:	bf00      	nop
 8003950:	3718      	adds	r7, #24
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b082      	sub	sp, #8
 800395a:	af00      	add	r7, sp, #0
 800395c:	4603      	mov	r3, r0
 800395e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003964:	4618      	mov	r0, r3
 8003966:	f7ff ff31 	bl	80037cc <__NVIC_EnableIRQ>
}
 800396a:	bf00      	nop
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b082      	sub	sp, #8
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f7ff ffa2 	bl	80038c4 <SysTick_Config>
 8003980:	4603      	mov	r3, r0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
	...

0800398c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003994:	2300      	movs	r3, #0
 8003996:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003998:	f7ff f970 	bl	8002c7c <HAL_GetTick>
 800399c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d101      	bne.n	80039a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e099      	b.n	8003adc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0201 	bic.w	r2, r2, #1
 80039c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039c8:	e00f      	b.n	80039ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039ca:	f7ff f957 	bl	8002c7c <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b05      	cmp	r3, #5
 80039d6:	d908      	bls.n	80039ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2220      	movs	r2, #32
 80039dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2203      	movs	r2, #3
 80039e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e078      	b.n	8003adc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1e8      	bne.n	80039ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a00:	697a      	ldr	r2, [r7, #20]
 8003a02:	4b38      	ldr	r3, [pc, #224]	; (8003ae4 <HAL_DMA_Init+0x158>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a16:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	691b      	ldr	r3, [r3, #16]
 8003a1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a1b      	ldr	r3, [r3, #32]
 8003a34:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a40:	2b04      	cmp	r3, #4
 8003a42:	d107      	bne.n	8003a54 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	697a      	ldr	r2, [r7, #20]
 8003a5a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f023 0307 	bic.w	r3, r3, #7
 8003a6a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	d117      	bne.n	8003aae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00e      	beq.n	8003aae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 fa6f 	bl	8003f74 <DMA_CheckFifoParam>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d008      	beq.n	8003aae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2240      	movs	r2, #64	; 0x40
 8003aa0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e016      	b.n	8003adc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 fa26 	bl	8003f08 <DMA_CalcBaseAndBitshift>
 8003abc:	4603      	mov	r3, r0
 8003abe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac4:	223f      	movs	r2, #63	; 0x3f
 8003ac6:	409a      	lsls	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3718      	adds	r7, #24
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	f010803f 	.word	0xf010803f

08003ae8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
 8003af4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003af6:	2300      	movs	r3, #0
 8003af8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003afe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d101      	bne.n	8003b0e <HAL_DMA_Start_IT+0x26>
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	e040      	b.n	8003b90 <HAL_DMA_Start_IT+0xa8>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d12f      	bne.n	8003b82 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2202      	movs	r2, #2
 8003b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	68b9      	ldr	r1, [r7, #8]
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f000 f9b8 	bl	8003eac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b40:	223f      	movs	r2, #63	; 0x3f
 8003b42:	409a      	lsls	r2, r3
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 0216 	orr.w	r2, r2, #22
 8003b56:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d007      	beq.n	8003b70 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f042 0208 	orr.w	r2, r2, #8
 8003b6e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 0201 	orr.w	r2, r2, #1
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	e005      	b.n	8003b8e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3718      	adds	r7, #24
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003ba4:	4b8e      	ldr	r3, [pc, #568]	; (8003de0 <HAL_DMA_IRQHandler+0x248>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a8e      	ldr	r2, [pc, #568]	; (8003de4 <HAL_DMA_IRQHandler+0x24c>)
 8003baa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bae:	0a9b      	lsrs	r3, r3, #10
 8003bb0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc2:	2208      	movs	r2, #8
 8003bc4:	409a      	lsls	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d01a      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d013      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0204 	bic.w	r2, r2, #4
 8003bea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf0:	2208      	movs	r2, #8
 8003bf2:	409a      	lsls	r2, r3
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfc:	f043 0201 	orr.w	r2, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c08:	2201      	movs	r2, #1
 8003c0a:	409a      	lsls	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d012      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00b      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c26:	2201      	movs	r2, #1
 8003c28:	409a      	lsls	r2, r3
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c32:	f043 0202 	orr.w	r2, r3, #2
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3e:	2204      	movs	r2, #4
 8003c40:	409a      	lsls	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	4013      	ands	r3, r2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d012      	beq.n	8003c70 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00b      	beq.n	8003c70 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c5c:	2204      	movs	r2, #4
 8003c5e:	409a      	lsls	r2, r3
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c68:	f043 0204 	orr.w	r2, r3, #4
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c74:	2210      	movs	r2, #16
 8003c76:	409a      	lsls	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d043      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0308 	and.w	r3, r3, #8
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d03c      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c92:	2210      	movs	r2, #16
 8003c94:	409a      	lsls	r2, r3
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d018      	beq.n	8003cda <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d108      	bne.n	8003cc8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d024      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	4798      	blx	r3
 8003cc6:	e01f      	b.n	8003d08 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d01b      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	4798      	blx	r3
 8003cd8:	e016      	b.n	8003d08 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d107      	bne.n	8003cf8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0208 	bic.w	r2, r2, #8
 8003cf6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d003      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	409a      	lsls	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	4013      	ands	r3, r2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 808f 	beq.w	8003e38 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0310 	and.w	r3, r3, #16
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 8087 	beq.w	8003e38 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d2e:	2220      	movs	r2, #32
 8003d30:	409a      	lsls	r2, r3
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b05      	cmp	r3, #5
 8003d40:	d136      	bne.n	8003db0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f022 0216 	bic.w	r2, r2, #22
 8003d50:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	695a      	ldr	r2, [r3, #20]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d60:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d103      	bne.n	8003d72 <HAL_DMA_IRQHandler+0x1da>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d007      	beq.n	8003d82 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0208 	bic.w	r2, r2, #8
 8003d80:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d86:	223f      	movs	r2, #63	; 0x3f
 8003d88:	409a      	lsls	r2, r3
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d07e      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	4798      	blx	r3
        }
        return;
 8003dae:	e079      	b.n	8003ea4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d01d      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10d      	bne.n	8003de8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d031      	beq.n	8003e38 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	4798      	blx	r3
 8003ddc:	e02c      	b.n	8003e38 <HAL_DMA_IRQHandler+0x2a0>
 8003dde:	bf00      	nop
 8003de0:	20000024 	.word	0x20000024
 8003de4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d023      	beq.n	8003e38 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	4798      	blx	r3
 8003df8:	e01e      	b.n	8003e38 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10f      	bne.n	8003e28 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0210 	bic.w	r2, r2, #16
 8003e16:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d003      	beq.n	8003e38 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d032      	beq.n	8003ea6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d022      	beq.n	8003e92 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2205      	movs	r2, #5
 8003e50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 0201 	bic.w	r2, r2, #1
 8003e62:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	3301      	adds	r3, #1
 8003e68:	60bb      	str	r3, [r7, #8]
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d307      	bcc.n	8003e80 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1f2      	bne.n	8003e64 <HAL_DMA_IRQHandler+0x2cc>
 8003e7e:	e000      	b.n	8003e82 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e80:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d005      	beq.n	8003ea6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	4798      	blx	r3
 8003ea2:	e000      	b.n	8003ea6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ea4:	bf00      	nop
    }
  }
}
 8003ea6:	3718      	adds	r7, #24
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
 8003eb8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ec8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	2b40      	cmp	r3, #64	; 0x40
 8003ed8:	d108      	bne.n	8003eec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003eea:	e007      	b.n	8003efc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	60da      	str	r2, [r3, #12]
}
 8003efc:	bf00      	nop
 8003efe:	3714      	adds	r7, #20
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	3b10      	subs	r3, #16
 8003f18:	4a14      	ldr	r2, [pc, #80]	; (8003f6c <DMA_CalcBaseAndBitshift+0x64>)
 8003f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1e:	091b      	lsrs	r3, r3, #4
 8003f20:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f22:	4a13      	ldr	r2, [pc, #76]	; (8003f70 <DMA_CalcBaseAndBitshift+0x68>)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4413      	add	r3, r2
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2b03      	cmp	r3, #3
 8003f34:	d909      	bls.n	8003f4a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003f3e:	f023 0303 	bic.w	r3, r3, #3
 8003f42:	1d1a      	adds	r2, r3, #4
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	659a      	str	r2, [r3, #88]	; 0x58
 8003f48:	e007      	b.n	8003f5a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003f52:	f023 0303 	bic.w	r3, r3, #3
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3714      	adds	r7, #20
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	aaaaaaab 	.word	0xaaaaaaab
 8003f70:	0800ab44 	.word	0x0800ab44

08003f74 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f84:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d11f      	bne.n	8003fce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	2b03      	cmp	r3, #3
 8003f92:	d856      	bhi.n	8004042 <DMA_CheckFifoParam+0xce>
 8003f94:	a201      	add	r2, pc, #4	; (adr r2, 8003f9c <DMA_CheckFifoParam+0x28>)
 8003f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9a:	bf00      	nop
 8003f9c:	08003fad 	.word	0x08003fad
 8003fa0:	08003fbf 	.word	0x08003fbf
 8003fa4:	08003fad 	.word	0x08003fad
 8003fa8:	08004043 	.word	0x08004043
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d046      	beq.n	8004046 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fbc:	e043      	b.n	8004046 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003fc6:	d140      	bne.n	800404a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fcc:	e03d      	b.n	800404a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fd6:	d121      	bne.n	800401c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	2b03      	cmp	r3, #3
 8003fdc:	d837      	bhi.n	800404e <DMA_CheckFifoParam+0xda>
 8003fde:	a201      	add	r2, pc, #4	; (adr r2, 8003fe4 <DMA_CheckFifoParam+0x70>)
 8003fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fe4:	08003ff5 	.word	0x08003ff5
 8003fe8:	08003ffb 	.word	0x08003ffb
 8003fec:	08003ff5 	.word	0x08003ff5
 8003ff0:	0800400d 	.word	0x0800400d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ff8:	e030      	b.n	800405c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d025      	beq.n	8004052 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800400a:	e022      	b.n	8004052 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004010:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004014:	d11f      	bne.n	8004056 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800401a:	e01c      	b.n	8004056 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	2b02      	cmp	r3, #2
 8004020:	d903      	bls.n	800402a <DMA_CheckFifoParam+0xb6>
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	2b03      	cmp	r3, #3
 8004026:	d003      	beq.n	8004030 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004028:	e018      	b.n	800405c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	73fb      	strb	r3, [r7, #15]
      break;
 800402e:	e015      	b.n	800405c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004034:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00e      	beq.n	800405a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	73fb      	strb	r3, [r7, #15]
      break;
 8004040:	e00b      	b.n	800405a <DMA_CheckFifoParam+0xe6>
      break;
 8004042:	bf00      	nop
 8004044:	e00a      	b.n	800405c <DMA_CheckFifoParam+0xe8>
      break;
 8004046:	bf00      	nop
 8004048:	e008      	b.n	800405c <DMA_CheckFifoParam+0xe8>
      break;
 800404a:	bf00      	nop
 800404c:	e006      	b.n	800405c <DMA_CheckFifoParam+0xe8>
      break;
 800404e:	bf00      	nop
 8004050:	e004      	b.n	800405c <DMA_CheckFifoParam+0xe8>
      break;
 8004052:	bf00      	nop
 8004054:	e002      	b.n	800405c <DMA_CheckFifoParam+0xe8>
      break;   
 8004056:	bf00      	nop
 8004058:	e000      	b.n	800405c <DMA_CheckFifoParam+0xe8>
      break;
 800405a:	bf00      	nop
    }
  } 
  
  return status; 
 800405c:	7bfb      	ldrb	r3, [r7, #15]
}
 800405e:	4618      	mov	r0, r3
 8004060:	3714      	adds	r7, #20
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop

0800406c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800406c:	b480      	push	{r7}
 800406e:	b089      	sub	sp, #36	; 0x24
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004076:	2300      	movs	r3, #0
 8004078:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800407a:	2300      	movs	r3, #0
 800407c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800407e:	2300      	movs	r3, #0
 8004080:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004082:	2300      	movs	r3, #0
 8004084:	61fb      	str	r3, [r7, #28]
 8004086:	e165      	b.n	8004354 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004088:	2201      	movs	r2, #1
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	697a      	ldr	r2, [r7, #20]
 8004098:	4013      	ands	r3, r2
 800409a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800409c:	693a      	ldr	r2, [r7, #16]
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	f040 8154 	bne.w	800434e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f003 0303 	and.w	r3, r3, #3
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d005      	beq.n	80040be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d130      	bne.n	8004120 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	2203      	movs	r2, #3
 80040ca:	fa02 f303 	lsl.w	r3, r2, r3
 80040ce:	43db      	mvns	r3, r3
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	4013      	ands	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	68da      	ldr	r2, [r3, #12]
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	fa02 f303 	lsl.w	r3, r2, r3
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	69ba      	ldr	r2, [r7, #24]
 80040ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040f4:	2201      	movs	r2, #1
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	fa02 f303 	lsl.w	r3, r2, r3
 80040fc:	43db      	mvns	r3, r3
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	4013      	ands	r3, r2
 8004102:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	091b      	lsrs	r3, r3, #4
 800410a:	f003 0201 	and.w	r2, r3, #1
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	fa02 f303 	lsl.w	r3, r2, r3
 8004114:	69ba      	ldr	r2, [r7, #24]
 8004116:	4313      	orrs	r3, r2
 8004118:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f003 0303 	and.w	r3, r3, #3
 8004128:	2b03      	cmp	r3, #3
 800412a:	d017      	beq.n	800415c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	2203      	movs	r2, #3
 8004138:	fa02 f303 	lsl.w	r3, r2, r3
 800413c:	43db      	mvns	r3, r3
 800413e:	69ba      	ldr	r2, [r7, #24]
 8004140:	4013      	ands	r3, r2
 8004142:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	689a      	ldr	r2, [r3, #8]
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	fa02 f303 	lsl.w	r3, r2, r3
 8004150:	69ba      	ldr	r2, [r7, #24]
 8004152:	4313      	orrs	r3, r2
 8004154:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f003 0303 	and.w	r3, r3, #3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d123      	bne.n	80041b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	08da      	lsrs	r2, r3, #3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	3208      	adds	r2, #8
 8004170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004174:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	f003 0307 	and.w	r3, r3, #7
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	220f      	movs	r2, #15
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	43db      	mvns	r3, r3
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	4013      	ands	r3, r2
 800418a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	691a      	ldr	r2, [r3, #16]
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	4313      	orrs	r3, r2
 80041a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	08da      	lsrs	r2, r3, #3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	3208      	adds	r2, #8
 80041aa:	69b9      	ldr	r1, [r7, #24]
 80041ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	2203      	movs	r2, #3
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	43db      	mvns	r3, r3
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	4013      	ands	r3, r2
 80041c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f003 0203 	and.w	r2, r3, #3
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	fa02 f303 	lsl.w	r3, r2, r3
 80041d8:	69ba      	ldr	r2, [r7, #24]
 80041da:	4313      	orrs	r3, r2
 80041dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 80ae 	beq.w	800434e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041f2:	2300      	movs	r3, #0
 80041f4:	60fb      	str	r3, [r7, #12]
 80041f6:	4b5d      	ldr	r3, [pc, #372]	; (800436c <HAL_GPIO_Init+0x300>)
 80041f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041fa:	4a5c      	ldr	r2, [pc, #368]	; (800436c <HAL_GPIO_Init+0x300>)
 80041fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004200:	6453      	str	r3, [r2, #68]	; 0x44
 8004202:	4b5a      	ldr	r3, [pc, #360]	; (800436c <HAL_GPIO_Init+0x300>)
 8004204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004206:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800420a:	60fb      	str	r3, [r7, #12]
 800420c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800420e:	4a58      	ldr	r2, [pc, #352]	; (8004370 <HAL_GPIO_Init+0x304>)
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	089b      	lsrs	r3, r3, #2
 8004214:	3302      	adds	r3, #2
 8004216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800421a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f003 0303 	and.w	r3, r3, #3
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	220f      	movs	r2, #15
 8004226:	fa02 f303 	lsl.w	r3, r2, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	4013      	ands	r3, r2
 8004230:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a4f      	ldr	r2, [pc, #316]	; (8004374 <HAL_GPIO_Init+0x308>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d025      	beq.n	8004286 <HAL_GPIO_Init+0x21a>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a4e      	ldr	r2, [pc, #312]	; (8004378 <HAL_GPIO_Init+0x30c>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d01f      	beq.n	8004282 <HAL_GPIO_Init+0x216>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a4d      	ldr	r2, [pc, #308]	; (800437c <HAL_GPIO_Init+0x310>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d019      	beq.n	800427e <HAL_GPIO_Init+0x212>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a4c      	ldr	r2, [pc, #304]	; (8004380 <HAL_GPIO_Init+0x314>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d013      	beq.n	800427a <HAL_GPIO_Init+0x20e>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a4b      	ldr	r2, [pc, #300]	; (8004384 <HAL_GPIO_Init+0x318>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00d      	beq.n	8004276 <HAL_GPIO_Init+0x20a>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a4a      	ldr	r2, [pc, #296]	; (8004388 <HAL_GPIO_Init+0x31c>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d007      	beq.n	8004272 <HAL_GPIO_Init+0x206>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a49      	ldr	r2, [pc, #292]	; (800438c <HAL_GPIO_Init+0x320>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d101      	bne.n	800426e <HAL_GPIO_Init+0x202>
 800426a:	2306      	movs	r3, #6
 800426c:	e00c      	b.n	8004288 <HAL_GPIO_Init+0x21c>
 800426e:	2307      	movs	r3, #7
 8004270:	e00a      	b.n	8004288 <HAL_GPIO_Init+0x21c>
 8004272:	2305      	movs	r3, #5
 8004274:	e008      	b.n	8004288 <HAL_GPIO_Init+0x21c>
 8004276:	2304      	movs	r3, #4
 8004278:	e006      	b.n	8004288 <HAL_GPIO_Init+0x21c>
 800427a:	2303      	movs	r3, #3
 800427c:	e004      	b.n	8004288 <HAL_GPIO_Init+0x21c>
 800427e:	2302      	movs	r3, #2
 8004280:	e002      	b.n	8004288 <HAL_GPIO_Init+0x21c>
 8004282:	2301      	movs	r3, #1
 8004284:	e000      	b.n	8004288 <HAL_GPIO_Init+0x21c>
 8004286:	2300      	movs	r3, #0
 8004288:	69fa      	ldr	r2, [r7, #28]
 800428a:	f002 0203 	and.w	r2, r2, #3
 800428e:	0092      	lsls	r2, r2, #2
 8004290:	4093      	lsls	r3, r2
 8004292:	69ba      	ldr	r2, [r7, #24]
 8004294:	4313      	orrs	r3, r2
 8004296:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004298:	4935      	ldr	r1, [pc, #212]	; (8004370 <HAL_GPIO_Init+0x304>)
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	089b      	lsrs	r3, r3, #2
 800429e:	3302      	adds	r3, #2
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042a6:	4b3a      	ldr	r3, [pc, #232]	; (8004390 <HAL_GPIO_Init+0x324>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	43db      	mvns	r3, r3
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4013      	ands	r3, r2
 80042b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80042c2:	69ba      	ldr	r2, [r7, #24]
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80042ca:	4a31      	ldr	r2, [pc, #196]	; (8004390 <HAL_GPIO_Init+0x324>)
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042d0:	4b2f      	ldr	r3, [pc, #188]	; (8004390 <HAL_GPIO_Init+0x324>)
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	43db      	mvns	r3, r3
 80042da:	69ba      	ldr	r2, [r7, #24]
 80042dc:	4013      	ands	r3, r2
 80042de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042f4:	4a26      	ldr	r2, [pc, #152]	; (8004390 <HAL_GPIO_Init+0x324>)
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80042fa:	4b25      	ldr	r3, [pc, #148]	; (8004390 <HAL_GPIO_Init+0x324>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	43db      	mvns	r3, r3
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	4013      	ands	r3, r2
 8004308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d003      	beq.n	800431e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004316:	69ba      	ldr	r2, [r7, #24]
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	4313      	orrs	r3, r2
 800431c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800431e:	4a1c      	ldr	r2, [pc, #112]	; (8004390 <HAL_GPIO_Init+0x324>)
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004324:	4b1a      	ldr	r3, [pc, #104]	; (8004390 <HAL_GPIO_Init+0x324>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	43db      	mvns	r3, r3
 800432e:	69ba      	ldr	r2, [r7, #24]
 8004330:	4013      	ands	r3, r2
 8004332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d003      	beq.n	8004348 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	4313      	orrs	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004348:	4a11      	ldr	r2, [pc, #68]	; (8004390 <HAL_GPIO_Init+0x324>)
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	3301      	adds	r3, #1
 8004352:	61fb      	str	r3, [r7, #28]
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	2b0f      	cmp	r3, #15
 8004358:	f67f ae96 	bls.w	8004088 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800435c:	bf00      	nop
 800435e:	bf00      	nop
 8004360:	3724      	adds	r7, #36	; 0x24
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40023800 	.word	0x40023800
 8004370:	40013800 	.word	0x40013800
 8004374:	40020000 	.word	0x40020000
 8004378:	40020400 	.word	0x40020400
 800437c:	40020800 	.word	0x40020800
 8004380:	40020c00 	.word	0x40020c00
 8004384:	40021000 	.word	0x40021000
 8004388:	40021400 	.word	0x40021400
 800438c:	40021800 	.word	0x40021800
 8004390:	40013c00 	.word	0x40013c00

08004394 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004394:	b480      	push	{r7}
 8004396:	b085      	sub	sp, #20
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	460b      	mov	r3, r1
 800439e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	691a      	ldr	r2, [r3, #16]
 80043a4:	887b      	ldrh	r3, [r7, #2]
 80043a6:	4013      	ands	r3, r2
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043ac:	2301      	movs	r3, #1
 80043ae:	73fb      	strb	r3, [r7, #15]
 80043b0:	e001      	b.n	80043b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043b2:	2300      	movs	r3, #0
 80043b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80043b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3714      	adds	r7, #20
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	460b      	mov	r3, r1
 80043ce:	807b      	strh	r3, [r7, #2]
 80043d0:	4613      	mov	r3, r2
 80043d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043d4:	787b      	ldrb	r3, [r7, #1]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043da:	887a      	ldrh	r2, [r7, #2]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80043e0:	e003      	b.n	80043ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80043e2:	887b      	ldrh	r3, [r7, #2]
 80043e4:	041a      	lsls	r2, r3, #16
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	619a      	str	r2, [r3, #24]
}
 80043ea:	bf00      	nop
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043f6:	b480      	push	{r7}
 80043f8:	b085      	sub	sp, #20
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	460b      	mov	r3, r1
 8004400:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004408:	887a      	ldrh	r2, [r7, #2]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	4013      	ands	r3, r2
 800440e:	041a      	lsls	r2, r3, #16
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	43d9      	mvns	r1, r3
 8004414:	887b      	ldrh	r3, [r7, #2]
 8004416:	400b      	ands	r3, r1
 8004418:	431a      	orrs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	619a      	str	r2, [r3, #24]
}
 800441e:	bf00      	nop
 8004420:	3714      	adds	r7, #20
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
	...

0800442c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e12b      	b.n	8004696 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	d106      	bne.n	8004458 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7fe f9aa 	bl	80027ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2224      	movs	r2, #36	; 0x24
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 0201 	bic.w	r2, r2, #1
 800446e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800447e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800448e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004490:	f000 fd1a 	bl	8004ec8 <HAL_RCC_GetPCLK1Freq>
 8004494:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	4a81      	ldr	r2, [pc, #516]	; (80046a0 <HAL_I2C_Init+0x274>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d807      	bhi.n	80044b0 <HAL_I2C_Init+0x84>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4a80      	ldr	r2, [pc, #512]	; (80046a4 <HAL_I2C_Init+0x278>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	bf94      	ite	ls
 80044a8:	2301      	movls	r3, #1
 80044aa:	2300      	movhi	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	e006      	b.n	80044be <HAL_I2C_Init+0x92>
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	4a7d      	ldr	r2, [pc, #500]	; (80046a8 <HAL_I2C_Init+0x27c>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	bf94      	ite	ls
 80044b8:	2301      	movls	r3, #1
 80044ba:	2300      	movhi	r3, #0
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d001      	beq.n	80044c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e0e7      	b.n	8004696 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	4a78      	ldr	r2, [pc, #480]	; (80046ac <HAL_I2C_Init+0x280>)
 80044ca:	fba2 2303 	umull	r2, r3, r2, r3
 80044ce:	0c9b      	lsrs	r3, r3, #18
 80044d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	430a      	orrs	r2, r1
 80044e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	6a1b      	ldr	r3, [r3, #32]
 80044ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	4a6a      	ldr	r2, [pc, #424]	; (80046a0 <HAL_I2C_Init+0x274>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d802      	bhi.n	8004500 <HAL_I2C_Init+0xd4>
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	3301      	adds	r3, #1
 80044fe:	e009      	b.n	8004514 <HAL_I2C_Init+0xe8>
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004506:	fb02 f303 	mul.w	r3, r2, r3
 800450a:	4a69      	ldr	r2, [pc, #420]	; (80046b0 <HAL_I2C_Init+0x284>)
 800450c:	fba2 2303 	umull	r2, r3, r2, r3
 8004510:	099b      	lsrs	r3, r3, #6
 8004512:	3301      	adds	r3, #1
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6812      	ldr	r2, [r2, #0]
 8004518:	430b      	orrs	r3, r1
 800451a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004526:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	495c      	ldr	r1, [pc, #368]	; (80046a0 <HAL_I2C_Init+0x274>)
 8004530:	428b      	cmp	r3, r1
 8004532:	d819      	bhi.n	8004568 <HAL_I2C_Init+0x13c>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	1e59      	subs	r1, r3, #1
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	005b      	lsls	r3, r3, #1
 800453e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004542:	1c59      	adds	r1, r3, #1
 8004544:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004548:	400b      	ands	r3, r1
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00a      	beq.n	8004564 <HAL_I2C_Init+0x138>
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	1e59      	subs	r1, r3, #1
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	fbb1 f3f3 	udiv	r3, r1, r3
 800455c:	3301      	adds	r3, #1
 800455e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004562:	e051      	b.n	8004608 <HAL_I2C_Init+0x1dc>
 8004564:	2304      	movs	r3, #4
 8004566:	e04f      	b.n	8004608 <HAL_I2C_Init+0x1dc>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d111      	bne.n	8004594 <HAL_I2C_Init+0x168>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	1e58      	subs	r0, r3, #1
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6859      	ldr	r1, [r3, #4]
 8004578:	460b      	mov	r3, r1
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	440b      	add	r3, r1
 800457e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004582:	3301      	adds	r3, #1
 8004584:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004588:	2b00      	cmp	r3, #0
 800458a:	bf0c      	ite	eq
 800458c:	2301      	moveq	r3, #1
 800458e:	2300      	movne	r3, #0
 8004590:	b2db      	uxtb	r3, r3
 8004592:	e012      	b.n	80045ba <HAL_I2C_Init+0x18e>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	1e58      	subs	r0, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6859      	ldr	r1, [r3, #4]
 800459c:	460b      	mov	r3, r1
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	440b      	add	r3, r1
 80045a2:	0099      	lsls	r1, r3, #2
 80045a4:	440b      	add	r3, r1
 80045a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80045aa:	3301      	adds	r3, #1
 80045ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	bf0c      	ite	eq
 80045b4:	2301      	moveq	r3, #1
 80045b6:	2300      	movne	r3, #0
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <HAL_I2C_Init+0x196>
 80045be:	2301      	movs	r3, #1
 80045c0:	e022      	b.n	8004608 <HAL_I2C_Init+0x1dc>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10e      	bne.n	80045e8 <HAL_I2C_Init+0x1bc>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	1e58      	subs	r0, r3, #1
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6859      	ldr	r1, [r3, #4]
 80045d2:	460b      	mov	r3, r1
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	440b      	add	r3, r1
 80045d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80045dc:	3301      	adds	r3, #1
 80045de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045e6:	e00f      	b.n	8004608 <HAL_I2C_Init+0x1dc>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	1e58      	subs	r0, r3, #1
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6859      	ldr	r1, [r3, #4]
 80045f0:	460b      	mov	r3, r1
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	440b      	add	r3, r1
 80045f6:	0099      	lsls	r1, r3, #2
 80045f8:	440b      	add	r3, r1
 80045fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80045fe:	3301      	adds	r3, #1
 8004600:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004604:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004608:	6879      	ldr	r1, [r7, #4]
 800460a:	6809      	ldr	r1, [r1, #0]
 800460c:	4313      	orrs	r3, r2
 800460e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	69da      	ldr	r2, [r3, #28]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	431a      	orrs	r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	430a      	orrs	r2, r1
 800462a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004636:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6911      	ldr	r1, [r2, #16]
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	68d2      	ldr	r2, [r2, #12]
 8004642:	4311      	orrs	r1, r2
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	6812      	ldr	r2, [r2, #0]
 8004648:	430b      	orrs	r3, r1
 800464a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	695a      	ldr	r2, [r3, #20]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	431a      	orrs	r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	430a      	orrs	r2, r1
 8004666:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f042 0201 	orr.w	r2, r2, #1
 8004676:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2220      	movs	r2, #32
 8004682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	000186a0 	.word	0x000186a0
 80046a4:	001e847f 	.word	0x001e847f
 80046a8:	003d08ff 	.word	0x003d08ff
 80046ac:	431bde83 	.word	0x431bde83
 80046b0:	10624dd3 	.word	0x10624dd3

080046b4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b088      	sub	sp, #32
 80046b8:	af02      	add	r7, sp, #8
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	4608      	mov	r0, r1
 80046be:	4611      	mov	r1, r2
 80046c0:	461a      	mov	r2, r3
 80046c2:	4603      	mov	r3, r0
 80046c4:	817b      	strh	r3, [r7, #10]
 80046c6:	460b      	mov	r3, r1
 80046c8:	813b      	strh	r3, [r7, #8]
 80046ca:	4613      	mov	r3, r2
 80046cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046ce:	f7fe fad5 	bl	8002c7c <HAL_GetTick>
 80046d2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b20      	cmp	r3, #32
 80046de:	f040 80d9 	bne.w	8004894 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	2319      	movs	r3, #25
 80046e8:	2201      	movs	r2, #1
 80046ea:	496d      	ldr	r1, [pc, #436]	; (80048a0 <HAL_I2C_Mem_Write+0x1ec>)
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 f971 	bl	80049d4 <I2C_WaitOnFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80046f8:	2302      	movs	r3, #2
 80046fa:	e0cc      	b.n	8004896 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004702:	2b01      	cmp	r3, #1
 8004704:	d101      	bne.n	800470a <HAL_I2C_Mem_Write+0x56>
 8004706:	2302      	movs	r3, #2
 8004708:	e0c5      	b.n	8004896 <HAL_I2C_Mem_Write+0x1e2>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b01      	cmp	r3, #1
 800471e:	d007      	beq.n	8004730 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f042 0201 	orr.w	r2, r2, #1
 800472e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800473e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2221      	movs	r2, #33	; 0x21
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2240      	movs	r2, #64	; 0x40
 800474c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6a3a      	ldr	r2, [r7, #32]
 800475a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004760:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004766:	b29a      	uxth	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4a4d      	ldr	r2, [pc, #308]	; (80048a4 <HAL_I2C_Mem_Write+0x1f0>)
 8004770:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004772:	88f8      	ldrh	r0, [r7, #6]
 8004774:	893a      	ldrh	r2, [r7, #8]
 8004776:	8979      	ldrh	r1, [r7, #10]
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	9301      	str	r3, [sp, #4]
 800477c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800477e:	9300      	str	r3, [sp, #0]
 8004780:	4603      	mov	r3, r0
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f000 f890 	bl	80048a8 <I2C_RequestMemoryWrite>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d052      	beq.n	8004834 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e081      	b.n	8004896 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f000 f9f2 	bl	8004b80 <I2C_WaitOnTXEFlagUntilTimeout>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00d      	beq.n	80047be <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	d107      	bne.n	80047ba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e06b      	b.n	8004896 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c2:	781a      	ldrb	r2, [r3, #0]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ce:	1c5a      	adds	r2, r3, #1
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047d8:	3b01      	subs	r3, #1
 80047da:	b29a      	uxth	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	3b01      	subs	r3, #1
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	f003 0304 	and.w	r3, r3, #4
 80047f8:	2b04      	cmp	r3, #4
 80047fa:	d11b      	bne.n	8004834 <HAL_I2C_Mem_Write+0x180>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004800:	2b00      	cmp	r3, #0
 8004802:	d017      	beq.n	8004834 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004808:	781a      	ldrb	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004814:	1c5a      	adds	r2, r3, #1
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800481e:	3b01      	subs	r3, #1
 8004820:	b29a      	uxth	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800482a:	b29b      	uxth	r3, r3
 800482c:	3b01      	subs	r3, #1
 800482e:	b29a      	uxth	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1aa      	bne.n	8004792 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f000 f9de 	bl	8004c02 <I2C_WaitOnBTFFlagUntilTimeout>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00d      	beq.n	8004868 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004850:	2b04      	cmp	r3, #4
 8004852:	d107      	bne.n	8004864 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004862:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e016      	b.n	8004896 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004876:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2220      	movs	r2, #32
 800487c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004890:	2300      	movs	r3, #0
 8004892:	e000      	b.n	8004896 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004894:	2302      	movs	r3, #2
  }
}
 8004896:	4618      	mov	r0, r3
 8004898:	3718      	adds	r7, #24
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	00100002 	.word	0x00100002
 80048a4:	ffff0000 	.word	0xffff0000

080048a8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b088      	sub	sp, #32
 80048ac:	af02      	add	r7, sp, #8
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	4608      	mov	r0, r1
 80048b2:	4611      	mov	r1, r2
 80048b4:	461a      	mov	r2, r3
 80048b6:	4603      	mov	r3, r0
 80048b8:	817b      	strh	r3, [r7, #10]
 80048ba:	460b      	mov	r3, r1
 80048bc:	813b      	strh	r3, [r7, #8]
 80048be:	4613      	mov	r3, r2
 80048c0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	6a3b      	ldr	r3, [r7, #32]
 80048d8:	2200      	movs	r2, #0
 80048da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f000 f878 	bl	80049d4 <I2C_WaitOnFlagUntilTimeout>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00d      	beq.n	8004906 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048f8:	d103      	bne.n	8004902 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004900:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e05f      	b.n	80049c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004906:	897b      	ldrh	r3, [r7, #10]
 8004908:	b2db      	uxtb	r3, r3
 800490a:	461a      	mov	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004914:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004918:	6a3a      	ldr	r2, [r7, #32]
 800491a:	492d      	ldr	r1, [pc, #180]	; (80049d0 <I2C_RequestMemoryWrite+0x128>)
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f000 f8b0 	bl	8004a82 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d001      	beq.n	800492c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e04c      	b.n	80049c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800492c:	2300      	movs	r3, #0
 800492e:	617b      	str	r3, [r7, #20]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	617b      	str	r3, [r7, #20]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	617b      	str	r3, [r7, #20]
 8004940:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004944:	6a39      	ldr	r1, [r7, #32]
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	f000 f91a 	bl	8004b80 <I2C_WaitOnTXEFlagUntilTimeout>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00d      	beq.n	800496e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	2b04      	cmp	r3, #4
 8004958:	d107      	bne.n	800496a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004968:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e02b      	b.n	80049c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800496e:	88fb      	ldrh	r3, [r7, #6]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d105      	bne.n	8004980 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004974:	893b      	ldrh	r3, [r7, #8]
 8004976:	b2da      	uxtb	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	611a      	str	r2, [r3, #16]
 800497e:	e021      	b.n	80049c4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004980:	893b      	ldrh	r3, [r7, #8]
 8004982:	0a1b      	lsrs	r3, r3, #8
 8004984:	b29b      	uxth	r3, r3
 8004986:	b2da      	uxtb	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800498e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004990:	6a39      	ldr	r1, [r7, #32]
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 f8f4 	bl	8004b80 <I2C_WaitOnTXEFlagUntilTimeout>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00d      	beq.n	80049ba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	2b04      	cmp	r3, #4
 80049a4:	d107      	bne.n	80049b6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e005      	b.n	80049c6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049ba:	893b      	ldrh	r3, [r7, #8]
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3718      	adds	r7, #24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	00010002 	.word	0x00010002

080049d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	603b      	str	r3, [r7, #0]
 80049e0:	4613      	mov	r3, r2
 80049e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049e4:	e025      	b.n	8004a32 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ec:	d021      	beq.n	8004a32 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049ee:	f7fe f945 	bl	8002c7c <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	683a      	ldr	r2, [r7, #0]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d302      	bcc.n	8004a04 <I2C_WaitOnFlagUntilTimeout+0x30>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d116      	bne.n	8004a32 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2220      	movs	r2, #32
 8004a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1e:	f043 0220 	orr.w	r2, r3, #32
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e023      	b.n	8004a7a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	0c1b      	lsrs	r3, r3, #16
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d10d      	bne.n	8004a58 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	43da      	mvns	r2, r3
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	4013      	ands	r3, r2
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	bf0c      	ite	eq
 8004a4e:	2301      	moveq	r3, #1
 8004a50:	2300      	movne	r3, #0
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	461a      	mov	r2, r3
 8004a56:	e00c      	b.n	8004a72 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	699b      	ldr	r3, [r3, #24]
 8004a5e:	43da      	mvns	r2, r3
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	4013      	ands	r3, r2
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	bf0c      	ite	eq
 8004a6a:	2301      	moveq	r3, #1
 8004a6c:	2300      	movne	r3, #0
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	461a      	mov	r2, r3
 8004a72:	79fb      	ldrb	r3, [r7, #7]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d0b6      	beq.n	80049e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b084      	sub	sp, #16
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	60f8      	str	r0, [r7, #12]
 8004a8a:	60b9      	str	r1, [r7, #8]
 8004a8c:	607a      	str	r2, [r7, #4]
 8004a8e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a90:	e051      	b.n	8004b36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aa0:	d123      	bne.n	8004aea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ab0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004aba:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad6:	f043 0204 	orr.w	r2, r3, #4
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e046      	b.n	8004b78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af0:	d021      	beq.n	8004b36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004af2:	f7fe f8c3 	bl	8002c7c <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d302      	bcc.n	8004b08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d116      	bne.n	8004b36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2220      	movs	r2, #32
 8004b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b22:	f043 0220 	orr.w	r2, r3, #32
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e020      	b.n	8004b78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	0c1b      	lsrs	r3, r3, #16
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d10c      	bne.n	8004b5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	43da      	mvns	r2, r3
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	bf14      	ite	ne
 8004b52:	2301      	movne	r3, #1
 8004b54:	2300      	moveq	r3, #0
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	e00b      	b.n	8004b72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	43da      	mvns	r2, r3
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	4013      	ands	r3, r2
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	bf14      	ite	ne
 8004b6c:	2301      	movne	r3, #1
 8004b6e:	2300      	moveq	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d18d      	bne.n	8004a92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b8c:	e02d      	b.n	8004bea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f000 f878 	bl	8004c84 <I2C_IsAcknowledgeFailed>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e02d      	b.n	8004bfa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba4:	d021      	beq.n	8004bea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ba6:	f7fe f869 	bl	8002c7c <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d302      	bcc.n	8004bbc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d116      	bne.n	8004bea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2220      	movs	r2, #32
 8004bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	f043 0220 	orr.w	r2, r3, #32
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e007      	b.n	8004bfa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf4:	2b80      	cmp	r3, #128	; 0x80
 8004bf6:	d1ca      	bne.n	8004b8e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3710      	adds	r7, #16
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c02:	b580      	push	{r7, lr}
 8004c04:	b084      	sub	sp, #16
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	60f8      	str	r0, [r7, #12]
 8004c0a:	60b9      	str	r1, [r7, #8]
 8004c0c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c0e:	e02d      	b.n	8004c6c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f000 f837 	bl	8004c84 <I2C_IsAcknowledgeFailed>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d001      	beq.n	8004c20 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e02d      	b.n	8004c7c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c26:	d021      	beq.n	8004c6c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c28:	f7fe f828 	bl	8002c7c <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	68ba      	ldr	r2, [r7, #8]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d302      	bcc.n	8004c3e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d116      	bne.n	8004c6c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2220      	movs	r2, #32
 8004c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c58:	f043 0220 	orr.w	r2, r3, #32
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e007      	b.n	8004c7c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	f003 0304 	and.w	r3, r3, #4
 8004c76:	2b04      	cmp	r3, #4
 8004c78:	d1ca      	bne.n	8004c10 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c9a:	d11b      	bne.n	8004cd4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ca4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc0:	f043 0204 	orr.w	r2, r3, #4
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e000      	b.n	8004cd6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
	...

08004ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e0cc      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cf8:	4b68      	ldr	r3, [pc, #416]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 030f 	and.w	r3, r3, #15
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d90c      	bls.n	8004d20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d06:	4b65      	ldr	r3, [pc, #404]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d0e:	4b63      	ldr	r3, [pc, #396]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 030f 	and.w	r3, r3, #15
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d001      	beq.n	8004d20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e0b8      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d020      	beq.n	8004d6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0304 	and.w	r3, r3, #4
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d005      	beq.n	8004d44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d38:	4b59      	ldr	r3, [pc, #356]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	4a58      	ldr	r2, [pc, #352]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0308 	and.w	r3, r3, #8
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d50:	4b53      	ldr	r3, [pc, #332]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	4a52      	ldr	r2, [pc, #328]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d5c:	4b50      	ldr	r3, [pc, #320]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	494d      	ldr	r1, [pc, #308]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d044      	beq.n	8004e04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d107      	bne.n	8004d92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d82:	4b47      	ldr	r3, [pc, #284]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d119      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e07f      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d003      	beq.n	8004da2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d9e:	2b03      	cmp	r3, #3
 8004da0:	d107      	bne.n	8004db2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004da2:	4b3f      	ldr	r3, [pc, #252]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d109      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e06f      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004db2:	4b3b      	ldr	r3, [pc, #236]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e067      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dc2:	4b37      	ldr	r3, [pc, #220]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f023 0203 	bic.w	r2, r3, #3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	4934      	ldr	r1, [pc, #208]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dd4:	f7fd ff52 	bl	8002c7c <HAL_GetTick>
 8004dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dda:	e00a      	b.n	8004df2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ddc:	f7fd ff4e 	bl	8002c7c <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e04f      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004df2:	4b2b      	ldr	r3, [pc, #172]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 020c 	and.w	r2, r3, #12
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d1eb      	bne.n	8004ddc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e04:	4b25      	ldr	r3, [pc, #148]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 030f 	and.w	r3, r3, #15
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d20c      	bcs.n	8004e2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e12:	4b22      	ldr	r3, [pc, #136]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	b2d2      	uxtb	r2, r2
 8004e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1a:	4b20      	ldr	r3, [pc, #128]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d001      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e032      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0304 	and.w	r3, r3, #4
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d008      	beq.n	8004e4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e38:	4b19      	ldr	r3, [pc, #100]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	4916      	ldr	r1, [pc, #88]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0308 	and.w	r3, r3, #8
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d009      	beq.n	8004e6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e56:	4b12      	ldr	r3, [pc, #72]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	490e      	ldr	r1, [pc, #56]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e6a:	f000 f855 	bl	8004f18 <HAL_RCC_GetSysClockFreq>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	4b0b      	ldr	r3, [pc, #44]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	091b      	lsrs	r3, r3, #4
 8004e76:	f003 030f 	and.w	r3, r3, #15
 8004e7a:	490a      	ldr	r1, [pc, #40]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8004e7c:	5ccb      	ldrb	r3, [r1, r3]
 8004e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e82:	4a09      	ldr	r2, [pc, #36]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8004e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e86:	4b09      	ldr	r3, [pc, #36]	; (8004eac <HAL_RCC_ClockConfig+0x1c8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fd feb2 	bl	8002bf4 <HAL_InitTick>

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	40023c00 	.word	0x40023c00
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	0800ab2c 	.word	0x0800ab2c
 8004ea8:	20000024 	.word	0x20000024
 8004eac:	20000028 	.word	0x20000028

08004eb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eb4:	4b03      	ldr	r3, [pc, #12]	; (8004ec4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	20000024 	.word	0x20000024

08004ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004ecc:	f7ff fff0 	bl	8004eb0 <HAL_RCC_GetHCLKFreq>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	4b05      	ldr	r3, [pc, #20]	; (8004ee8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	0a9b      	lsrs	r3, r3, #10
 8004ed8:	f003 0307 	and.w	r3, r3, #7
 8004edc:	4903      	ldr	r1, [pc, #12]	; (8004eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ede:	5ccb      	ldrb	r3, [r1, r3]
 8004ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	40023800 	.word	0x40023800
 8004eec:	0800ab3c 	.word	0x0800ab3c

08004ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004ef4:	f7ff ffdc 	bl	8004eb0 <HAL_RCC_GetHCLKFreq>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	4b05      	ldr	r3, [pc, #20]	; (8004f10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	0b5b      	lsrs	r3, r3, #13
 8004f00:	f003 0307 	and.w	r3, r3, #7
 8004f04:	4903      	ldr	r1, [pc, #12]	; (8004f14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f06:	5ccb      	ldrb	r3, [r1, r3]
 8004f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	40023800 	.word	0x40023800
 8004f14:	0800ab3c 	.word	0x0800ab3c

08004f18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f1c:	b0ae      	sub	sp, #184	; 0xb8
 8004f1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f20:	2300      	movs	r3, #0
 8004f22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004f26:	2300      	movs	r3, #0
 8004f28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f3e:	4bcb      	ldr	r3, [pc, #812]	; (800526c <HAL_RCC_GetSysClockFreq+0x354>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f003 030c 	and.w	r3, r3, #12
 8004f46:	2b0c      	cmp	r3, #12
 8004f48:	f200 8206 	bhi.w	8005358 <HAL_RCC_GetSysClockFreq+0x440>
 8004f4c:	a201      	add	r2, pc, #4	; (adr r2, 8004f54 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f52:	bf00      	nop
 8004f54:	08004f89 	.word	0x08004f89
 8004f58:	08005359 	.word	0x08005359
 8004f5c:	08005359 	.word	0x08005359
 8004f60:	08005359 	.word	0x08005359
 8004f64:	08004f91 	.word	0x08004f91
 8004f68:	08005359 	.word	0x08005359
 8004f6c:	08005359 	.word	0x08005359
 8004f70:	08005359 	.word	0x08005359
 8004f74:	08004f99 	.word	0x08004f99
 8004f78:	08005359 	.word	0x08005359
 8004f7c:	08005359 	.word	0x08005359
 8004f80:	08005359 	.word	0x08005359
 8004f84:	08005189 	.word	0x08005189
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f88:	4bb9      	ldr	r3, [pc, #740]	; (8005270 <HAL_RCC_GetSysClockFreq+0x358>)
 8004f8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004f8e:	e1e7      	b.n	8005360 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f90:	4bb8      	ldr	r3, [pc, #736]	; (8005274 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004f92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004f96:	e1e3      	b.n	8005360 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f98:	4bb4      	ldr	r3, [pc, #720]	; (800526c <HAL_RCC_GetSysClockFreq+0x354>)
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fa0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fa4:	4bb1      	ldr	r3, [pc, #708]	; (800526c <HAL_RCC_GetSysClockFreq+0x354>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d071      	beq.n	8005094 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fb0:	4bae      	ldr	r3, [pc, #696]	; (800526c <HAL_RCC_GetSysClockFreq+0x354>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	099b      	lsrs	r3, r3, #6
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fbc:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004fc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004fc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fc8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004fcc:	2300      	movs	r3, #0
 8004fce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004fd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004fd6:	4622      	mov	r2, r4
 8004fd8:	462b      	mov	r3, r5
 8004fda:	f04f 0000 	mov.w	r0, #0
 8004fde:	f04f 0100 	mov.w	r1, #0
 8004fe2:	0159      	lsls	r1, r3, #5
 8004fe4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fe8:	0150      	lsls	r0, r2, #5
 8004fea:	4602      	mov	r2, r0
 8004fec:	460b      	mov	r3, r1
 8004fee:	4621      	mov	r1, r4
 8004ff0:	1a51      	subs	r1, r2, r1
 8004ff2:	6439      	str	r1, [r7, #64]	; 0x40
 8004ff4:	4629      	mov	r1, r5
 8004ff6:	eb63 0301 	sbc.w	r3, r3, r1
 8004ffa:	647b      	str	r3, [r7, #68]	; 0x44
 8004ffc:	f04f 0200 	mov.w	r2, #0
 8005000:	f04f 0300 	mov.w	r3, #0
 8005004:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8005008:	4649      	mov	r1, r9
 800500a:	018b      	lsls	r3, r1, #6
 800500c:	4641      	mov	r1, r8
 800500e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005012:	4641      	mov	r1, r8
 8005014:	018a      	lsls	r2, r1, #6
 8005016:	4641      	mov	r1, r8
 8005018:	1a51      	subs	r1, r2, r1
 800501a:	63b9      	str	r1, [r7, #56]	; 0x38
 800501c:	4649      	mov	r1, r9
 800501e:	eb63 0301 	sbc.w	r3, r3, r1
 8005022:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	f04f 0300 	mov.w	r3, #0
 800502c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8005030:	4649      	mov	r1, r9
 8005032:	00cb      	lsls	r3, r1, #3
 8005034:	4641      	mov	r1, r8
 8005036:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800503a:	4641      	mov	r1, r8
 800503c:	00ca      	lsls	r2, r1, #3
 800503e:	4610      	mov	r0, r2
 8005040:	4619      	mov	r1, r3
 8005042:	4603      	mov	r3, r0
 8005044:	4622      	mov	r2, r4
 8005046:	189b      	adds	r3, r3, r2
 8005048:	633b      	str	r3, [r7, #48]	; 0x30
 800504a:	462b      	mov	r3, r5
 800504c:	460a      	mov	r2, r1
 800504e:	eb42 0303 	adc.w	r3, r2, r3
 8005052:	637b      	str	r3, [r7, #52]	; 0x34
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005060:	4629      	mov	r1, r5
 8005062:	024b      	lsls	r3, r1, #9
 8005064:	4621      	mov	r1, r4
 8005066:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800506a:	4621      	mov	r1, r4
 800506c:	024a      	lsls	r2, r1, #9
 800506e:	4610      	mov	r0, r2
 8005070:	4619      	mov	r1, r3
 8005072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005076:	2200      	movs	r2, #0
 8005078:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800507c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005080:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005084:	f7fb fdb0 	bl	8000be8 <__aeabi_uldivmod>
 8005088:	4602      	mov	r2, r0
 800508a:	460b      	mov	r3, r1
 800508c:	4613      	mov	r3, r2
 800508e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005092:	e067      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005094:	4b75      	ldr	r3, [pc, #468]	; (800526c <HAL_RCC_GetSysClockFreq+0x354>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	099b      	lsrs	r3, r3, #6
 800509a:	2200      	movs	r2, #0
 800509c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80050a0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80050a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80050a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80050ae:	2300      	movs	r3, #0
 80050b0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80050b2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80050b6:	4622      	mov	r2, r4
 80050b8:	462b      	mov	r3, r5
 80050ba:	f04f 0000 	mov.w	r0, #0
 80050be:	f04f 0100 	mov.w	r1, #0
 80050c2:	0159      	lsls	r1, r3, #5
 80050c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050c8:	0150      	lsls	r0, r2, #5
 80050ca:	4602      	mov	r2, r0
 80050cc:	460b      	mov	r3, r1
 80050ce:	4621      	mov	r1, r4
 80050d0:	1a51      	subs	r1, r2, r1
 80050d2:	62b9      	str	r1, [r7, #40]	; 0x28
 80050d4:	4629      	mov	r1, r5
 80050d6:	eb63 0301 	sbc.w	r3, r3, r1
 80050da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050dc:	f04f 0200 	mov.w	r2, #0
 80050e0:	f04f 0300 	mov.w	r3, #0
 80050e4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80050e8:	4649      	mov	r1, r9
 80050ea:	018b      	lsls	r3, r1, #6
 80050ec:	4641      	mov	r1, r8
 80050ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80050f2:	4641      	mov	r1, r8
 80050f4:	018a      	lsls	r2, r1, #6
 80050f6:	4641      	mov	r1, r8
 80050f8:	ebb2 0a01 	subs.w	sl, r2, r1
 80050fc:	4649      	mov	r1, r9
 80050fe:	eb63 0b01 	sbc.w	fp, r3, r1
 8005102:	f04f 0200 	mov.w	r2, #0
 8005106:	f04f 0300 	mov.w	r3, #0
 800510a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800510e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005112:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005116:	4692      	mov	sl, r2
 8005118:	469b      	mov	fp, r3
 800511a:	4623      	mov	r3, r4
 800511c:	eb1a 0303 	adds.w	r3, sl, r3
 8005120:	623b      	str	r3, [r7, #32]
 8005122:	462b      	mov	r3, r5
 8005124:	eb4b 0303 	adc.w	r3, fp, r3
 8005128:	627b      	str	r3, [r7, #36]	; 0x24
 800512a:	f04f 0200 	mov.w	r2, #0
 800512e:	f04f 0300 	mov.w	r3, #0
 8005132:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005136:	4629      	mov	r1, r5
 8005138:	028b      	lsls	r3, r1, #10
 800513a:	4621      	mov	r1, r4
 800513c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005140:	4621      	mov	r1, r4
 8005142:	028a      	lsls	r2, r1, #10
 8005144:	4610      	mov	r0, r2
 8005146:	4619      	mov	r1, r3
 8005148:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800514c:	2200      	movs	r2, #0
 800514e:	673b      	str	r3, [r7, #112]	; 0x70
 8005150:	677a      	str	r2, [r7, #116]	; 0x74
 8005152:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8005156:	f7fb fd47 	bl	8000be8 <__aeabi_uldivmod>
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	4613      	mov	r3, r2
 8005160:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005164:	4b41      	ldr	r3, [pc, #260]	; (800526c <HAL_RCC_GetSysClockFreq+0x354>)
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	0c1b      	lsrs	r3, r3, #16
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	3301      	adds	r3, #1
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8005176:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800517a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800517e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005182:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005186:	e0eb      	b.n	8005360 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005188:	4b38      	ldr	r3, [pc, #224]	; (800526c <HAL_RCC_GetSysClockFreq+0x354>)
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005190:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005194:	4b35      	ldr	r3, [pc, #212]	; (800526c <HAL_RCC_GetSysClockFreq+0x354>)
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d06b      	beq.n	8005278 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051a0:	4b32      	ldr	r3, [pc, #200]	; (800526c <HAL_RCC_GetSysClockFreq+0x354>)
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	099b      	lsrs	r3, r3, #6
 80051a6:	2200      	movs	r2, #0
 80051a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80051aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80051ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80051ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051b2:	663b      	str	r3, [r7, #96]	; 0x60
 80051b4:	2300      	movs	r3, #0
 80051b6:	667b      	str	r3, [r7, #100]	; 0x64
 80051b8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80051bc:	4622      	mov	r2, r4
 80051be:	462b      	mov	r3, r5
 80051c0:	f04f 0000 	mov.w	r0, #0
 80051c4:	f04f 0100 	mov.w	r1, #0
 80051c8:	0159      	lsls	r1, r3, #5
 80051ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051ce:	0150      	lsls	r0, r2, #5
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	4621      	mov	r1, r4
 80051d6:	1a51      	subs	r1, r2, r1
 80051d8:	61b9      	str	r1, [r7, #24]
 80051da:	4629      	mov	r1, r5
 80051dc:	eb63 0301 	sbc.w	r3, r3, r1
 80051e0:	61fb      	str	r3, [r7, #28]
 80051e2:	f04f 0200 	mov.w	r2, #0
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80051ee:	4659      	mov	r1, fp
 80051f0:	018b      	lsls	r3, r1, #6
 80051f2:	4651      	mov	r1, sl
 80051f4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051f8:	4651      	mov	r1, sl
 80051fa:	018a      	lsls	r2, r1, #6
 80051fc:	4651      	mov	r1, sl
 80051fe:	ebb2 0801 	subs.w	r8, r2, r1
 8005202:	4659      	mov	r1, fp
 8005204:	eb63 0901 	sbc.w	r9, r3, r1
 8005208:	f04f 0200 	mov.w	r2, #0
 800520c:	f04f 0300 	mov.w	r3, #0
 8005210:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005214:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005218:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800521c:	4690      	mov	r8, r2
 800521e:	4699      	mov	r9, r3
 8005220:	4623      	mov	r3, r4
 8005222:	eb18 0303 	adds.w	r3, r8, r3
 8005226:	613b      	str	r3, [r7, #16]
 8005228:	462b      	mov	r3, r5
 800522a:	eb49 0303 	adc.w	r3, r9, r3
 800522e:	617b      	str	r3, [r7, #20]
 8005230:	f04f 0200 	mov.w	r2, #0
 8005234:	f04f 0300 	mov.w	r3, #0
 8005238:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800523c:	4629      	mov	r1, r5
 800523e:	024b      	lsls	r3, r1, #9
 8005240:	4621      	mov	r1, r4
 8005242:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005246:	4621      	mov	r1, r4
 8005248:	024a      	lsls	r2, r1, #9
 800524a:	4610      	mov	r0, r2
 800524c:	4619      	mov	r1, r3
 800524e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005252:	2200      	movs	r2, #0
 8005254:	65bb      	str	r3, [r7, #88]	; 0x58
 8005256:	65fa      	str	r2, [r7, #92]	; 0x5c
 8005258:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800525c:	f7fb fcc4 	bl	8000be8 <__aeabi_uldivmod>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	4613      	mov	r3, r2
 8005266:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800526a:	e065      	b.n	8005338 <HAL_RCC_GetSysClockFreq+0x420>
 800526c:	40023800 	.word	0x40023800
 8005270:	00f42400 	.word	0x00f42400
 8005274:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005278:	4b3d      	ldr	r3, [pc, #244]	; (8005370 <HAL_RCC_GetSysClockFreq+0x458>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	099b      	lsrs	r3, r3, #6
 800527e:	2200      	movs	r2, #0
 8005280:	4618      	mov	r0, r3
 8005282:	4611      	mov	r1, r2
 8005284:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005288:	653b      	str	r3, [r7, #80]	; 0x50
 800528a:	2300      	movs	r3, #0
 800528c:	657b      	str	r3, [r7, #84]	; 0x54
 800528e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8005292:	4642      	mov	r2, r8
 8005294:	464b      	mov	r3, r9
 8005296:	f04f 0000 	mov.w	r0, #0
 800529a:	f04f 0100 	mov.w	r1, #0
 800529e:	0159      	lsls	r1, r3, #5
 80052a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052a4:	0150      	lsls	r0, r2, #5
 80052a6:	4602      	mov	r2, r0
 80052a8:	460b      	mov	r3, r1
 80052aa:	4641      	mov	r1, r8
 80052ac:	1a51      	subs	r1, r2, r1
 80052ae:	60b9      	str	r1, [r7, #8]
 80052b0:	4649      	mov	r1, r9
 80052b2:	eb63 0301 	sbc.w	r3, r3, r1
 80052b6:	60fb      	str	r3, [r7, #12]
 80052b8:	f04f 0200 	mov.w	r2, #0
 80052bc:	f04f 0300 	mov.w	r3, #0
 80052c0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80052c4:	4659      	mov	r1, fp
 80052c6:	018b      	lsls	r3, r1, #6
 80052c8:	4651      	mov	r1, sl
 80052ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052ce:	4651      	mov	r1, sl
 80052d0:	018a      	lsls	r2, r1, #6
 80052d2:	4651      	mov	r1, sl
 80052d4:	1a54      	subs	r4, r2, r1
 80052d6:	4659      	mov	r1, fp
 80052d8:	eb63 0501 	sbc.w	r5, r3, r1
 80052dc:	f04f 0200 	mov.w	r2, #0
 80052e0:	f04f 0300 	mov.w	r3, #0
 80052e4:	00eb      	lsls	r3, r5, #3
 80052e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052ea:	00e2      	lsls	r2, r4, #3
 80052ec:	4614      	mov	r4, r2
 80052ee:	461d      	mov	r5, r3
 80052f0:	4643      	mov	r3, r8
 80052f2:	18e3      	adds	r3, r4, r3
 80052f4:	603b      	str	r3, [r7, #0]
 80052f6:	464b      	mov	r3, r9
 80052f8:	eb45 0303 	adc.w	r3, r5, r3
 80052fc:	607b      	str	r3, [r7, #4]
 80052fe:	f04f 0200 	mov.w	r2, #0
 8005302:	f04f 0300 	mov.w	r3, #0
 8005306:	e9d7 4500 	ldrd	r4, r5, [r7]
 800530a:	4629      	mov	r1, r5
 800530c:	028b      	lsls	r3, r1, #10
 800530e:	4621      	mov	r1, r4
 8005310:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005314:	4621      	mov	r1, r4
 8005316:	028a      	lsls	r2, r1, #10
 8005318:	4610      	mov	r0, r2
 800531a:	4619      	mov	r1, r3
 800531c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005320:	2200      	movs	r2, #0
 8005322:	64bb      	str	r3, [r7, #72]	; 0x48
 8005324:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005326:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800532a:	f7fb fc5d 	bl	8000be8 <__aeabi_uldivmod>
 800532e:	4602      	mov	r2, r0
 8005330:	460b      	mov	r3, r1
 8005332:	4613      	mov	r3, r2
 8005334:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005338:	4b0d      	ldr	r3, [pc, #52]	; (8005370 <HAL_RCC_GetSysClockFreq+0x458>)
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	0f1b      	lsrs	r3, r3, #28
 800533e:	f003 0307 	and.w	r3, r3, #7
 8005342:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8005346:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800534a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800534e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005352:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005356:	e003      	b.n	8005360 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005358:	4b06      	ldr	r3, [pc, #24]	; (8005374 <HAL_RCC_GetSysClockFreq+0x45c>)
 800535a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800535e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005360:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8005364:	4618      	mov	r0, r3
 8005366:	37b8      	adds	r7, #184	; 0xb8
 8005368:	46bd      	mov	sp, r7
 800536a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800536e:	bf00      	nop
 8005370:	40023800 	.word	0x40023800
 8005374:	00f42400 	.word	0x00f42400

08005378 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b086      	sub	sp, #24
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d101      	bne.n	800538a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e28d      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	f000 8083 	beq.w	800549e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005398:	4b94      	ldr	r3, [pc, #592]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f003 030c 	and.w	r3, r3, #12
 80053a0:	2b04      	cmp	r3, #4
 80053a2:	d019      	beq.n	80053d8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80053a4:	4b91      	ldr	r3, [pc, #580]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80053ac:	2b08      	cmp	r3, #8
 80053ae:	d106      	bne.n	80053be <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80053b0:	4b8e      	ldr	r3, [pc, #568]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053bc:	d00c      	beq.n	80053d8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053be:	4b8b      	ldr	r3, [pc, #556]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80053c6:	2b0c      	cmp	r3, #12
 80053c8:	d112      	bne.n	80053f0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053ca:	4b88      	ldr	r3, [pc, #544]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053d6:	d10b      	bne.n	80053f0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053d8:	4b84      	ldr	r3, [pc, #528]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d05b      	beq.n	800549c <HAL_RCC_OscConfig+0x124>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d157      	bne.n	800549c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	e25a      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053f8:	d106      	bne.n	8005408 <HAL_RCC_OscConfig+0x90>
 80053fa:	4b7c      	ldr	r3, [pc, #496]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a7b      	ldr	r2, [pc, #492]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005404:	6013      	str	r3, [r2, #0]
 8005406:	e01d      	b.n	8005444 <HAL_RCC_OscConfig+0xcc>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005410:	d10c      	bne.n	800542c <HAL_RCC_OscConfig+0xb4>
 8005412:	4b76      	ldr	r3, [pc, #472]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a75      	ldr	r2, [pc, #468]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005418:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800541c:	6013      	str	r3, [r2, #0]
 800541e:	4b73      	ldr	r3, [pc, #460]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a72      	ldr	r2, [pc, #456]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005424:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005428:	6013      	str	r3, [r2, #0]
 800542a:	e00b      	b.n	8005444 <HAL_RCC_OscConfig+0xcc>
 800542c:	4b6f      	ldr	r3, [pc, #444]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a6e      	ldr	r2, [pc, #440]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005432:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005436:	6013      	str	r3, [r2, #0]
 8005438:	4b6c      	ldr	r3, [pc, #432]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a6b      	ldr	r2, [pc, #428]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 800543e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005442:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d013      	beq.n	8005474 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800544c:	f7fd fc16 	bl	8002c7c <HAL_GetTick>
 8005450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005452:	e008      	b.n	8005466 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005454:	f7fd fc12 	bl	8002c7c <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	2b64      	cmp	r3, #100	; 0x64
 8005460:	d901      	bls.n	8005466 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e21f      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005466:	4b61      	ldr	r3, [pc, #388]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d0f0      	beq.n	8005454 <HAL_RCC_OscConfig+0xdc>
 8005472:	e014      	b.n	800549e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005474:	f7fd fc02 	bl	8002c7c <HAL_GetTick>
 8005478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800547c:	f7fd fbfe 	bl	8002c7c <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b64      	cmp	r3, #100	; 0x64
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e20b      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800548e:	4b57      	ldr	r3, [pc, #348]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1f0      	bne.n	800547c <HAL_RCC_OscConfig+0x104>
 800549a:	e000      	b.n	800549e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800549c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d06f      	beq.n	800558a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80054aa:	4b50      	ldr	r3, [pc, #320]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	f003 030c 	and.w	r3, r3, #12
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d017      	beq.n	80054e6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80054b6:	4b4d      	ldr	r3, [pc, #308]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80054be:	2b08      	cmp	r3, #8
 80054c0:	d105      	bne.n	80054ce <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80054c2:	4b4a      	ldr	r3, [pc, #296]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00b      	beq.n	80054e6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054ce:	4b47      	ldr	r3, [pc, #284]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80054d6:	2b0c      	cmp	r3, #12
 80054d8:	d11c      	bne.n	8005514 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054da:	4b44      	ldr	r3, [pc, #272]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d116      	bne.n	8005514 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054e6:	4b41      	ldr	r3, [pc, #260]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d005      	beq.n	80054fe <HAL_RCC_OscConfig+0x186>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d001      	beq.n	80054fe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e1d3      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054fe:	4b3b      	ldr	r3, [pc, #236]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	4937      	ldr	r1, [pc, #220]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 800550e:	4313      	orrs	r3, r2
 8005510:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005512:	e03a      	b.n	800558a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d020      	beq.n	800555e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800551c:	4b34      	ldr	r3, [pc, #208]	; (80055f0 <HAL_RCC_OscConfig+0x278>)
 800551e:	2201      	movs	r2, #1
 8005520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005522:	f7fd fbab 	bl	8002c7c <HAL_GetTick>
 8005526:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005528:	e008      	b.n	800553c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800552a:	f7fd fba7 	bl	8002c7c <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	2b02      	cmp	r3, #2
 8005536:	d901      	bls.n	800553c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e1b4      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800553c:	4b2b      	ldr	r3, [pc, #172]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0302 	and.w	r3, r3, #2
 8005544:	2b00      	cmp	r3, #0
 8005546:	d0f0      	beq.n	800552a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005548:	4b28      	ldr	r3, [pc, #160]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	691b      	ldr	r3, [r3, #16]
 8005554:	00db      	lsls	r3, r3, #3
 8005556:	4925      	ldr	r1, [pc, #148]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005558:	4313      	orrs	r3, r2
 800555a:	600b      	str	r3, [r1, #0]
 800555c:	e015      	b.n	800558a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800555e:	4b24      	ldr	r3, [pc, #144]	; (80055f0 <HAL_RCC_OscConfig+0x278>)
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005564:	f7fd fb8a 	bl	8002c7c <HAL_GetTick>
 8005568:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800556a:	e008      	b.n	800557e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800556c:	f7fd fb86 	bl	8002c7c <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b02      	cmp	r3, #2
 8005578:	d901      	bls.n	800557e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e193      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800557e:	4b1b      	ldr	r3, [pc, #108]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1f0      	bne.n	800556c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0308 	and.w	r3, r3, #8
 8005592:	2b00      	cmp	r3, #0
 8005594:	d036      	beq.n	8005604 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d016      	beq.n	80055cc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800559e:	4b15      	ldr	r3, [pc, #84]	; (80055f4 <HAL_RCC_OscConfig+0x27c>)
 80055a0:	2201      	movs	r2, #1
 80055a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a4:	f7fd fb6a 	bl	8002c7c <HAL_GetTick>
 80055a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055aa:	e008      	b.n	80055be <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055ac:	f7fd fb66 	bl	8002c7c <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d901      	bls.n	80055be <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e173      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055be:	4b0b      	ldr	r3, [pc, #44]	; (80055ec <HAL_RCC_OscConfig+0x274>)
 80055c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d0f0      	beq.n	80055ac <HAL_RCC_OscConfig+0x234>
 80055ca:	e01b      	b.n	8005604 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055cc:	4b09      	ldr	r3, [pc, #36]	; (80055f4 <HAL_RCC_OscConfig+0x27c>)
 80055ce:	2200      	movs	r2, #0
 80055d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055d2:	f7fd fb53 	bl	8002c7c <HAL_GetTick>
 80055d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055d8:	e00e      	b.n	80055f8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055da:	f7fd fb4f 	bl	8002c7c <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d907      	bls.n	80055f8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	e15c      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
 80055ec:	40023800 	.word	0x40023800
 80055f0:	42470000 	.word	0x42470000
 80055f4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055f8:	4b8a      	ldr	r3, [pc, #552]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80055fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1ea      	bne.n	80055da <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b00      	cmp	r3, #0
 800560e:	f000 8097 	beq.w	8005740 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005612:	2300      	movs	r3, #0
 8005614:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005616:	4b83      	ldr	r3, [pc, #524]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 8005618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10f      	bne.n	8005642 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005622:	2300      	movs	r3, #0
 8005624:	60bb      	str	r3, [r7, #8]
 8005626:	4b7f      	ldr	r3, [pc, #508]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	4a7e      	ldr	r2, [pc, #504]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 800562c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005630:	6413      	str	r3, [r2, #64]	; 0x40
 8005632:	4b7c      	ldr	r3, [pc, #496]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800563a:	60bb      	str	r3, [r7, #8]
 800563c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800563e:	2301      	movs	r3, #1
 8005640:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005642:	4b79      	ldr	r3, [pc, #484]	; (8005828 <HAL_RCC_OscConfig+0x4b0>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800564a:	2b00      	cmp	r3, #0
 800564c:	d118      	bne.n	8005680 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800564e:	4b76      	ldr	r3, [pc, #472]	; (8005828 <HAL_RCC_OscConfig+0x4b0>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a75      	ldr	r2, [pc, #468]	; (8005828 <HAL_RCC_OscConfig+0x4b0>)
 8005654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005658:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800565a:	f7fd fb0f 	bl	8002c7c <HAL_GetTick>
 800565e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005660:	e008      	b.n	8005674 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005662:	f7fd fb0b 	bl	8002c7c <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	2b02      	cmp	r3, #2
 800566e:	d901      	bls.n	8005674 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e118      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005674:	4b6c      	ldr	r3, [pc, #432]	; (8005828 <HAL_RCC_OscConfig+0x4b0>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800567c:	2b00      	cmp	r3, #0
 800567e:	d0f0      	beq.n	8005662 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d106      	bne.n	8005696 <HAL_RCC_OscConfig+0x31e>
 8005688:	4b66      	ldr	r3, [pc, #408]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 800568a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800568c:	4a65      	ldr	r2, [pc, #404]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 800568e:	f043 0301 	orr.w	r3, r3, #1
 8005692:	6713      	str	r3, [r2, #112]	; 0x70
 8005694:	e01c      	b.n	80056d0 <HAL_RCC_OscConfig+0x358>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	2b05      	cmp	r3, #5
 800569c:	d10c      	bne.n	80056b8 <HAL_RCC_OscConfig+0x340>
 800569e:	4b61      	ldr	r3, [pc, #388]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80056a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a2:	4a60      	ldr	r2, [pc, #384]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80056a4:	f043 0304 	orr.w	r3, r3, #4
 80056a8:	6713      	str	r3, [r2, #112]	; 0x70
 80056aa:	4b5e      	ldr	r3, [pc, #376]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80056ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ae:	4a5d      	ldr	r2, [pc, #372]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80056b0:	f043 0301 	orr.w	r3, r3, #1
 80056b4:	6713      	str	r3, [r2, #112]	; 0x70
 80056b6:	e00b      	b.n	80056d0 <HAL_RCC_OscConfig+0x358>
 80056b8:	4b5a      	ldr	r3, [pc, #360]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80056ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056bc:	4a59      	ldr	r2, [pc, #356]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80056be:	f023 0301 	bic.w	r3, r3, #1
 80056c2:	6713      	str	r3, [r2, #112]	; 0x70
 80056c4:	4b57      	ldr	r3, [pc, #348]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80056c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c8:	4a56      	ldr	r2, [pc, #344]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80056ca:	f023 0304 	bic.w	r3, r3, #4
 80056ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d015      	beq.n	8005704 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056d8:	f7fd fad0 	bl	8002c7c <HAL_GetTick>
 80056dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056de:	e00a      	b.n	80056f6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056e0:	f7fd facc 	bl	8002c7c <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d901      	bls.n	80056f6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e0d7      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056f6:	4b4b      	ldr	r3, [pc, #300]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80056f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fa:	f003 0302 	and.w	r3, r3, #2
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d0ee      	beq.n	80056e0 <HAL_RCC_OscConfig+0x368>
 8005702:	e014      	b.n	800572e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005704:	f7fd faba 	bl	8002c7c <HAL_GetTick>
 8005708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800570a:	e00a      	b.n	8005722 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800570c:	f7fd fab6 	bl	8002c7c <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	f241 3288 	movw	r2, #5000	; 0x1388
 800571a:	4293      	cmp	r3, r2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e0c1      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005722:	4b40      	ldr	r3, [pc, #256]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 8005724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1ee      	bne.n	800570c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800572e:	7dfb      	ldrb	r3, [r7, #23]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d105      	bne.n	8005740 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005734:	4b3b      	ldr	r3, [pc, #236]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 8005736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005738:	4a3a      	ldr	r2, [pc, #232]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 800573a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800573e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	2b00      	cmp	r3, #0
 8005746:	f000 80ad 	beq.w	80058a4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800574a:	4b36      	ldr	r3, [pc, #216]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	f003 030c 	and.w	r3, r3, #12
 8005752:	2b08      	cmp	r3, #8
 8005754:	d060      	beq.n	8005818 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	699b      	ldr	r3, [r3, #24]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d145      	bne.n	80057ea <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800575e:	4b33      	ldr	r3, [pc, #204]	; (800582c <HAL_RCC_OscConfig+0x4b4>)
 8005760:	2200      	movs	r2, #0
 8005762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005764:	f7fd fa8a 	bl	8002c7c <HAL_GetTick>
 8005768:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800576a:	e008      	b.n	800577e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800576c:	f7fd fa86 	bl	8002c7c <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	2b02      	cmp	r3, #2
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e093      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800577e:	4b29      	ldr	r3, [pc, #164]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1f0      	bne.n	800576c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	69da      	ldr	r2, [r3, #28]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	431a      	orrs	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005798:	019b      	lsls	r3, r3, #6
 800579a:	431a      	orrs	r2, r3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a0:	085b      	lsrs	r3, r3, #1
 80057a2:	3b01      	subs	r3, #1
 80057a4:	041b      	lsls	r3, r3, #16
 80057a6:	431a      	orrs	r2, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ac:	061b      	lsls	r3, r3, #24
 80057ae:	431a      	orrs	r2, r3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b4:	071b      	lsls	r3, r3, #28
 80057b6:	491b      	ldr	r1, [pc, #108]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057bc:	4b1b      	ldr	r3, [pc, #108]	; (800582c <HAL_RCC_OscConfig+0x4b4>)
 80057be:	2201      	movs	r2, #1
 80057c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c2:	f7fd fa5b 	bl	8002c7c <HAL_GetTick>
 80057c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057c8:	e008      	b.n	80057dc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057ca:	f7fd fa57 	bl	8002c7c <HAL_GetTick>
 80057ce:	4602      	mov	r2, r0
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	1ad3      	subs	r3, r2, r3
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	d901      	bls.n	80057dc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e064      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057dc:	4b11      	ldr	r3, [pc, #68]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d0f0      	beq.n	80057ca <HAL_RCC_OscConfig+0x452>
 80057e8:	e05c      	b.n	80058a4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ea:	4b10      	ldr	r3, [pc, #64]	; (800582c <HAL_RCC_OscConfig+0x4b4>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f0:	f7fd fa44 	bl	8002c7c <HAL_GetTick>
 80057f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057f6:	e008      	b.n	800580a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057f8:	f7fd fa40 	bl	8002c7c <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d901      	bls.n	800580a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e04d      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800580a:	4b06      	ldr	r3, [pc, #24]	; (8005824 <HAL_RCC_OscConfig+0x4ac>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1f0      	bne.n	80057f8 <HAL_RCC_OscConfig+0x480>
 8005816:	e045      	b.n	80058a4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d107      	bne.n	8005830 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e040      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
 8005824:	40023800 	.word	0x40023800
 8005828:	40007000 	.word	0x40007000
 800582c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005830:	4b1f      	ldr	r3, [pc, #124]	; (80058b0 <HAL_RCC_OscConfig+0x538>)
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	2b01      	cmp	r3, #1
 800583c:	d030      	beq.n	80058a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005848:	429a      	cmp	r2, r3
 800584a:	d129      	bne.n	80058a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005856:	429a      	cmp	r2, r3
 8005858:	d122      	bne.n	80058a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005860:	4013      	ands	r3, r2
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005866:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005868:	4293      	cmp	r3, r2
 800586a:	d119      	bne.n	80058a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005876:	085b      	lsrs	r3, r3, #1
 8005878:	3b01      	subs	r3, #1
 800587a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800587c:	429a      	cmp	r2, r3
 800587e:	d10f      	bne.n	80058a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800588a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800588c:	429a      	cmp	r2, r3
 800588e:	d107      	bne.n	80058a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800589a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800589c:	429a      	cmp	r2, r3
 800589e:	d001      	beq.n	80058a4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e000      	b.n	80058a6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3718      	adds	r7, #24
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	40023800 	.word	0x40023800

080058b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e041      	b.n	800594a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d106      	bne.n	80058e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f7fc ffae 	bl	800283c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2202      	movs	r2, #2
 80058e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3304      	adds	r3, #4
 80058f0:	4619      	mov	r1, r3
 80058f2:	4610      	mov	r0, r2
 80058f4:	f000 fa96 	bl	8005e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005948:	2300      	movs	r3, #0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3708      	adds	r7, #8
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
	...

08005954 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005954:	b480      	push	{r7}
 8005956:	b085      	sub	sp, #20
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	d001      	beq.n	800596c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e04e      	b.n	8005a0a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2202      	movs	r2, #2
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f042 0201 	orr.w	r2, r2, #1
 8005982:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a23      	ldr	r2, [pc, #140]	; (8005a18 <HAL_TIM_Base_Start_IT+0xc4>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d022      	beq.n	80059d4 <HAL_TIM_Base_Start_IT+0x80>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005996:	d01d      	beq.n	80059d4 <HAL_TIM_Base_Start_IT+0x80>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a1f      	ldr	r2, [pc, #124]	; (8005a1c <HAL_TIM_Base_Start_IT+0xc8>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d018      	beq.n	80059d4 <HAL_TIM_Base_Start_IT+0x80>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a1e      	ldr	r2, [pc, #120]	; (8005a20 <HAL_TIM_Base_Start_IT+0xcc>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d013      	beq.n	80059d4 <HAL_TIM_Base_Start_IT+0x80>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a1c      	ldr	r2, [pc, #112]	; (8005a24 <HAL_TIM_Base_Start_IT+0xd0>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d00e      	beq.n	80059d4 <HAL_TIM_Base_Start_IT+0x80>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a1b      	ldr	r2, [pc, #108]	; (8005a28 <HAL_TIM_Base_Start_IT+0xd4>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d009      	beq.n	80059d4 <HAL_TIM_Base_Start_IT+0x80>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a19      	ldr	r2, [pc, #100]	; (8005a2c <HAL_TIM_Base_Start_IT+0xd8>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d004      	beq.n	80059d4 <HAL_TIM_Base_Start_IT+0x80>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a18      	ldr	r2, [pc, #96]	; (8005a30 <HAL_TIM_Base_Start_IT+0xdc>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d111      	bne.n	80059f8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f003 0307 	and.w	r3, r3, #7
 80059de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2b06      	cmp	r3, #6
 80059e4:	d010      	beq.n	8005a08 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f042 0201 	orr.w	r2, r2, #1
 80059f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059f6:	e007      	b.n	8005a08 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3714      	adds	r7, #20
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	40010000 	.word	0x40010000
 8005a1c:	40000400 	.word	0x40000400
 8005a20:	40000800 	.word	0x40000800
 8005a24:	40000c00 	.word	0x40000c00
 8005a28:	40010400 	.word	0x40010400
 8005a2c:	40014000 	.word	0x40014000
 8005a30:	40001800 	.word	0x40001800

08005a34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	691b      	ldr	r3, [r3, #16]
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d122      	bne.n	8005a90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d11b      	bne.n	8005a90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f06f 0202 	mvn.w	r2, #2
 8005a60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2201      	movs	r2, #1
 8005a66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	f003 0303 	and.w	r3, r3, #3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d003      	beq.n	8005a7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f000 f9b5 	bl	8005de6 <HAL_TIM_IC_CaptureCallback>
 8005a7c:	e005      	b.n	8005a8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f9a7 	bl	8005dd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f000 f9b8 	bl	8005dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	f003 0304 	and.w	r3, r3, #4
 8005a9a:	2b04      	cmp	r3, #4
 8005a9c:	d122      	bne.n	8005ae4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	f003 0304 	and.w	r3, r3, #4
 8005aa8:	2b04      	cmp	r3, #4
 8005aaa:	d11b      	bne.n	8005ae4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f06f 0204 	mvn.w	r2, #4
 8005ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2202      	movs	r2, #2
 8005aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d003      	beq.n	8005ad2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f98b 	bl	8005de6 <HAL_TIM_IC_CaptureCallback>
 8005ad0:	e005      	b.n	8005ade <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f97d 	bl	8005dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 f98e 	bl	8005dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	f003 0308 	and.w	r3, r3, #8
 8005aee:	2b08      	cmp	r3, #8
 8005af0:	d122      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	f003 0308 	and.w	r3, r3, #8
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d11b      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f06f 0208 	mvn.w	r2, #8
 8005b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2204      	movs	r2, #4
 8005b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	f003 0303 	and.w	r3, r3, #3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d003      	beq.n	8005b26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f961 	bl	8005de6 <HAL_TIM_IC_CaptureCallback>
 8005b24:	e005      	b.n	8005b32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f953 	bl	8005dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f000 f964 	bl	8005dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	f003 0310 	and.w	r3, r3, #16
 8005b42:	2b10      	cmp	r3, #16
 8005b44:	d122      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f003 0310 	and.w	r3, r3, #16
 8005b50:	2b10      	cmp	r3, #16
 8005b52:	d11b      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f06f 0210 	mvn.w	r2, #16
 8005b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2208      	movs	r2, #8
 8005b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d003      	beq.n	8005b7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f937 	bl	8005de6 <HAL_TIM_IC_CaptureCallback>
 8005b78:	e005      	b.n	8005b86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f929 	bl	8005dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f93a 	bl	8005dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d10e      	bne.n	8005bb8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d107      	bne.n	8005bb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f06f 0201 	mvn.w	r2, #1
 8005bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7fb fbe2 	bl	800137c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bc2:	2b80      	cmp	r3, #128	; 0x80
 8005bc4:	d10e      	bne.n	8005be4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bd0:	2b80      	cmp	r3, #128	; 0x80
 8005bd2:	d107      	bne.n	8005be4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 fae0 	bl	80061a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bee:	2b40      	cmp	r3, #64	; 0x40
 8005bf0:	d10e      	bne.n	8005c10 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68db      	ldr	r3, [r3, #12]
 8005bf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bfc:	2b40      	cmp	r3, #64	; 0x40
 8005bfe:	d107      	bne.n	8005c10 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 f8ff 	bl	8005e0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	f003 0320 	and.w	r3, r3, #32
 8005c1a:	2b20      	cmp	r3, #32
 8005c1c:	d10e      	bne.n	8005c3c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	f003 0320 	and.w	r3, r3, #32
 8005c28:	2b20      	cmp	r3, #32
 8005c2a:	d107      	bne.n	8005c3c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f06f 0220 	mvn.w	r2, #32
 8005c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 faaa 	bl	8006190 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c3c:	bf00      	nop
 8005c3e:	3708      	adds	r7, #8
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d101      	bne.n	8005c60 <HAL_TIM_ConfigClockSource+0x1c>
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	e0b4      	b.n	8005dca <HAL_TIM_ConfigClockSource+0x186>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005c7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c98:	d03e      	beq.n	8005d18 <HAL_TIM_ConfigClockSource+0xd4>
 8005c9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c9e:	f200 8087 	bhi.w	8005db0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ca6:	f000 8086 	beq.w	8005db6 <HAL_TIM_ConfigClockSource+0x172>
 8005caa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cae:	d87f      	bhi.n	8005db0 <HAL_TIM_ConfigClockSource+0x16c>
 8005cb0:	2b70      	cmp	r3, #112	; 0x70
 8005cb2:	d01a      	beq.n	8005cea <HAL_TIM_ConfigClockSource+0xa6>
 8005cb4:	2b70      	cmp	r3, #112	; 0x70
 8005cb6:	d87b      	bhi.n	8005db0 <HAL_TIM_ConfigClockSource+0x16c>
 8005cb8:	2b60      	cmp	r3, #96	; 0x60
 8005cba:	d050      	beq.n	8005d5e <HAL_TIM_ConfigClockSource+0x11a>
 8005cbc:	2b60      	cmp	r3, #96	; 0x60
 8005cbe:	d877      	bhi.n	8005db0 <HAL_TIM_ConfigClockSource+0x16c>
 8005cc0:	2b50      	cmp	r3, #80	; 0x50
 8005cc2:	d03c      	beq.n	8005d3e <HAL_TIM_ConfigClockSource+0xfa>
 8005cc4:	2b50      	cmp	r3, #80	; 0x50
 8005cc6:	d873      	bhi.n	8005db0 <HAL_TIM_ConfigClockSource+0x16c>
 8005cc8:	2b40      	cmp	r3, #64	; 0x40
 8005cca:	d058      	beq.n	8005d7e <HAL_TIM_ConfigClockSource+0x13a>
 8005ccc:	2b40      	cmp	r3, #64	; 0x40
 8005cce:	d86f      	bhi.n	8005db0 <HAL_TIM_ConfigClockSource+0x16c>
 8005cd0:	2b30      	cmp	r3, #48	; 0x30
 8005cd2:	d064      	beq.n	8005d9e <HAL_TIM_ConfigClockSource+0x15a>
 8005cd4:	2b30      	cmp	r3, #48	; 0x30
 8005cd6:	d86b      	bhi.n	8005db0 <HAL_TIM_ConfigClockSource+0x16c>
 8005cd8:	2b20      	cmp	r3, #32
 8005cda:	d060      	beq.n	8005d9e <HAL_TIM_ConfigClockSource+0x15a>
 8005cdc:	2b20      	cmp	r3, #32
 8005cde:	d867      	bhi.n	8005db0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d05c      	beq.n	8005d9e <HAL_TIM_ConfigClockSource+0x15a>
 8005ce4:	2b10      	cmp	r3, #16
 8005ce6:	d05a      	beq.n	8005d9e <HAL_TIM_ConfigClockSource+0x15a>
 8005ce8:	e062      	b.n	8005db0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6818      	ldr	r0, [r3, #0]
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	6899      	ldr	r1, [r3, #8]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	f000 f9ad 	bl	8006058 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005d0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	609a      	str	r2, [r3, #8]
      break;
 8005d16:	e04f      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6818      	ldr	r0, [r3, #0]
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	6899      	ldr	r1, [r3, #8]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	f000 f996 	bl	8006058 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689a      	ldr	r2, [r3, #8]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d3a:	609a      	str	r2, [r3, #8]
      break;
 8005d3c:	e03c      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6818      	ldr	r0, [r3, #0]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	6859      	ldr	r1, [r3, #4]
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	f000 f90a 	bl	8005f64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2150      	movs	r1, #80	; 0x50
 8005d56:	4618      	mov	r0, r3
 8005d58:	f000 f963 	bl	8006022 <TIM_ITRx_SetConfig>
      break;
 8005d5c:	e02c      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6818      	ldr	r0, [r3, #0]
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	6859      	ldr	r1, [r3, #4]
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	f000 f929 	bl	8005fc2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2160      	movs	r1, #96	; 0x60
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 f953 	bl	8006022 <TIM_ITRx_SetConfig>
      break;
 8005d7c:	e01c      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6818      	ldr	r0, [r3, #0]
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	6859      	ldr	r1, [r3, #4]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	f000 f8ea 	bl	8005f64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2140      	movs	r1, #64	; 0x40
 8005d96:	4618      	mov	r0, r3
 8005d98:	f000 f943 	bl	8006022 <TIM_ITRx_SetConfig>
      break;
 8005d9c:	e00c      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4619      	mov	r1, r3
 8005da8:	4610      	mov	r0, r2
 8005daa:	f000 f93a 	bl	8006022 <TIM_ITRx_SetConfig>
      break;
 8005dae:	e003      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	73fb      	strb	r3, [r7, #15]
      break;
 8005db4:	e000      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005db6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3710      	adds	r7, #16
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005dd2:	b480      	push	{r7}
 8005dd4:	b083      	sub	sp, #12
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005dda:	bf00      	nop
 8005ddc:	370c      	adds	r7, #12
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b083      	sub	sp, #12
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005dee:	bf00      	nop
 8005df0:	370c      	adds	r7, #12
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr

08005dfa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005dfa:	b480      	push	{r7}
 8005dfc:	b083      	sub	sp, #12
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e02:	bf00      	nop
 8005e04:	370c      	adds	r7, #12
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr

08005e0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e0e:	b480      	push	{r7}
 8005e10:	b083      	sub	sp, #12
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
	...

08005e24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a40      	ldr	r2, [pc, #256]	; (8005f38 <TIM_Base_SetConfig+0x114>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d013      	beq.n	8005e64 <TIM_Base_SetConfig+0x40>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e42:	d00f      	beq.n	8005e64 <TIM_Base_SetConfig+0x40>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a3d      	ldr	r2, [pc, #244]	; (8005f3c <TIM_Base_SetConfig+0x118>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d00b      	beq.n	8005e64 <TIM_Base_SetConfig+0x40>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a3c      	ldr	r2, [pc, #240]	; (8005f40 <TIM_Base_SetConfig+0x11c>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d007      	beq.n	8005e64 <TIM_Base_SetConfig+0x40>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4a3b      	ldr	r2, [pc, #236]	; (8005f44 <TIM_Base_SetConfig+0x120>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d003      	beq.n	8005e64 <TIM_Base_SetConfig+0x40>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a3a      	ldr	r2, [pc, #232]	; (8005f48 <TIM_Base_SetConfig+0x124>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d108      	bne.n	8005e76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4a2f      	ldr	r2, [pc, #188]	; (8005f38 <TIM_Base_SetConfig+0x114>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d02b      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e84:	d027      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a2c      	ldr	r2, [pc, #176]	; (8005f3c <TIM_Base_SetConfig+0x118>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d023      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a2b      	ldr	r2, [pc, #172]	; (8005f40 <TIM_Base_SetConfig+0x11c>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d01f      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a2a      	ldr	r2, [pc, #168]	; (8005f44 <TIM_Base_SetConfig+0x120>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d01b      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a29      	ldr	r2, [pc, #164]	; (8005f48 <TIM_Base_SetConfig+0x124>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d017      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a28      	ldr	r2, [pc, #160]	; (8005f4c <TIM_Base_SetConfig+0x128>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d013      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a27      	ldr	r2, [pc, #156]	; (8005f50 <TIM_Base_SetConfig+0x12c>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d00f      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a26      	ldr	r2, [pc, #152]	; (8005f54 <TIM_Base_SetConfig+0x130>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d00b      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a25      	ldr	r2, [pc, #148]	; (8005f58 <TIM_Base_SetConfig+0x134>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d007      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a24      	ldr	r2, [pc, #144]	; (8005f5c <TIM_Base_SetConfig+0x138>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d003      	beq.n	8005ed6 <TIM_Base_SetConfig+0xb2>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a23      	ldr	r2, [pc, #140]	; (8005f60 <TIM_Base_SetConfig+0x13c>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d108      	bne.n	8005ee8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	695b      	ldr	r3, [r3, #20]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	689a      	ldr	r2, [r3, #8]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a0a      	ldr	r2, [pc, #40]	; (8005f38 <TIM_Base_SetConfig+0x114>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d003      	beq.n	8005f1c <TIM_Base_SetConfig+0xf8>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	4a0c      	ldr	r2, [pc, #48]	; (8005f48 <TIM_Base_SetConfig+0x124>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d103      	bne.n	8005f24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	691a      	ldr	r2, [r3, #16]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	615a      	str	r2, [r3, #20]
}
 8005f2a:	bf00      	nop
 8005f2c:	3714      	adds	r7, #20
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	40010000 	.word	0x40010000
 8005f3c:	40000400 	.word	0x40000400
 8005f40:	40000800 	.word	0x40000800
 8005f44:	40000c00 	.word	0x40000c00
 8005f48:	40010400 	.word	0x40010400
 8005f4c:	40014000 	.word	0x40014000
 8005f50:	40014400 	.word	0x40014400
 8005f54:	40014800 	.word	0x40014800
 8005f58:	40001800 	.word	0x40001800
 8005f5c:	40001c00 	.word	0x40001c00
 8005f60:	40002000 	.word	0x40002000

08005f64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b087      	sub	sp, #28
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6a1b      	ldr	r3, [r3, #32]
 8005f74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6a1b      	ldr	r3, [r3, #32]
 8005f7a:	f023 0201 	bic.w	r2, r3, #1
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	011b      	lsls	r3, r3, #4
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	f023 030a 	bic.w	r3, r3, #10
 8005fa0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	693a      	ldr	r2, [r7, #16]
 8005fae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	621a      	str	r2, [r3, #32]
}
 8005fb6:	bf00      	nop
 8005fb8:	371c      	adds	r7, #28
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr

08005fc2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b087      	sub	sp, #28
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	60f8      	str	r0, [r7, #12]
 8005fca:	60b9      	str	r1, [r7, #8]
 8005fcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	f023 0210 	bic.w	r2, r3, #16
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6a1b      	ldr	r3, [r3, #32]
 8005fe4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005fec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	031b      	lsls	r3, r3, #12
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ffe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	011b      	lsls	r3, r3, #4
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	4313      	orrs	r3, r2
 8006008:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	621a      	str	r2, [r3, #32]
}
 8006016:	bf00      	nop
 8006018:	371c      	adds	r7, #28
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr

08006022 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006022:	b480      	push	{r7}
 8006024:	b085      	sub	sp, #20
 8006026:	af00      	add	r7, sp, #0
 8006028:	6078      	str	r0, [r7, #4]
 800602a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006038:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	4313      	orrs	r3, r2
 8006040:	f043 0307 	orr.w	r3, r3, #7
 8006044:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	609a      	str	r2, [r3, #8]
}
 800604c:	bf00      	nop
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006058:	b480      	push	{r7}
 800605a:	b087      	sub	sp, #28
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
 8006064:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006072:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	021a      	lsls	r2, r3, #8
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	431a      	orrs	r2, r3
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	4313      	orrs	r3, r2
 8006080:	697a      	ldr	r2, [r7, #20]
 8006082:	4313      	orrs	r3, r2
 8006084:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	697a      	ldr	r2, [r7, #20]
 800608a:	609a      	str	r2, [r3, #8]
}
 800608c:	bf00      	nop
 800608e:	371c      	adds	r7, #28
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d101      	bne.n	80060b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060ac:	2302      	movs	r3, #2
 80060ae:	e05a      	b.n	8006166 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2202      	movs	r2, #2
 80060bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68fa      	ldr	r2, [r7, #12]
 80060de:	4313      	orrs	r3, r2
 80060e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a21      	ldr	r2, [pc, #132]	; (8006174 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d022      	beq.n	800613a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060fc:	d01d      	beq.n	800613a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a1d      	ldr	r2, [pc, #116]	; (8006178 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d018      	beq.n	800613a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a1b      	ldr	r2, [pc, #108]	; (800617c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d013      	beq.n	800613a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a1a      	ldr	r2, [pc, #104]	; (8006180 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d00e      	beq.n	800613a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a18      	ldr	r2, [pc, #96]	; (8006184 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d009      	beq.n	800613a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a17      	ldr	r2, [pc, #92]	; (8006188 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d004      	beq.n	800613a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a15      	ldr	r2, [pc, #84]	; (800618c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d10c      	bne.n	8006154 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006140:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	68ba      	ldr	r2, [r7, #8]
 8006148:	4313      	orrs	r3, r2
 800614a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68ba      	ldr	r2, [r7, #8]
 8006152:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	40010000 	.word	0x40010000
 8006178:	40000400 	.word	0x40000400
 800617c:	40000800 	.word	0x40000800
 8006180:	40000c00 	.word	0x40000c00
 8006184:	40010400 	.word	0x40010400
 8006188:	40014000 	.word	0x40014000
 800618c:	40001800 	.word	0x40001800

08006190 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006198:	bf00      	nop
 800619a:	370c      	adds	r7, #12
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e03f      	b.n	800624a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d106      	bne.n	80061e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f7fc fb54 	bl	800288c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2224      	movs	r2, #36	; 0x24
 80061e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68da      	ldr	r2, [r3, #12]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f000 f829 	bl	8006254 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	691a      	ldr	r2, [r3, #16]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006210:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	695a      	ldr	r2, [r3, #20]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006220:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68da      	ldr	r2, [r3, #12]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006230:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2220      	movs	r2, #32
 800623c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3708      	adds	r7, #8
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
	...

08006254 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006254:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006258:	b0c0      	sub	sp, #256	; 0x100
 800625a:	af00      	add	r7, sp, #0
 800625c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800626c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006270:	68d9      	ldr	r1, [r3, #12]
 8006272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	ea40 0301 	orr.w	r3, r0, r1
 800627c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800627e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006282:	689a      	ldr	r2, [r3, #8]
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	431a      	orrs	r2, r3
 800628c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006290:	695b      	ldr	r3, [r3, #20]
 8006292:	431a      	orrs	r2, r3
 8006294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	4313      	orrs	r3, r2
 800629c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80062a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80062ac:	f021 010c 	bic.w	r1, r1, #12
 80062b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80062ba:	430b      	orrs	r3, r1
 80062bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80062ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ce:	6999      	ldr	r1, [r3, #24]
 80062d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	ea40 0301 	orr.w	r3, r0, r1
 80062da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80062dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	4b8f      	ldr	r3, [pc, #572]	; (8006520 <UART_SetConfig+0x2cc>)
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d005      	beq.n	80062f4 <UART_SetConfig+0xa0>
 80062e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	4b8d      	ldr	r3, [pc, #564]	; (8006524 <UART_SetConfig+0x2d0>)
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d104      	bne.n	80062fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80062f4:	f7fe fdfc 	bl	8004ef0 <HAL_RCC_GetPCLK2Freq>
 80062f8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80062fc:	e003      	b.n	8006306 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80062fe:	f7fe fde3 	bl	8004ec8 <HAL_RCC_GetPCLK1Freq>
 8006302:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800630a:	69db      	ldr	r3, [r3, #28]
 800630c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006310:	f040 810c 	bne.w	800652c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006314:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006318:	2200      	movs	r2, #0
 800631a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800631e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006322:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006326:	4622      	mov	r2, r4
 8006328:	462b      	mov	r3, r5
 800632a:	1891      	adds	r1, r2, r2
 800632c:	65b9      	str	r1, [r7, #88]	; 0x58
 800632e:	415b      	adcs	r3, r3
 8006330:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006332:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006336:	4621      	mov	r1, r4
 8006338:	eb12 0801 	adds.w	r8, r2, r1
 800633c:	4629      	mov	r1, r5
 800633e:	eb43 0901 	adc.w	r9, r3, r1
 8006342:	f04f 0200 	mov.w	r2, #0
 8006346:	f04f 0300 	mov.w	r3, #0
 800634a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800634e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006352:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006356:	4690      	mov	r8, r2
 8006358:	4699      	mov	r9, r3
 800635a:	4623      	mov	r3, r4
 800635c:	eb18 0303 	adds.w	r3, r8, r3
 8006360:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006364:	462b      	mov	r3, r5
 8006366:	eb49 0303 	adc.w	r3, r9, r3
 800636a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800636e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800637a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800637e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006382:	460b      	mov	r3, r1
 8006384:	18db      	adds	r3, r3, r3
 8006386:	653b      	str	r3, [r7, #80]	; 0x50
 8006388:	4613      	mov	r3, r2
 800638a:	eb42 0303 	adc.w	r3, r2, r3
 800638e:	657b      	str	r3, [r7, #84]	; 0x54
 8006390:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006394:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006398:	f7fa fc26 	bl	8000be8 <__aeabi_uldivmod>
 800639c:	4602      	mov	r2, r0
 800639e:	460b      	mov	r3, r1
 80063a0:	4b61      	ldr	r3, [pc, #388]	; (8006528 <UART_SetConfig+0x2d4>)
 80063a2:	fba3 2302 	umull	r2, r3, r3, r2
 80063a6:	095b      	lsrs	r3, r3, #5
 80063a8:	011c      	lsls	r4, r3, #4
 80063aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063ae:	2200      	movs	r2, #0
 80063b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80063b4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80063b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80063bc:	4642      	mov	r2, r8
 80063be:	464b      	mov	r3, r9
 80063c0:	1891      	adds	r1, r2, r2
 80063c2:	64b9      	str	r1, [r7, #72]	; 0x48
 80063c4:	415b      	adcs	r3, r3
 80063c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80063cc:	4641      	mov	r1, r8
 80063ce:	eb12 0a01 	adds.w	sl, r2, r1
 80063d2:	4649      	mov	r1, r9
 80063d4:	eb43 0b01 	adc.w	fp, r3, r1
 80063d8:	f04f 0200 	mov.w	r2, #0
 80063dc:	f04f 0300 	mov.w	r3, #0
 80063e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80063e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80063e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063ec:	4692      	mov	sl, r2
 80063ee:	469b      	mov	fp, r3
 80063f0:	4643      	mov	r3, r8
 80063f2:	eb1a 0303 	adds.w	r3, sl, r3
 80063f6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80063fa:	464b      	mov	r3, r9
 80063fc:	eb4b 0303 	adc.w	r3, fp, r3
 8006400:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006410:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006414:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006418:	460b      	mov	r3, r1
 800641a:	18db      	adds	r3, r3, r3
 800641c:	643b      	str	r3, [r7, #64]	; 0x40
 800641e:	4613      	mov	r3, r2
 8006420:	eb42 0303 	adc.w	r3, r2, r3
 8006424:	647b      	str	r3, [r7, #68]	; 0x44
 8006426:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800642a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800642e:	f7fa fbdb 	bl	8000be8 <__aeabi_uldivmod>
 8006432:	4602      	mov	r2, r0
 8006434:	460b      	mov	r3, r1
 8006436:	4611      	mov	r1, r2
 8006438:	4b3b      	ldr	r3, [pc, #236]	; (8006528 <UART_SetConfig+0x2d4>)
 800643a:	fba3 2301 	umull	r2, r3, r3, r1
 800643e:	095b      	lsrs	r3, r3, #5
 8006440:	2264      	movs	r2, #100	; 0x64
 8006442:	fb02 f303 	mul.w	r3, r2, r3
 8006446:	1acb      	subs	r3, r1, r3
 8006448:	00db      	lsls	r3, r3, #3
 800644a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800644e:	4b36      	ldr	r3, [pc, #216]	; (8006528 <UART_SetConfig+0x2d4>)
 8006450:	fba3 2302 	umull	r2, r3, r3, r2
 8006454:	095b      	lsrs	r3, r3, #5
 8006456:	005b      	lsls	r3, r3, #1
 8006458:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800645c:	441c      	add	r4, r3
 800645e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006462:	2200      	movs	r2, #0
 8006464:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006468:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800646c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006470:	4642      	mov	r2, r8
 8006472:	464b      	mov	r3, r9
 8006474:	1891      	adds	r1, r2, r2
 8006476:	63b9      	str	r1, [r7, #56]	; 0x38
 8006478:	415b      	adcs	r3, r3
 800647a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800647c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006480:	4641      	mov	r1, r8
 8006482:	1851      	adds	r1, r2, r1
 8006484:	6339      	str	r1, [r7, #48]	; 0x30
 8006486:	4649      	mov	r1, r9
 8006488:	414b      	adcs	r3, r1
 800648a:	637b      	str	r3, [r7, #52]	; 0x34
 800648c:	f04f 0200 	mov.w	r2, #0
 8006490:	f04f 0300 	mov.w	r3, #0
 8006494:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006498:	4659      	mov	r1, fp
 800649a:	00cb      	lsls	r3, r1, #3
 800649c:	4651      	mov	r1, sl
 800649e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064a2:	4651      	mov	r1, sl
 80064a4:	00ca      	lsls	r2, r1, #3
 80064a6:	4610      	mov	r0, r2
 80064a8:	4619      	mov	r1, r3
 80064aa:	4603      	mov	r3, r0
 80064ac:	4642      	mov	r2, r8
 80064ae:	189b      	adds	r3, r3, r2
 80064b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064b4:	464b      	mov	r3, r9
 80064b6:	460a      	mov	r2, r1
 80064b8:	eb42 0303 	adc.w	r3, r2, r3
 80064bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80064c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80064cc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80064d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80064d4:	460b      	mov	r3, r1
 80064d6:	18db      	adds	r3, r3, r3
 80064d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80064da:	4613      	mov	r3, r2
 80064dc:	eb42 0303 	adc.w	r3, r2, r3
 80064e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80064e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80064ea:	f7fa fb7d 	bl	8000be8 <__aeabi_uldivmod>
 80064ee:	4602      	mov	r2, r0
 80064f0:	460b      	mov	r3, r1
 80064f2:	4b0d      	ldr	r3, [pc, #52]	; (8006528 <UART_SetConfig+0x2d4>)
 80064f4:	fba3 1302 	umull	r1, r3, r3, r2
 80064f8:	095b      	lsrs	r3, r3, #5
 80064fa:	2164      	movs	r1, #100	; 0x64
 80064fc:	fb01 f303 	mul.w	r3, r1, r3
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	00db      	lsls	r3, r3, #3
 8006504:	3332      	adds	r3, #50	; 0x32
 8006506:	4a08      	ldr	r2, [pc, #32]	; (8006528 <UART_SetConfig+0x2d4>)
 8006508:	fba2 2303 	umull	r2, r3, r2, r3
 800650c:	095b      	lsrs	r3, r3, #5
 800650e:	f003 0207 	and.w	r2, r3, #7
 8006512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4422      	add	r2, r4
 800651a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800651c:	e105      	b.n	800672a <UART_SetConfig+0x4d6>
 800651e:	bf00      	nop
 8006520:	40011000 	.word	0x40011000
 8006524:	40011400 	.word	0x40011400
 8006528:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800652c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006530:	2200      	movs	r2, #0
 8006532:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006536:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800653a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800653e:	4642      	mov	r2, r8
 8006540:	464b      	mov	r3, r9
 8006542:	1891      	adds	r1, r2, r2
 8006544:	6239      	str	r1, [r7, #32]
 8006546:	415b      	adcs	r3, r3
 8006548:	627b      	str	r3, [r7, #36]	; 0x24
 800654a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800654e:	4641      	mov	r1, r8
 8006550:	1854      	adds	r4, r2, r1
 8006552:	4649      	mov	r1, r9
 8006554:	eb43 0501 	adc.w	r5, r3, r1
 8006558:	f04f 0200 	mov.w	r2, #0
 800655c:	f04f 0300 	mov.w	r3, #0
 8006560:	00eb      	lsls	r3, r5, #3
 8006562:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006566:	00e2      	lsls	r2, r4, #3
 8006568:	4614      	mov	r4, r2
 800656a:	461d      	mov	r5, r3
 800656c:	4643      	mov	r3, r8
 800656e:	18e3      	adds	r3, r4, r3
 8006570:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006574:	464b      	mov	r3, r9
 8006576:	eb45 0303 	adc.w	r3, r5, r3
 800657a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800657e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800658a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800658e:	f04f 0200 	mov.w	r2, #0
 8006592:	f04f 0300 	mov.w	r3, #0
 8006596:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800659a:	4629      	mov	r1, r5
 800659c:	008b      	lsls	r3, r1, #2
 800659e:	4621      	mov	r1, r4
 80065a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065a4:	4621      	mov	r1, r4
 80065a6:	008a      	lsls	r2, r1, #2
 80065a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80065ac:	f7fa fb1c 	bl	8000be8 <__aeabi_uldivmod>
 80065b0:	4602      	mov	r2, r0
 80065b2:	460b      	mov	r3, r1
 80065b4:	4b60      	ldr	r3, [pc, #384]	; (8006738 <UART_SetConfig+0x4e4>)
 80065b6:	fba3 2302 	umull	r2, r3, r3, r2
 80065ba:	095b      	lsrs	r3, r3, #5
 80065bc:	011c      	lsls	r4, r3, #4
 80065be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065c2:	2200      	movs	r2, #0
 80065c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80065c8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80065cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80065d0:	4642      	mov	r2, r8
 80065d2:	464b      	mov	r3, r9
 80065d4:	1891      	adds	r1, r2, r2
 80065d6:	61b9      	str	r1, [r7, #24]
 80065d8:	415b      	adcs	r3, r3
 80065da:	61fb      	str	r3, [r7, #28]
 80065dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065e0:	4641      	mov	r1, r8
 80065e2:	1851      	adds	r1, r2, r1
 80065e4:	6139      	str	r1, [r7, #16]
 80065e6:	4649      	mov	r1, r9
 80065e8:	414b      	adcs	r3, r1
 80065ea:	617b      	str	r3, [r7, #20]
 80065ec:	f04f 0200 	mov.w	r2, #0
 80065f0:	f04f 0300 	mov.w	r3, #0
 80065f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065f8:	4659      	mov	r1, fp
 80065fa:	00cb      	lsls	r3, r1, #3
 80065fc:	4651      	mov	r1, sl
 80065fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006602:	4651      	mov	r1, sl
 8006604:	00ca      	lsls	r2, r1, #3
 8006606:	4610      	mov	r0, r2
 8006608:	4619      	mov	r1, r3
 800660a:	4603      	mov	r3, r0
 800660c:	4642      	mov	r2, r8
 800660e:	189b      	adds	r3, r3, r2
 8006610:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006614:	464b      	mov	r3, r9
 8006616:	460a      	mov	r2, r1
 8006618:	eb42 0303 	adc.w	r3, r2, r3
 800661c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	67bb      	str	r3, [r7, #120]	; 0x78
 800662a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800662c:	f04f 0200 	mov.w	r2, #0
 8006630:	f04f 0300 	mov.w	r3, #0
 8006634:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006638:	4649      	mov	r1, r9
 800663a:	008b      	lsls	r3, r1, #2
 800663c:	4641      	mov	r1, r8
 800663e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006642:	4641      	mov	r1, r8
 8006644:	008a      	lsls	r2, r1, #2
 8006646:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800664a:	f7fa facd 	bl	8000be8 <__aeabi_uldivmod>
 800664e:	4602      	mov	r2, r0
 8006650:	460b      	mov	r3, r1
 8006652:	4b39      	ldr	r3, [pc, #228]	; (8006738 <UART_SetConfig+0x4e4>)
 8006654:	fba3 1302 	umull	r1, r3, r3, r2
 8006658:	095b      	lsrs	r3, r3, #5
 800665a:	2164      	movs	r1, #100	; 0x64
 800665c:	fb01 f303 	mul.w	r3, r1, r3
 8006660:	1ad3      	subs	r3, r2, r3
 8006662:	011b      	lsls	r3, r3, #4
 8006664:	3332      	adds	r3, #50	; 0x32
 8006666:	4a34      	ldr	r2, [pc, #208]	; (8006738 <UART_SetConfig+0x4e4>)
 8006668:	fba2 2303 	umull	r2, r3, r2, r3
 800666c:	095b      	lsrs	r3, r3, #5
 800666e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006672:	441c      	add	r4, r3
 8006674:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006678:	2200      	movs	r2, #0
 800667a:	673b      	str	r3, [r7, #112]	; 0x70
 800667c:	677a      	str	r2, [r7, #116]	; 0x74
 800667e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006682:	4642      	mov	r2, r8
 8006684:	464b      	mov	r3, r9
 8006686:	1891      	adds	r1, r2, r2
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	415b      	adcs	r3, r3
 800668c:	60fb      	str	r3, [r7, #12]
 800668e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006692:	4641      	mov	r1, r8
 8006694:	1851      	adds	r1, r2, r1
 8006696:	6039      	str	r1, [r7, #0]
 8006698:	4649      	mov	r1, r9
 800669a:	414b      	adcs	r3, r1
 800669c:	607b      	str	r3, [r7, #4]
 800669e:	f04f 0200 	mov.w	r2, #0
 80066a2:	f04f 0300 	mov.w	r3, #0
 80066a6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80066aa:	4659      	mov	r1, fp
 80066ac:	00cb      	lsls	r3, r1, #3
 80066ae:	4651      	mov	r1, sl
 80066b0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066b4:	4651      	mov	r1, sl
 80066b6:	00ca      	lsls	r2, r1, #3
 80066b8:	4610      	mov	r0, r2
 80066ba:	4619      	mov	r1, r3
 80066bc:	4603      	mov	r3, r0
 80066be:	4642      	mov	r2, r8
 80066c0:	189b      	adds	r3, r3, r2
 80066c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80066c4:	464b      	mov	r3, r9
 80066c6:	460a      	mov	r2, r1
 80066c8:	eb42 0303 	adc.w	r3, r2, r3
 80066cc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	663b      	str	r3, [r7, #96]	; 0x60
 80066d8:	667a      	str	r2, [r7, #100]	; 0x64
 80066da:	f04f 0200 	mov.w	r2, #0
 80066de:	f04f 0300 	mov.w	r3, #0
 80066e2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80066e6:	4649      	mov	r1, r9
 80066e8:	008b      	lsls	r3, r1, #2
 80066ea:	4641      	mov	r1, r8
 80066ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066f0:	4641      	mov	r1, r8
 80066f2:	008a      	lsls	r2, r1, #2
 80066f4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80066f8:	f7fa fa76 	bl	8000be8 <__aeabi_uldivmod>
 80066fc:	4602      	mov	r2, r0
 80066fe:	460b      	mov	r3, r1
 8006700:	4b0d      	ldr	r3, [pc, #52]	; (8006738 <UART_SetConfig+0x4e4>)
 8006702:	fba3 1302 	umull	r1, r3, r3, r2
 8006706:	095b      	lsrs	r3, r3, #5
 8006708:	2164      	movs	r1, #100	; 0x64
 800670a:	fb01 f303 	mul.w	r3, r1, r3
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	011b      	lsls	r3, r3, #4
 8006712:	3332      	adds	r3, #50	; 0x32
 8006714:	4a08      	ldr	r2, [pc, #32]	; (8006738 <UART_SetConfig+0x4e4>)
 8006716:	fba2 2303 	umull	r2, r3, r2, r3
 800671a:	095b      	lsrs	r3, r3, #5
 800671c:	f003 020f 	and.w	r2, r3, #15
 8006720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4422      	add	r2, r4
 8006728:	609a      	str	r2, [r3, #8]
}
 800672a:	bf00      	nop
 800672c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006730:	46bd      	mov	sp, r7
 8006732:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006736:	bf00      	nop
 8006738:	51eb851f 	.word	0x51eb851f

0800673c <__cxa_pure_virtual>:
 800673c:	b508      	push	{r3, lr}
 800673e:	f000 f80d 	bl	800675c <_ZSt9terminatev>

08006742 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8006742:	b508      	push	{r3, lr}
 8006744:	4780      	blx	r0
 8006746:	f000 f80e 	bl	8006766 <abort>
	...

0800674c <_ZSt13get_terminatev>:
 800674c:	4b02      	ldr	r3, [pc, #8]	; (8006758 <_ZSt13get_terminatev+0xc>)
 800674e:	6818      	ldr	r0, [r3, #0]
 8006750:	f3bf 8f5b 	dmb	ish
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	20000030 	.word	0x20000030

0800675c <_ZSt9terminatev>:
 800675c:	b508      	push	{r3, lr}
 800675e:	f7ff fff5 	bl	800674c <_ZSt13get_terminatev>
 8006762:	f7ff ffee 	bl	8006742 <_ZN10__cxxabiv111__terminateEPFvvE>

08006766 <abort>:
 8006766:	b508      	push	{r3, lr}
 8006768:	2006      	movs	r0, #6
 800676a:	f000 fcc7 	bl	80070fc <raise>
 800676e:	2001      	movs	r0, #1
 8006770:	f7fc f934 	bl	80029dc <_exit>

08006774 <__errno>:
 8006774:	4b01      	ldr	r3, [pc, #4]	; (800677c <__errno+0x8>)
 8006776:	6818      	ldr	r0, [r3, #0]
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	20000034 	.word	0x20000034

08006780 <__libc_init_array>:
 8006780:	b570      	push	{r4, r5, r6, lr}
 8006782:	4d0d      	ldr	r5, [pc, #52]	; (80067b8 <__libc_init_array+0x38>)
 8006784:	4c0d      	ldr	r4, [pc, #52]	; (80067bc <__libc_init_array+0x3c>)
 8006786:	1b64      	subs	r4, r4, r5
 8006788:	10a4      	asrs	r4, r4, #2
 800678a:	2600      	movs	r6, #0
 800678c:	42a6      	cmp	r6, r4
 800678e:	d109      	bne.n	80067a4 <__libc_init_array+0x24>
 8006790:	4d0b      	ldr	r5, [pc, #44]	; (80067c0 <__libc_init_array+0x40>)
 8006792:	4c0c      	ldr	r4, [pc, #48]	; (80067c4 <__libc_init_array+0x44>)
 8006794:	f002 ff10 	bl	80095b8 <_init>
 8006798:	1b64      	subs	r4, r4, r5
 800679a:	10a4      	asrs	r4, r4, #2
 800679c:	2600      	movs	r6, #0
 800679e:	42a6      	cmp	r6, r4
 80067a0:	d105      	bne.n	80067ae <__libc_init_array+0x2e>
 80067a2:	bd70      	pop	{r4, r5, r6, pc}
 80067a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80067a8:	4798      	blx	r3
 80067aa:	3601      	adds	r6, #1
 80067ac:	e7ee      	b.n	800678c <__libc_init_array+0xc>
 80067ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80067b2:	4798      	blx	r3
 80067b4:	3601      	adds	r6, #1
 80067b6:	e7f2      	b.n	800679e <__libc_init_array+0x1e>
 80067b8:	0800af2c 	.word	0x0800af2c
 80067bc:	0800af2c 	.word	0x0800af2c
 80067c0:	0800af2c 	.word	0x0800af2c
 80067c4:	0800af30 	.word	0x0800af30

080067c8 <memset>:
 80067c8:	4402      	add	r2, r0
 80067ca:	4603      	mov	r3, r0
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d100      	bne.n	80067d2 <memset+0xa>
 80067d0:	4770      	bx	lr
 80067d2:	f803 1b01 	strb.w	r1, [r3], #1
 80067d6:	e7f9      	b.n	80067cc <memset+0x4>

080067d8 <__cvt>:
 80067d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067dc:	ec55 4b10 	vmov	r4, r5, d0
 80067e0:	2d00      	cmp	r5, #0
 80067e2:	460e      	mov	r6, r1
 80067e4:	4619      	mov	r1, r3
 80067e6:	462b      	mov	r3, r5
 80067e8:	bfbb      	ittet	lt
 80067ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80067ee:	461d      	movlt	r5, r3
 80067f0:	2300      	movge	r3, #0
 80067f2:	232d      	movlt	r3, #45	; 0x2d
 80067f4:	700b      	strb	r3, [r1, #0]
 80067f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80067fc:	4691      	mov	r9, r2
 80067fe:	f023 0820 	bic.w	r8, r3, #32
 8006802:	bfbc      	itt	lt
 8006804:	4622      	movlt	r2, r4
 8006806:	4614      	movlt	r4, r2
 8006808:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800680c:	d005      	beq.n	800681a <__cvt+0x42>
 800680e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006812:	d100      	bne.n	8006816 <__cvt+0x3e>
 8006814:	3601      	adds	r6, #1
 8006816:	2102      	movs	r1, #2
 8006818:	e000      	b.n	800681c <__cvt+0x44>
 800681a:	2103      	movs	r1, #3
 800681c:	ab03      	add	r3, sp, #12
 800681e:	9301      	str	r3, [sp, #4]
 8006820:	ab02      	add	r3, sp, #8
 8006822:	9300      	str	r3, [sp, #0]
 8006824:	ec45 4b10 	vmov	d0, r4, r5
 8006828:	4653      	mov	r3, sl
 800682a:	4632      	mov	r2, r6
 800682c:	f000 fd44 	bl	80072b8 <_dtoa_r>
 8006830:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006834:	4607      	mov	r7, r0
 8006836:	d102      	bne.n	800683e <__cvt+0x66>
 8006838:	f019 0f01 	tst.w	r9, #1
 800683c:	d022      	beq.n	8006884 <__cvt+0xac>
 800683e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006842:	eb07 0906 	add.w	r9, r7, r6
 8006846:	d110      	bne.n	800686a <__cvt+0x92>
 8006848:	783b      	ldrb	r3, [r7, #0]
 800684a:	2b30      	cmp	r3, #48	; 0x30
 800684c:	d10a      	bne.n	8006864 <__cvt+0x8c>
 800684e:	2200      	movs	r2, #0
 8006850:	2300      	movs	r3, #0
 8006852:	4620      	mov	r0, r4
 8006854:	4629      	mov	r1, r5
 8006856:	f7fa f957 	bl	8000b08 <__aeabi_dcmpeq>
 800685a:	b918      	cbnz	r0, 8006864 <__cvt+0x8c>
 800685c:	f1c6 0601 	rsb	r6, r6, #1
 8006860:	f8ca 6000 	str.w	r6, [sl]
 8006864:	f8da 3000 	ldr.w	r3, [sl]
 8006868:	4499      	add	r9, r3
 800686a:	2200      	movs	r2, #0
 800686c:	2300      	movs	r3, #0
 800686e:	4620      	mov	r0, r4
 8006870:	4629      	mov	r1, r5
 8006872:	f7fa f949 	bl	8000b08 <__aeabi_dcmpeq>
 8006876:	b108      	cbz	r0, 800687c <__cvt+0xa4>
 8006878:	f8cd 900c 	str.w	r9, [sp, #12]
 800687c:	2230      	movs	r2, #48	; 0x30
 800687e:	9b03      	ldr	r3, [sp, #12]
 8006880:	454b      	cmp	r3, r9
 8006882:	d307      	bcc.n	8006894 <__cvt+0xbc>
 8006884:	9b03      	ldr	r3, [sp, #12]
 8006886:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006888:	1bdb      	subs	r3, r3, r7
 800688a:	4638      	mov	r0, r7
 800688c:	6013      	str	r3, [r2, #0]
 800688e:	b004      	add	sp, #16
 8006890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006894:	1c59      	adds	r1, r3, #1
 8006896:	9103      	str	r1, [sp, #12]
 8006898:	701a      	strb	r2, [r3, #0]
 800689a:	e7f0      	b.n	800687e <__cvt+0xa6>

0800689c <__exponent>:
 800689c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800689e:	4603      	mov	r3, r0
 80068a0:	2900      	cmp	r1, #0
 80068a2:	bfb8      	it	lt
 80068a4:	4249      	neglt	r1, r1
 80068a6:	f803 2b02 	strb.w	r2, [r3], #2
 80068aa:	bfb4      	ite	lt
 80068ac:	222d      	movlt	r2, #45	; 0x2d
 80068ae:	222b      	movge	r2, #43	; 0x2b
 80068b0:	2909      	cmp	r1, #9
 80068b2:	7042      	strb	r2, [r0, #1]
 80068b4:	dd2a      	ble.n	800690c <__exponent+0x70>
 80068b6:	f10d 0407 	add.w	r4, sp, #7
 80068ba:	46a4      	mov	ip, r4
 80068bc:	270a      	movs	r7, #10
 80068be:	46a6      	mov	lr, r4
 80068c0:	460a      	mov	r2, r1
 80068c2:	fb91 f6f7 	sdiv	r6, r1, r7
 80068c6:	fb07 1516 	mls	r5, r7, r6, r1
 80068ca:	3530      	adds	r5, #48	; 0x30
 80068cc:	2a63      	cmp	r2, #99	; 0x63
 80068ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80068d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80068d6:	4631      	mov	r1, r6
 80068d8:	dcf1      	bgt.n	80068be <__exponent+0x22>
 80068da:	3130      	adds	r1, #48	; 0x30
 80068dc:	f1ae 0502 	sub.w	r5, lr, #2
 80068e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80068e4:	1c44      	adds	r4, r0, #1
 80068e6:	4629      	mov	r1, r5
 80068e8:	4561      	cmp	r1, ip
 80068ea:	d30a      	bcc.n	8006902 <__exponent+0x66>
 80068ec:	f10d 0209 	add.w	r2, sp, #9
 80068f0:	eba2 020e 	sub.w	r2, r2, lr
 80068f4:	4565      	cmp	r5, ip
 80068f6:	bf88      	it	hi
 80068f8:	2200      	movhi	r2, #0
 80068fa:	4413      	add	r3, r2
 80068fc:	1a18      	subs	r0, r3, r0
 80068fe:	b003      	add	sp, #12
 8006900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006902:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006906:	f804 2f01 	strb.w	r2, [r4, #1]!
 800690a:	e7ed      	b.n	80068e8 <__exponent+0x4c>
 800690c:	2330      	movs	r3, #48	; 0x30
 800690e:	3130      	adds	r1, #48	; 0x30
 8006910:	7083      	strb	r3, [r0, #2]
 8006912:	70c1      	strb	r1, [r0, #3]
 8006914:	1d03      	adds	r3, r0, #4
 8006916:	e7f1      	b.n	80068fc <__exponent+0x60>

08006918 <_printf_float>:
 8006918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800691c:	ed2d 8b02 	vpush	{d8}
 8006920:	b08d      	sub	sp, #52	; 0x34
 8006922:	460c      	mov	r4, r1
 8006924:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006928:	4616      	mov	r6, r2
 800692a:	461f      	mov	r7, r3
 800692c:	4605      	mov	r5, r0
 800692e:	f001 fab1 	bl	8007e94 <_localeconv_r>
 8006932:	f8d0 a000 	ldr.w	sl, [r0]
 8006936:	4650      	mov	r0, sl
 8006938:	f7f9 fc6a 	bl	8000210 <strlen>
 800693c:	2300      	movs	r3, #0
 800693e:	930a      	str	r3, [sp, #40]	; 0x28
 8006940:	6823      	ldr	r3, [r4, #0]
 8006942:	9305      	str	r3, [sp, #20]
 8006944:	f8d8 3000 	ldr.w	r3, [r8]
 8006948:	f894 b018 	ldrb.w	fp, [r4, #24]
 800694c:	3307      	adds	r3, #7
 800694e:	f023 0307 	bic.w	r3, r3, #7
 8006952:	f103 0208 	add.w	r2, r3, #8
 8006956:	f8c8 2000 	str.w	r2, [r8]
 800695a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800695e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006962:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006966:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800696a:	9307      	str	r3, [sp, #28]
 800696c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006970:	ee08 0a10 	vmov	s16, r0
 8006974:	4b9f      	ldr	r3, [pc, #636]	; (8006bf4 <_printf_float+0x2dc>)
 8006976:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800697a:	f04f 32ff 	mov.w	r2, #4294967295
 800697e:	f7fa f8f5 	bl	8000b6c <__aeabi_dcmpun>
 8006982:	bb88      	cbnz	r0, 80069e8 <_printf_float+0xd0>
 8006984:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006988:	4b9a      	ldr	r3, [pc, #616]	; (8006bf4 <_printf_float+0x2dc>)
 800698a:	f04f 32ff 	mov.w	r2, #4294967295
 800698e:	f7fa f8cf 	bl	8000b30 <__aeabi_dcmple>
 8006992:	bb48      	cbnz	r0, 80069e8 <_printf_float+0xd0>
 8006994:	2200      	movs	r2, #0
 8006996:	2300      	movs	r3, #0
 8006998:	4640      	mov	r0, r8
 800699a:	4649      	mov	r1, r9
 800699c:	f7fa f8be 	bl	8000b1c <__aeabi_dcmplt>
 80069a0:	b110      	cbz	r0, 80069a8 <_printf_float+0x90>
 80069a2:	232d      	movs	r3, #45	; 0x2d
 80069a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069a8:	4b93      	ldr	r3, [pc, #588]	; (8006bf8 <_printf_float+0x2e0>)
 80069aa:	4894      	ldr	r0, [pc, #592]	; (8006bfc <_printf_float+0x2e4>)
 80069ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80069b0:	bf94      	ite	ls
 80069b2:	4698      	movls	r8, r3
 80069b4:	4680      	movhi	r8, r0
 80069b6:	2303      	movs	r3, #3
 80069b8:	6123      	str	r3, [r4, #16]
 80069ba:	9b05      	ldr	r3, [sp, #20]
 80069bc:	f023 0204 	bic.w	r2, r3, #4
 80069c0:	6022      	str	r2, [r4, #0]
 80069c2:	f04f 0900 	mov.w	r9, #0
 80069c6:	9700      	str	r7, [sp, #0]
 80069c8:	4633      	mov	r3, r6
 80069ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80069cc:	4621      	mov	r1, r4
 80069ce:	4628      	mov	r0, r5
 80069d0:	f000 f9d8 	bl	8006d84 <_printf_common>
 80069d4:	3001      	adds	r0, #1
 80069d6:	f040 8090 	bne.w	8006afa <_printf_float+0x1e2>
 80069da:	f04f 30ff 	mov.w	r0, #4294967295
 80069de:	b00d      	add	sp, #52	; 0x34
 80069e0:	ecbd 8b02 	vpop	{d8}
 80069e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e8:	4642      	mov	r2, r8
 80069ea:	464b      	mov	r3, r9
 80069ec:	4640      	mov	r0, r8
 80069ee:	4649      	mov	r1, r9
 80069f0:	f7fa f8bc 	bl	8000b6c <__aeabi_dcmpun>
 80069f4:	b140      	cbz	r0, 8006a08 <_printf_float+0xf0>
 80069f6:	464b      	mov	r3, r9
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	bfbc      	itt	lt
 80069fc:	232d      	movlt	r3, #45	; 0x2d
 80069fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006a02:	487f      	ldr	r0, [pc, #508]	; (8006c00 <_printf_float+0x2e8>)
 8006a04:	4b7f      	ldr	r3, [pc, #508]	; (8006c04 <_printf_float+0x2ec>)
 8006a06:	e7d1      	b.n	80069ac <_printf_float+0x94>
 8006a08:	6863      	ldr	r3, [r4, #4]
 8006a0a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006a0e:	9206      	str	r2, [sp, #24]
 8006a10:	1c5a      	adds	r2, r3, #1
 8006a12:	d13f      	bne.n	8006a94 <_printf_float+0x17c>
 8006a14:	2306      	movs	r3, #6
 8006a16:	6063      	str	r3, [r4, #4]
 8006a18:	9b05      	ldr	r3, [sp, #20]
 8006a1a:	6861      	ldr	r1, [r4, #4]
 8006a1c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006a20:	2300      	movs	r3, #0
 8006a22:	9303      	str	r3, [sp, #12]
 8006a24:	ab0a      	add	r3, sp, #40	; 0x28
 8006a26:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006a2a:	ab09      	add	r3, sp, #36	; 0x24
 8006a2c:	ec49 8b10 	vmov	d0, r8, r9
 8006a30:	9300      	str	r3, [sp, #0]
 8006a32:	6022      	str	r2, [r4, #0]
 8006a34:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006a38:	4628      	mov	r0, r5
 8006a3a:	f7ff fecd 	bl	80067d8 <__cvt>
 8006a3e:	9b06      	ldr	r3, [sp, #24]
 8006a40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a42:	2b47      	cmp	r3, #71	; 0x47
 8006a44:	4680      	mov	r8, r0
 8006a46:	d108      	bne.n	8006a5a <_printf_float+0x142>
 8006a48:	1cc8      	adds	r0, r1, #3
 8006a4a:	db02      	blt.n	8006a52 <_printf_float+0x13a>
 8006a4c:	6863      	ldr	r3, [r4, #4]
 8006a4e:	4299      	cmp	r1, r3
 8006a50:	dd41      	ble.n	8006ad6 <_printf_float+0x1be>
 8006a52:	f1ab 0b02 	sub.w	fp, fp, #2
 8006a56:	fa5f fb8b 	uxtb.w	fp, fp
 8006a5a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006a5e:	d820      	bhi.n	8006aa2 <_printf_float+0x18a>
 8006a60:	3901      	subs	r1, #1
 8006a62:	465a      	mov	r2, fp
 8006a64:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006a68:	9109      	str	r1, [sp, #36]	; 0x24
 8006a6a:	f7ff ff17 	bl	800689c <__exponent>
 8006a6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a70:	1813      	adds	r3, r2, r0
 8006a72:	2a01      	cmp	r2, #1
 8006a74:	4681      	mov	r9, r0
 8006a76:	6123      	str	r3, [r4, #16]
 8006a78:	dc02      	bgt.n	8006a80 <_printf_float+0x168>
 8006a7a:	6822      	ldr	r2, [r4, #0]
 8006a7c:	07d2      	lsls	r2, r2, #31
 8006a7e:	d501      	bpl.n	8006a84 <_printf_float+0x16c>
 8006a80:	3301      	adds	r3, #1
 8006a82:	6123      	str	r3, [r4, #16]
 8006a84:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d09c      	beq.n	80069c6 <_printf_float+0xae>
 8006a8c:	232d      	movs	r3, #45	; 0x2d
 8006a8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a92:	e798      	b.n	80069c6 <_printf_float+0xae>
 8006a94:	9a06      	ldr	r2, [sp, #24]
 8006a96:	2a47      	cmp	r2, #71	; 0x47
 8006a98:	d1be      	bne.n	8006a18 <_printf_float+0x100>
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1bc      	bne.n	8006a18 <_printf_float+0x100>
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e7b9      	b.n	8006a16 <_printf_float+0xfe>
 8006aa2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006aa6:	d118      	bne.n	8006ada <_printf_float+0x1c2>
 8006aa8:	2900      	cmp	r1, #0
 8006aaa:	6863      	ldr	r3, [r4, #4]
 8006aac:	dd0b      	ble.n	8006ac6 <_printf_float+0x1ae>
 8006aae:	6121      	str	r1, [r4, #16]
 8006ab0:	b913      	cbnz	r3, 8006ab8 <_printf_float+0x1a0>
 8006ab2:	6822      	ldr	r2, [r4, #0]
 8006ab4:	07d0      	lsls	r0, r2, #31
 8006ab6:	d502      	bpl.n	8006abe <_printf_float+0x1a6>
 8006ab8:	3301      	adds	r3, #1
 8006aba:	440b      	add	r3, r1
 8006abc:	6123      	str	r3, [r4, #16]
 8006abe:	65a1      	str	r1, [r4, #88]	; 0x58
 8006ac0:	f04f 0900 	mov.w	r9, #0
 8006ac4:	e7de      	b.n	8006a84 <_printf_float+0x16c>
 8006ac6:	b913      	cbnz	r3, 8006ace <_printf_float+0x1b6>
 8006ac8:	6822      	ldr	r2, [r4, #0]
 8006aca:	07d2      	lsls	r2, r2, #31
 8006acc:	d501      	bpl.n	8006ad2 <_printf_float+0x1ba>
 8006ace:	3302      	adds	r3, #2
 8006ad0:	e7f4      	b.n	8006abc <_printf_float+0x1a4>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e7f2      	b.n	8006abc <_printf_float+0x1a4>
 8006ad6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006ada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006adc:	4299      	cmp	r1, r3
 8006ade:	db05      	blt.n	8006aec <_printf_float+0x1d4>
 8006ae0:	6823      	ldr	r3, [r4, #0]
 8006ae2:	6121      	str	r1, [r4, #16]
 8006ae4:	07d8      	lsls	r0, r3, #31
 8006ae6:	d5ea      	bpl.n	8006abe <_printf_float+0x1a6>
 8006ae8:	1c4b      	adds	r3, r1, #1
 8006aea:	e7e7      	b.n	8006abc <_printf_float+0x1a4>
 8006aec:	2900      	cmp	r1, #0
 8006aee:	bfd4      	ite	le
 8006af0:	f1c1 0202 	rsble	r2, r1, #2
 8006af4:	2201      	movgt	r2, #1
 8006af6:	4413      	add	r3, r2
 8006af8:	e7e0      	b.n	8006abc <_printf_float+0x1a4>
 8006afa:	6823      	ldr	r3, [r4, #0]
 8006afc:	055a      	lsls	r2, r3, #21
 8006afe:	d407      	bmi.n	8006b10 <_printf_float+0x1f8>
 8006b00:	6923      	ldr	r3, [r4, #16]
 8006b02:	4642      	mov	r2, r8
 8006b04:	4631      	mov	r1, r6
 8006b06:	4628      	mov	r0, r5
 8006b08:	47b8      	blx	r7
 8006b0a:	3001      	adds	r0, #1
 8006b0c:	d12c      	bne.n	8006b68 <_printf_float+0x250>
 8006b0e:	e764      	b.n	80069da <_printf_float+0xc2>
 8006b10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b14:	f240 80e0 	bls.w	8006cd8 <_printf_float+0x3c0>
 8006b18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	2300      	movs	r3, #0
 8006b20:	f7f9 fff2 	bl	8000b08 <__aeabi_dcmpeq>
 8006b24:	2800      	cmp	r0, #0
 8006b26:	d034      	beq.n	8006b92 <_printf_float+0x27a>
 8006b28:	4a37      	ldr	r2, [pc, #220]	; (8006c08 <_printf_float+0x2f0>)
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	4631      	mov	r1, r6
 8006b2e:	4628      	mov	r0, r5
 8006b30:	47b8      	blx	r7
 8006b32:	3001      	adds	r0, #1
 8006b34:	f43f af51 	beq.w	80069da <_printf_float+0xc2>
 8006b38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	db02      	blt.n	8006b46 <_printf_float+0x22e>
 8006b40:	6823      	ldr	r3, [r4, #0]
 8006b42:	07d8      	lsls	r0, r3, #31
 8006b44:	d510      	bpl.n	8006b68 <_printf_float+0x250>
 8006b46:	ee18 3a10 	vmov	r3, s16
 8006b4a:	4652      	mov	r2, sl
 8006b4c:	4631      	mov	r1, r6
 8006b4e:	4628      	mov	r0, r5
 8006b50:	47b8      	blx	r7
 8006b52:	3001      	adds	r0, #1
 8006b54:	f43f af41 	beq.w	80069da <_printf_float+0xc2>
 8006b58:	f04f 0800 	mov.w	r8, #0
 8006b5c:	f104 091a 	add.w	r9, r4, #26
 8006b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b62:	3b01      	subs	r3, #1
 8006b64:	4543      	cmp	r3, r8
 8006b66:	dc09      	bgt.n	8006b7c <_printf_float+0x264>
 8006b68:	6823      	ldr	r3, [r4, #0]
 8006b6a:	079b      	lsls	r3, r3, #30
 8006b6c:	f100 8105 	bmi.w	8006d7a <_printf_float+0x462>
 8006b70:	68e0      	ldr	r0, [r4, #12]
 8006b72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b74:	4298      	cmp	r0, r3
 8006b76:	bfb8      	it	lt
 8006b78:	4618      	movlt	r0, r3
 8006b7a:	e730      	b.n	80069de <_printf_float+0xc6>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	464a      	mov	r2, r9
 8006b80:	4631      	mov	r1, r6
 8006b82:	4628      	mov	r0, r5
 8006b84:	47b8      	blx	r7
 8006b86:	3001      	adds	r0, #1
 8006b88:	f43f af27 	beq.w	80069da <_printf_float+0xc2>
 8006b8c:	f108 0801 	add.w	r8, r8, #1
 8006b90:	e7e6      	b.n	8006b60 <_printf_float+0x248>
 8006b92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	dc39      	bgt.n	8006c0c <_printf_float+0x2f4>
 8006b98:	4a1b      	ldr	r2, [pc, #108]	; (8006c08 <_printf_float+0x2f0>)
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	4631      	mov	r1, r6
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	47b8      	blx	r7
 8006ba2:	3001      	adds	r0, #1
 8006ba4:	f43f af19 	beq.w	80069da <_printf_float+0xc2>
 8006ba8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bac:	4313      	orrs	r3, r2
 8006bae:	d102      	bne.n	8006bb6 <_printf_float+0x29e>
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	07d9      	lsls	r1, r3, #31
 8006bb4:	d5d8      	bpl.n	8006b68 <_printf_float+0x250>
 8006bb6:	ee18 3a10 	vmov	r3, s16
 8006bba:	4652      	mov	r2, sl
 8006bbc:	4631      	mov	r1, r6
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	47b8      	blx	r7
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	f43f af09 	beq.w	80069da <_printf_float+0xc2>
 8006bc8:	f04f 0900 	mov.w	r9, #0
 8006bcc:	f104 0a1a 	add.w	sl, r4, #26
 8006bd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bd2:	425b      	negs	r3, r3
 8006bd4:	454b      	cmp	r3, r9
 8006bd6:	dc01      	bgt.n	8006bdc <_printf_float+0x2c4>
 8006bd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bda:	e792      	b.n	8006b02 <_printf_float+0x1ea>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	4652      	mov	r2, sl
 8006be0:	4631      	mov	r1, r6
 8006be2:	4628      	mov	r0, r5
 8006be4:	47b8      	blx	r7
 8006be6:	3001      	adds	r0, #1
 8006be8:	f43f aef7 	beq.w	80069da <_printf_float+0xc2>
 8006bec:	f109 0901 	add.w	r9, r9, #1
 8006bf0:	e7ee      	b.n	8006bd0 <_printf_float+0x2b8>
 8006bf2:	bf00      	nop
 8006bf4:	7fefffff 	.word	0x7fefffff
 8006bf8:	0800ab50 	.word	0x0800ab50
 8006bfc:	0800ab54 	.word	0x0800ab54
 8006c00:	0800ab5c 	.word	0x0800ab5c
 8006c04:	0800ab58 	.word	0x0800ab58
 8006c08:	0800ab60 	.word	0x0800ab60
 8006c0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c10:	429a      	cmp	r2, r3
 8006c12:	bfa8      	it	ge
 8006c14:	461a      	movge	r2, r3
 8006c16:	2a00      	cmp	r2, #0
 8006c18:	4691      	mov	r9, r2
 8006c1a:	dc37      	bgt.n	8006c8c <_printf_float+0x374>
 8006c1c:	f04f 0b00 	mov.w	fp, #0
 8006c20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c24:	f104 021a 	add.w	r2, r4, #26
 8006c28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c2a:	9305      	str	r3, [sp, #20]
 8006c2c:	eba3 0309 	sub.w	r3, r3, r9
 8006c30:	455b      	cmp	r3, fp
 8006c32:	dc33      	bgt.n	8006c9c <_printf_float+0x384>
 8006c34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	db3b      	blt.n	8006cb4 <_printf_float+0x39c>
 8006c3c:	6823      	ldr	r3, [r4, #0]
 8006c3e:	07da      	lsls	r2, r3, #31
 8006c40:	d438      	bmi.n	8006cb4 <_printf_float+0x39c>
 8006c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c44:	9a05      	ldr	r2, [sp, #20]
 8006c46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c48:	1a9a      	subs	r2, r3, r2
 8006c4a:	eba3 0901 	sub.w	r9, r3, r1
 8006c4e:	4591      	cmp	r9, r2
 8006c50:	bfa8      	it	ge
 8006c52:	4691      	movge	r9, r2
 8006c54:	f1b9 0f00 	cmp.w	r9, #0
 8006c58:	dc35      	bgt.n	8006cc6 <_printf_float+0x3ae>
 8006c5a:	f04f 0800 	mov.w	r8, #0
 8006c5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c62:	f104 0a1a 	add.w	sl, r4, #26
 8006c66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c6a:	1a9b      	subs	r3, r3, r2
 8006c6c:	eba3 0309 	sub.w	r3, r3, r9
 8006c70:	4543      	cmp	r3, r8
 8006c72:	f77f af79 	ble.w	8006b68 <_printf_float+0x250>
 8006c76:	2301      	movs	r3, #1
 8006c78:	4652      	mov	r2, sl
 8006c7a:	4631      	mov	r1, r6
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	47b8      	blx	r7
 8006c80:	3001      	adds	r0, #1
 8006c82:	f43f aeaa 	beq.w	80069da <_printf_float+0xc2>
 8006c86:	f108 0801 	add.w	r8, r8, #1
 8006c8a:	e7ec      	b.n	8006c66 <_printf_float+0x34e>
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	4631      	mov	r1, r6
 8006c90:	4642      	mov	r2, r8
 8006c92:	4628      	mov	r0, r5
 8006c94:	47b8      	blx	r7
 8006c96:	3001      	adds	r0, #1
 8006c98:	d1c0      	bne.n	8006c1c <_printf_float+0x304>
 8006c9a:	e69e      	b.n	80069da <_printf_float+0xc2>
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	4631      	mov	r1, r6
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	9205      	str	r2, [sp, #20]
 8006ca4:	47b8      	blx	r7
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	f43f ae97 	beq.w	80069da <_printf_float+0xc2>
 8006cac:	9a05      	ldr	r2, [sp, #20]
 8006cae:	f10b 0b01 	add.w	fp, fp, #1
 8006cb2:	e7b9      	b.n	8006c28 <_printf_float+0x310>
 8006cb4:	ee18 3a10 	vmov	r3, s16
 8006cb8:	4652      	mov	r2, sl
 8006cba:	4631      	mov	r1, r6
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	47b8      	blx	r7
 8006cc0:	3001      	adds	r0, #1
 8006cc2:	d1be      	bne.n	8006c42 <_printf_float+0x32a>
 8006cc4:	e689      	b.n	80069da <_printf_float+0xc2>
 8006cc6:	9a05      	ldr	r2, [sp, #20]
 8006cc8:	464b      	mov	r3, r9
 8006cca:	4442      	add	r2, r8
 8006ccc:	4631      	mov	r1, r6
 8006cce:	4628      	mov	r0, r5
 8006cd0:	47b8      	blx	r7
 8006cd2:	3001      	adds	r0, #1
 8006cd4:	d1c1      	bne.n	8006c5a <_printf_float+0x342>
 8006cd6:	e680      	b.n	80069da <_printf_float+0xc2>
 8006cd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cda:	2a01      	cmp	r2, #1
 8006cdc:	dc01      	bgt.n	8006ce2 <_printf_float+0x3ca>
 8006cde:	07db      	lsls	r3, r3, #31
 8006ce0:	d538      	bpl.n	8006d54 <_printf_float+0x43c>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	4642      	mov	r2, r8
 8006ce6:	4631      	mov	r1, r6
 8006ce8:	4628      	mov	r0, r5
 8006cea:	47b8      	blx	r7
 8006cec:	3001      	adds	r0, #1
 8006cee:	f43f ae74 	beq.w	80069da <_printf_float+0xc2>
 8006cf2:	ee18 3a10 	vmov	r3, s16
 8006cf6:	4652      	mov	r2, sl
 8006cf8:	4631      	mov	r1, r6
 8006cfa:	4628      	mov	r0, r5
 8006cfc:	47b8      	blx	r7
 8006cfe:	3001      	adds	r0, #1
 8006d00:	f43f ae6b 	beq.w	80069da <_printf_float+0xc2>
 8006d04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	f7f9 fefc 	bl	8000b08 <__aeabi_dcmpeq>
 8006d10:	b9d8      	cbnz	r0, 8006d4a <_printf_float+0x432>
 8006d12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d14:	f108 0201 	add.w	r2, r8, #1
 8006d18:	3b01      	subs	r3, #1
 8006d1a:	4631      	mov	r1, r6
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	47b8      	blx	r7
 8006d20:	3001      	adds	r0, #1
 8006d22:	d10e      	bne.n	8006d42 <_printf_float+0x42a>
 8006d24:	e659      	b.n	80069da <_printf_float+0xc2>
 8006d26:	2301      	movs	r3, #1
 8006d28:	4652      	mov	r2, sl
 8006d2a:	4631      	mov	r1, r6
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	47b8      	blx	r7
 8006d30:	3001      	adds	r0, #1
 8006d32:	f43f ae52 	beq.w	80069da <_printf_float+0xc2>
 8006d36:	f108 0801 	add.w	r8, r8, #1
 8006d3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	4543      	cmp	r3, r8
 8006d40:	dcf1      	bgt.n	8006d26 <_printf_float+0x40e>
 8006d42:	464b      	mov	r3, r9
 8006d44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006d48:	e6dc      	b.n	8006b04 <_printf_float+0x1ec>
 8006d4a:	f04f 0800 	mov.w	r8, #0
 8006d4e:	f104 0a1a 	add.w	sl, r4, #26
 8006d52:	e7f2      	b.n	8006d3a <_printf_float+0x422>
 8006d54:	2301      	movs	r3, #1
 8006d56:	4642      	mov	r2, r8
 8006d58:	e7df      	b.n	8006d1a <_printf_float+0x402>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	464a      	mov	r2, r9
 8006d5e:	4631      	mov	r1, r6
 8006d60:	4628      	mov	r0, r5
 8006d62:	47b8      	blx	r7
 8006d64:	3001      	adds	r0, #1
 8006d66:	f43f ae38 	beq.w	80069da <_printf_float+0xc2>
 8006d6a:	f108 0801 	add.w	r8, r8, #1
 8006d6e:	68e3      	ldr	r3, [r4, #12]
 8006d70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d72:	1a5b      	subs	r3, r3, r1
 8006d74:	4543      	cmp	r3, r8
 8006d76:	dcf0      	bgt.n	8006d5a <_printf_float+0x442>
 8006d78:	e6fa      	b.n	8006b70 <_printf_float+0x258>
 8006d7a:	f04f 0800 	mov.w	r8, #0
 8006d7e:	f104 0919 	add.w	r9, r4, #25
 8006d82:	e7f4      	b.n	8006d6e <_printf_float+0x456>

08006d84 <_printf_common>:
 8006d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d88:	4616      	mov	r6, r2
 8006d8a:	4699      	mov	r9, r3
 8006d8c:	688a      	ldr	r2, [r1, #8]
 8006d8e:	690b      	ldr	r3, [r1, #16]
 8006d90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d94:	4293      	cmp	r3, r2
 8006d96:	bfb8      	it	lt
 8006d98:	4613      	movlt	r3, r2
 8006d9a:	6033      	str	r3, [r6, #0]
 8006d9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006da0:	4607      	mov	r7, r0
 8006da2:	460c      	mov	r4, r1
 8006da4:	b10a      	cbz	r2, 8006daa <_printf_common+0x26>
 8006da6:	3301      	adds	r3, #1
 8006da8:	6033      	str	r3, [r6, #0]
 8006daa:	6823      	ldr	r3, [r4, #0]
 8006dac:	0699      	lsls	r1, r3, #26
 8006dae:	bf42      	ittt	mi
 8006db0:	6833      	ldrmi	r3, [r6, #0]
 8006db2:	3302      	addmi	r3, #2
 8006db4:	6033      	strmi	r3, [r6, #0]
 8006db6:	6825      	ldr	r5, [r4, #0]
 8006db8:	f015 0506 	ands.w	r5, r5, #6
 8006dbc:	d106      	bne.n	8006dcc <_printf_common+0x48>
 8006dbe:	f104 0a19 	add.w	sl, r4, #25
 8006dc2:	68e3      	ldr	r3, [r4, #12]
 8006dc4:	6832      	ldr	r2, [r6, #0]
 8006dc6:	1a9b      	subs	r3, r3, r2
 8006dc8:	42ab      	cmp	r3, r5
 8006dca:	dc26      	bgt.n	8006e1a <_printf_common+0x96>
 8006dcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006dd0:	1e13      	subs	r3, r2, #0
 8006dd2:	6822      	ldr	r2, [r4, #0]
 8006dd4:	bf18      	it	ne
 8006dd6:	2301      	movne	r3, #1
 8006dd8:	0692      	lsls	r2, r2, #26
 8006dda:	d42b      	bmi.n	8006e34 <_printf_common+0xb0>
 8006ddc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006de0:	4649      	mov	r1, r9
 8006de2:	4638      	mov	r0, r7
 8006de4:	47c0      	blx	r8
 8006de6:	3001      	adds	r0, #1
 8006de8:	d01e      	beq.n	8006e28 <_printf_common+0xa4>
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	68e5      	ldr	r5, [r4, #12]
 8006dee:	6832      	ldr	r2, [r6, #0]
 8006df0:	f003 0306 	and.w	r3, r3, #6
 8006df4:	2b04      	cmp	r3, #4
 8006df6:	bf08      	it	eq
 8006df8:	1aad      	subeq	r5, r5, r2
 8006dfa:	68a3      	ldr	r3, [r4, #8]
 8006dfc:	6922      	ldr	r2, [r4, #16]
 8006dfe:	bf0c      	ite	eq
 8006e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e04:	2500      	movne	r5, #0
 8006e06:	4293      	cmp	r3, r2
 8006e08:	bfc4      	itt	gt
 8006e0a:	1a9b      	subgt	r3, r3, r2
 8006e0c:	18ed      	addgt	r5, r5, r3
 8006e0e:	2600      	movs	r6, #0
 8006e10:	341a      	adds	r4, #26
 8006e12:	42b5      	cmp	r5, r6
 8006e14:	d11a      	bne.n	8006e4c <_printf_common+0xc8>
 8006e16:	2000      	movs	r0, #0
 8006e18:	e008      	b.n	8006e2c <_printf_common+0xa8>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	4652      	mov	r2, sl
 8006e1e:	4649      	mov	r1, r9
 8006e20:	4638      	mov	r0, r7
 8006e22:	47c0      	blx	r8
 8006e24:	3001      	adds	r0, #1
 8006e26:	d103      	bne.n	8006e30 <_printf_common+0xac>
 8006e28:	f04f 30ff 	mov.w	r0, #4294967295
 8006e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e30:	3501      	adds	r5, #1
 8006e32:	e7c6      	b.n	8006dc2 <_printf_common+0x3e>
 8006e34:	18e1      	adds	r1, r4, r3
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	2030      	movs	r0, #48	; 0x30
 8006e3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e3e:	4422      	add	r2, r4
 8006e40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e48:	3302      	adds	r3, #2
 8006e4a:	e7c7      	b.n	8006ddc <_printf_common+0x58>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	4622      	mov	r2, r4
 8006e50:	4649      	mov	r1, r9
 8006e52:	4638      	mov	r0, r7
 8006e54:	47c0      	blx	r8
 8006e56:	3001      	adds	r0, #1
 8006e58:	d0e6      	beq.n	8006e28 <_printf_common+0xa4>
 8006e5a:	3601      	adds	r6, #1
 8006e5c:	e7d9      	b.n	8006e12 <_printf_common+0x8e>
	...

08006e60 <_printf_i>:
 8006e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e64:	7e0f      	ldrb	r7, [r1, #24]
 8006e66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006e68:	2f78      	cmp	r7, #120	; 0x78
 8006e6a:	4691      	mov	r9, r2
 8006e6c:	4680      	mov	r8, r0
 8006e6e:	460c      	mov	r4, r1
 8006e70:	469a      	mov	sl, r3
 8006e72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006e76:	d807      	bhi.n	8006e88 <_printf_i+0x28>
 8006e78:	2f62      	cmp	r7, #98	; 0x62
 8006e7a:	d80a      	bhi.n	8006e92 <_printf_i+0x32>
 8006e7c:	2f00      	cmp	r7, #0
 8006e7e:	f000 80d8 	beq.w	8007032 <_printf_i+0x1d2>
 8006e82:	2f58      	cmp	r7, #88	; 0x58
 8006e84:	f000 80a3 	beq.w	8006fce <_printf_i+0x16e>
 8006e88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e90:	e03a      	b.n	8006f08 <_printf_i+0xa8>
 8006e92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e96:	2b15      	cmp	r3, #21
 8006e98:	d8f6      	bhi.n	8006e88 <_printf_i+0x28>
 8006e9a:	a101      	add	r1, pc, #4	; (adr r1, 8006ea0 <_printf_i+0x40>)
 8006e9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ea0:	08006ef9 	.word	0x08006ef9
 8006ea4:	08006f0d 	.word	0x08006f0d
 8006ea8:	08006e89 	.word	0x08006e89
 8006eac:	08006e89 	.word	0x08006e89
 8006eb0:	08006e89 	.word	0x08006e89
 8006eb4:	08006e89 	.word	0x08006e89
 8006eb8:	08006f0d 	.word	0x08006f0d
 8006ebc:	08006e89 	.word	0x08006e89
 8006ec0:	08006e89 	.word	0x08006e89
 8006ec4:	08006e89 	.word	0x08006e89
 8006ec8:	08006e89 	.word	0x08006e89
 8006ecc:	08007019 	.word	0x08007019
 8006ed0:	08006f3d 	.word	0x08006f3d
 8006ed4:	08006ffb 	.word	0x08006ffb
 8006ed8:	08006e89 	.word	0x08006e89
 8006edc:	08006e89 	.word	0x08006e89
 8006ee0:	0800703b 	.word	0x0800703b
 8006ee4:	08006e89 	.word	0x08006e89
 8006ee8:	08006f3d 	.word	0x08006f3d
 8006eec:	08006e89 	.word	0x08006e89
 8006ef0:	08006e89 	.word	0x08006e89
 8006ef4:	08007003 	.word	0x08007003
 8006ef8:	682b      	ldr	r3, [r5, #0]
 8006efa:	1d1a      	adds	r2, r3, #4
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	602a      	str	r2, [r5, #0]
 8006f00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e0a3      	b.n	8007054 <_printf_i+0x1f4>
 8006f0c:	6820      	ldr	r0, [r4, #0]
 8006f0e:	6829      	ldr	r1, [r5, #0]
 8006f10:	0606      	lsls	r6, r0, #24
 8006f12:	f101 0304 	add.w	r3, r1, #4
 8006f16:	d50a      	bpl.n	8006f2e <_printf_i+0xce>
 8006f18:	680e      	ldr	r6, [r1, #0]
 8006f1a:	602b      	str	r3, [r5, #0]
 8006f1c:	2e00      	cmp	r6, #0
 8006f1e:	da03      	bge.n	8006f28 <_printf_i+0xc8>
 8006f20:	232d      	movs	r3, #45	; 0x2d
 8006f22:	4276      	negs	r6, r6
 8006f24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f28:	485e      	ldr	r0, [pc, #376]	; (80070a4 <_printf_i+0x244>)
 8006f2a:	230a      	movs	r3, #10
 8006f2c:	e019      	b.n	8006f62 <_printf_i+0x102>
 8006f2e:	680e      	ldr	r6, [r1, #0]
 8006f30:	602b      	str	r3, [r5, #0]
 8006f32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006f36:	bf18      	it	ne
 8006f38:	b236      	sxthne	r6, r6
 8006f3a:	e7ef      	b.n	8006f1c <_printf_i+0xbc>
 8006f3c:	682b      	ldr	r3, [r5, #0]
 8006f3e:	6820      	ldr	r0, [r4, #0]
 8006f40:	1d19      	adds	r1, r3, #4
 8006f42:	6029      	str	r1, [r5, #0]
 8006f44:	0601      	lsls	r1, r0, #24
 8006f46:	d501      	bpl.n	8006f4c <_printf_i+0xec>
 8006f48:	681e      	ldr	r6, [r3, #0]
 8006f4a:	e002      	b.n	8006f52 <_printf_i+0xf2>
 8006f4c:	0646      	lsls	r6, r0, #25
 8006f4e:	d5fb      	bpl.n	8006f48 <_printf_i+0xe8>
 8006f50:	881e      	ldrh	r6, [r3, #0]
 8006f52:	4854      	ldr	r0, [pc, #336]	; (80070a4 <_printf_i+0x244>)
 8006f54:	2f6f      	cmp	r7, #111	; 0x6f
 8006f56:	bf0c      	ite	eq
 8006f58:	2308      	moveq	r3, #8
 8006f5a:	230a      	movne	r3, #10
 8006f5c:	2100      	movs	r1, #0
 8006f5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f62:	6865      	ldr	r5, [r4, #4]
 8006f64:	60a5      	str	r5, [r4, #8]
 8006f66:	2d00      	cmp	r5, #0
 8006f68:	bfa2      	ittt	ge
 8006f6a:	6821      	ldrge	r1, [r4, #0]
 8006f6c:	f021 0104 	bicge.w	r1, r1, #4
 8006f70:	6021      	strge	r1, [r4, #0]
 8006f72:	b90e      	cbnz	r6, 8006f78 <_printf_i+0x118>
 8006f74:	2d00      	cmp	r5, #0
 8006f76:	d04d      	beq.n	8007014 <_printf_i+0x1b4>
 8006f78:	4615      	mov	r5, r2
 8006f7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006f7e:	fb03 6711 	mls	r7, r3, r1, r6
 8006f82:	5dc7      	ldrb	r7, [r0, r7]
 8006f84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006f88:	4637      	mov	r7, r6
 8006f8a:	42bb      	cmp	r3, r7
 8006f8c:	460e      	mov	r6, r1
 8006f8e:	d9f4      	bls.n	8006f7a <_printf_i+0x11a>
 8006f90:	2b08      	cmp	r3, #8
 8006f92:	d10b      	bne.n	8006fac <_printf_i+0x14c>
 8006f94:	6823      	ldr	r3, [r4, #0]
 8006f96:	07de      	lsls	r6, r3, #31
 8006f98:	d508      	bpl.n	8006fac <_printf_i+0x14c>
 8006f9a:	6923      	ldr	r3, [r4, #16]
 8006f9c:	6861      	ldr	r1, [r4, #4]
 8006f9e:	4299      	cmp	r1, r3
 8006fa0:	bfde      	ittt	le
 8006fa2:	2330      	movle	r3, #48	; 0x30
 8006fa4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006fa8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006fac:	1b52      	subs	r2, r2, r5
 8006fae:	6122      	str	r2, [r4, #16]
 8006fb0:	f8cd a000 	str.w	sl, [sp]
 8006fb4:	464b      	mov	r3, r9
 8006fb6:	aa03      	add	r2, sp, #12
 8006fb8:	4621      	mov	r1, r4
 8006fba:	4640      	mov	r0, r8
 8006fbc:	f7ff fee2 	bl	8006d84 <_printf_common>
 8006fc0:	3001      	adds	r0, #1
 8006fc2:	d14c      	bne.n	800705e <_printf_i+0x1fe>
 8006fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fc8:	b004      	add	sp, #16
 8006fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fce:	4835      	ldr	r0, [pc, #212]	; (80070a4 <_printf_i+0x244>)
 8006fd0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006fd4:	6829      	ldr	r1, [r5, #0]
 8006fd6:	6823      	ldr	r3, [r4, #0]
 8006fd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8006fdc:	6029      	str	r1, [r5, #0]
 8006fde:	061d      	lsls	r5, r3, #24
 8006fe0:	d514      	bpl.n	800700c <_printf_i+0x1ac>
 8006fe2:	07df      	lsls	r7, r3, #31
 8006fe4:	bf44      	itt	mi
 8006fe6:	f043 0320 	orrmi.w	r3, r3, #32
 8006fea:	6023      	strmi	r3, [r4, #0]
 8006fec:	b91e      	cbnz	r6, 8006ff6 <_printf_i+0x196>
 8006fee:	6823      	ldr	r3, [r4, #0]
 8006ff0:	f023 0320 	bic.w	r3, r3, #32
 8006ff4:	6023      	str	r3, [r4, #0]
 8006ff6:	2310      	movs	r3, #16
 8006ff8:	e7b0      	b.n	8006f5c <_printf_i+0xfc>
 8006ffa:	6823      	ldr	r3, [r4, #0]
 8006ffc:	f043 0320 	orr.w	r3, r3, #32
 8007000:	6023      	str	r3, [r4, #0]
 8007002:	2378      	movs	r3, #120	; 0x78
 8007004:	4828      	ldr	r0, [pc, #160]	; (80070a8 <_printf_i+0x248>)
 8007006:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800700a:	e7e3      	b.n	8006fd4 <_printf_i+0x174>
 800700c:	0659      	lsls	r1, r3, #25
 800700e:	bf48      	it	mi
 8007010:	b2b6      	uxthmi	r6, r6
 8007012:	e7e6      	b.n	8006fe2 <_printf_i+0x182>
 8007014:	4615      	mov	r5, r2
 8007016:	e7bb      	b.n	8006f90 <_printf_i+0x130>
 8007018:	682b      	ldr	r3, [r5, #0]
 800701a:	6826      	ldr	r6, [r4, #0]
 800701c:	6961      	ldr	r1, [r4, #20]
 800701e:	1d18      	adds	r0, r3, #4
 8007020:	6028      	str	r0, [r5, #0]
 8007022:	0635      	lsls	r5, r6, #24
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	d501      	bpl.n	800702c <_printf_i+0x1cc>
 8007028:	6019      	str	r1, [r3, #0]
 800702a:	e002      	b.n	8007032 <_printf_i+0x1d2>
 800702c:	0670      	lsls	r0, r6, #25
 800702e:	d5fb      	bpl.n	8007028 <_printf_i+0x1c8>
 8007030:	8019      	strh	r1, [r3, #0]
 8007032:	2300      	movs	r3, #0
 8007034:	6123      	str	r3, [r4, #16]
 8007036:	4615      	mov	r5, r2
 8007038:	e7ba      	b.n	8006fb0 <_printf_i+0x150>
 800703a:	682b      	ldr	r3, [r5, #0]
 800703c:	1d1a      	adds	r2, r3, #4
 800703e:	602a      	str	r2, [r5, #0]
 8007040:	681d      	ldr	r5, [r3, #0]
 8007042:	6862      	ldr	r2, [r4, #4]
 8007044:	2100      	movs	r1, #0
 8007046:	4628      	mov	r0, r5
 8007048:	f7f9 f8ea 	bl	8000220 <memchr>
 800704c:	b108      	cbz	r0, 8007052 <_printf_i+0x1f2>
 800704e:	1b40      	subs	r0, r0, r5
 8007050:	6060      	str	r0, [r4, #4]
 8007052:	6863      	ldr	r3, [r4, #4]
 8007054:	6123      	str	r3, [r4, #16]
 8007056:	2300      	movs	r3, #0
 8007058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800705c:	e7a8      	b.n	8006fb0 <_printf_i+0x150>
 800705e:	6923      	ldr	r3, [r4, #16]
 8007060:	462a      	mov	r2, r5
 8007062:	4649      	mov	r1, r9
 8007064:	4640      	mov	r0, r8
 8007066:	47d0      	blx	sl
 8007068:	3001      	adds	r0, #1
 800706a:	d0ab      	beq.n	8006fc4 <_printf_i+0x164>
 800706c:	6823      	ldr	r3, [r4, #0]
 800706e:	079b      	lsls	r3, r3, #30
 8007070:	d413      	bmi.n	800709a <_printf_i+0x23a>
 8007072:	68e0      	ldr	r0, [r4, #12]
 8007074:	9b03      	ldr	r3, [sp, #12]
 8007076:	4298      	cmp	r0, r3
 8007078:	bfb8      	it	lt
 800707a:	4618      	movlt	r0, r3
 800707c:	e7a4      	b.n	8006fc8 <_printf_i+0x168>
 800707e:	2301      	movs	r3, #1
 8007080:	4632      	mov	r2, r6
 8007082:	4649      	mov	r1, r9
 8007084:	4640      	mov	r0, r8
 8007086:	47d0      	blx	sl
 8007088:	3001      	adds	r0, #1
 800708a:	d09b      	beq.n	8006fc4 <_printf_i+0x164>
 800708c:	3501      	adds	r5, #1
 800708e:	68e3      	ldr	r3, [r4, #12]
 8007090:	9903      	ldr	r1, [sp, #12]
 8007092:	1a5b      	subs	r3, r3, r1
 8007094:	42ab      	cmp	r3, r5
 8007096:	dcf2      	bgt.n	800707e <_printf_i+0x21e>
 8007098:	e7eb      	b.n	8007072 <_printf_i+0x212>
 800709a:	2500      	movs	r5, #0
 800709c:	f104 0619 	add.w	r6, r4, #25
 80070a0:	e7f5      	b.n	800708e <_printf_i+0x22e>
 80070a2:	bf00      	nop
 80070a4:	0800ab62 	.word	0x0800ab62
 80070a8:	0800ab73 	.word	0x0800ab73

080070ac <_raise_r>:
 80070ac:	291f      	cmp	r1, #31
 80070ae:	b538      	push	{r3, r4, r5, lr}
 80070b0:	4604      	mov	r4, r0
 80070b2:	460d      	mov	r5, r1
 80070b4:	d904      	bls.n	80070c0 <_raise_r+0x14>
 80070b6:	2316      	movs	r3, #22
 80070b8:	6003      	str	r3, [r0, #0]
 80070ba:	f04f 30ff 	mov.w	r0, #4294967295
 80070be:	bd38      	pop	{r3, r4, r5, pc}
 80070c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80070c2:	b112      	cbz	r2, 80070ca <_raise_r+0x1e>
 80070c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80070c8:	b94b      	cbnz	r3, 80070de <_raise_r+0x32>
 80070ca:	4620      	mov	r0, r4
 80070cc:	f000 f830 	bl	8007130 <_getpid_r>
 80070d0:	462a      	mov	r2, r5
 80070d2:	4601      	mov	r1, r0
 80070d4:	4620      	mov	r0, r4
 80070d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070da:	f000 b817 	b.w	800710c <_kill_r>
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d00a      	beq.n	80070f8 <_raise_r+0x4c>
 80070e2:	1c59      	adds	r1, r3, #1
 80070e4:	d103      	bne.n	80070ee <_raise_r+0x42>
 80070e6:	2316      	movs	r3, #22
 80070e8:	6003      	str	r3, [r0, #0]
 80070ea:	2001      	movs	r0, #1
 80070ec:	e7e7      	b.n	80070be <_raise_r+0x12>
 80070ee:	2400      	movs	r4, #0
 80070f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80070f4:	4628      	mov	r0, r5
 80070f6:	4798      	blx	r3
 80070f8:	2000      	movs	r0, #0
 80070fa:	e7e0      	b.n	80070be <_raise_r+0x12>

080070fc <raise>:
 80070fc:	4b02      	ldr	r3, [pc, #8]	; (8007108 <raise+0xc>)
 80070fe:	4601      	mov	r1, r0
 8007100:	6818      	ldr	r0, [r3, #0]
 8007102:	f7ff bfd3 	b.w	80070ac <_raise_r>
 8007106:	bf00      	nop
 8007108:	20000034 	.word	0x20000034

0800710c <_kill_r>:
 800710c:	b538      	push	{r3, r4, r5, lr}
 800710e:	4d07      	ldr	r5, [pc, #28]	; (800712c <_kill_r+0x20>)
 8007110:	2300      	movs	r3, #0
 8007112:	4604      	mov	r4, r0
 8007114:	4608      	mov	r0, r1
 8007116:	4611      	mov	r1, r2
 8007118:	602b      	str	r3, [r5, #0]
 800711a:	f7fb fc4f 	bl	80029bc <_kill>
 800711e:	1c43      	adds	r3, r0, #1
 8007120:	d102      	bne.n	8007128 <_kill_r+0x1c>
 8007122:	682b      	ldr	r3, [r5, #0]
 8007124:	b103      	cbz	r3, 8007128 <_kill_r+0x1c>
 8007126:	6023      	str	r3, [r4, #0]
 8007128:	bd38      	pop	{r3, r4, r5, pc}
 800712a:	bf00      	nop
 800712c:	200003bc 	.word	0x200003bc

08007130 <_getpid_r>:
 8007130:	f7fb bc3c 	b.w	80029ac <_getpid>

08007134 <sniprintf>:
 8007134:	b40c      	push	{r2, r3}
 8007136:	b530      	push	{r4, r5, lr}
 8007138:	4b17      	ldr	r3, [pc, #92]	; (8007198 <sniprintf+0x64>)
 800713a:	1e0c      	subs	r4, r1, #0
 800713c:	681d      	ldr	r5, [r3, #0]
 800713e:	b09d      	sub	sp, #116	; 0x74
 8007140:	da08      	bge.n	8007154 <sniprintf+0x20>
 8007142:	238b      	movs	r3, #139	; 0x8b
 8007144:	602b      	str	r3, [r5, #0]
 8007146:	f04f 30ff 	mov.w	r0, #4294967295
 800714a:	b01d      	add	sp, #116	; 0x74
 800714c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007150:	b002      	add	sp, #8
 8007152:	4770      	bx	lr
 8007154:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007158:	f8ad 3014 	strh.w	r3, [sp, #20]
 800715c:	bf14      	ite	ne
 800715e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007162:	4623      	moveq	r3, r4
 8007164:	9304      	str	r3, [sp, #16]
 8007166:	9307      	str	r3, [sp, #28]
 8007168:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800716c:	9002      	str	r0, [sp, #8]
 800716e:	9006      	str	r0, [sp, #24]
 8007170:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007174:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007176:	ab21      	add	r3, sp, #132	; 0x84
 8007178:	a902      	add	r1, sp, #8
 800717a:	4628      	mov	r0, r5
 800717c:	9301      	str	r3, [sp, #4]
 800717e:	f001 fb79 	bl	8008874 <_svfiprintf_r>
 8007182:	1c43      	adds	r3, r0, #1
 8007184:	bfbc      	itt	lt
 8007186:	238b      	movlt	r3, #139	; 0x8b
 8007188:	602b      	strlt	r3, [r5, #0]
 800718a:	2c00      	cmp	r4, #0
 800718c:	d0dd      	beq.n	800714a <sniprintf+0x16>
 800718e:	9b02      	ldr	r3, [sp, #8]
 8007190:	2200      	movs	r2, #0
 8007192:	701a      	strb	r2, [r3, #0]
 8007194:	e7d9      	b.n	800714a <sniprintf+0x16>
 8007196:	bf00      	nop
 8007198:	20000034 	.word	0x20000034

0800719c <quorem>:
 800719c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a0:	6903      	ldr	r3, [r0, #16]
 80071a2:	690c      	ldr	r4, [r1, #16]
 80071a4:	42a3      	cmp	r3, r4
 80071a6:	4607      	mov	r7, r0
 80071a8:	f2c0 8081 	blt.w	80072ae <quorem+0x112>
 80071ac:	3c01      	subs	r4, #1
 80071ae:	f101 0814 	add.w	r8, r1, #20
 80071b2:	f100 0514 	add.w	r5, r0, #20
 80071b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071ba:	9301      	str	r3, [sp, #4]
 80071bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071c4:	3301      	adds	r3, #1
 80071c6:	429a      	cmp	r2, r3
 80071c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80071cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80071d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80071d4:	d331      	bcc.n	800723a <quorem+0x9e>
 80071d6:	f04f 0e00 	mov.w	lr, #0
 80071da:	4640      	mov	r0, r8
 80071dc:	46ac      	mov	ip, r5
 80071de:	46f2      	mov	sl, lr
 80071e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80071e4:	b293      	uxth	r3, r2
 80071e6:	fb06 e303 	mla	r3, r6, r3, lr
 80071ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	ebaa 0303 	sub.w	r3, sl, r3
 80071f4:	f8dc a000 	ldr.w	sl, [ip]
 80071f8:	0c12      	lsrs	r2, r2, #16
 80071fa:	fa13 f38a 	uxtah	r3, r3, sl
 80071fe:	fb06 e202 	mla	r2, r6, r2, lr
 8007202:	9300      	str	r3, [sp, #0]
 8007204:	9b00      	ldr	r3, [sp, #0]
 8007206:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800720a:	b292      	uxth	r2, r2
 800720c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007210:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007214:	f8bd 3000 	ldrh.w	r3, [sp]
 8007218:	4581      	cmp	r9, r0
 800721a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800721e:	f84c 3b04 	str.w	r3, [ip], #4
 8007222:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007226:	d2db      	bcs.n	80071e0 <quorem+0x44>
 8007228:	f855 300b 	ldr.w	r3, [r5, fp]
 800722c:	b92b      	cbnz	r3, 800723a <quorem+0x9e>
 800722e:	9b01      	ldr	r3, [sp, #4]
 8007230:	3b04      	subs	r3, #4
 8007232:	429d      	cmp	r5, r3
 8007234:	461a      	mov	r2, r3
 8007236:	d32e      	bcc.n	8007296 <quorem+0xfa>
 8007238:	613c      	str	r4, [r7, #16]
 800723a:	4638      	mov	r0, r7
 800723c:	f001 f8c6 	bl	80083cc <__mcmp>
 8007240:	2800      	cmp	r0, #0
 8007242:	db24      	blt.n	800728e <quorem+0xf2>
 8007244:	3601      	adds	r6, #1
 8007246:	4628      	mov	r0, r5
 8007248:	f04f 0c00 	mov.w	ip, #0
 800724c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007250:	f8d0 e000 	ldr.w	lr, [r0]
 8007254:	b293      	uxth	r3, r2
 8007256:	ebac 0303 	sub.w	r3, ip, r3
 800725a:	0c12      	lsrs	r2, r2, #16
 800725c:	fa13 f38e 	uxtah	r3, r3, lr
 8007260:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007264:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007268:	b29b      	uxth	r3, r3
 800726a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800726e:	45c1      	cmp	r9, r8
 8007270:	f840 3b04 	str.w	r3, [r0], #4
 8007274:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007278:	d2e8      	bcs.n	800724c <quorem+0xb0>
 800727a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800727e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007282:	b922      	cbnz	r2, 800728e <quorem+0xf2>
 8007284:	3b04      	subs	r3, #4
 8007286:	429d      	cmp	r5, r3
 8007288:	461a      	mov	r2, r3
 800728a:	d30a      	bcc.n	80072a2 <quorem+0x106>
 800728c:	613c      	str	r4, [r7, #16]
 800728e:	4630      	mov	r0, r6
 8007290:	b003      	add	sp, #12
 8007292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007296:	6812      	ldr	r2, [r2, #0]
 8007298:	3b04      	subs	r3, #4
 800729a:	2a00      	cmp	r2, #0
 800729c:	d1cc      	bne.n	8007238 <quorem+0x9c>
 800729e:	3c01      	subs	r4, #1
 80072a0:	e7c7      	b.n	8007232 <quorem+0x96>
 80072a2:	6812      	ldr	r2, [r2, #0]
 80072a4:	3b04      	subs	r3, #4
 80072a6:	2a00      	cmp	r2, #0
 80072a8:	d1f0      	bne.n	800728c <quorem+0xf0>
 80072aa:	3c01      	subs	r4, #1
 80072ac:	e7eb      	b.n	8007286 <quorem+0xea>
 80072ae:	2000      	movs	r0, #0
 80072b0:	e7ee      	b.n	8007290 <quorem+0xf4>
 80072b2:	0000      	movs	r0, r0
 80072b4:	0000      	movs	r0, r0
	...

080072b8 <_dtoa_r>:
 80072b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072bc:	ed2d 8b04 	vpush	{d8-d9}
 80072c0:	ec57 6b10 	vmov	r6, r7, d0
 80072c4:	b093      	sub	sp, #76	; 0x4c
 80072c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80072c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80072cc:	9106      	str	r1, [sp, #24]
 80072ce:	ee10 aa10 	vmov	sl, s0
 80072d2:	4604      	mov	r4, r0
 80072d4:	9209      	str	r2, [sp, #36]	; 0x24
 80072d6:	930c      	str	r3, [sp, #48]	; 0x30
 80072d8:	46bb      	mov	fp, r7
 80072da:	b975      	cbnz	r5, 80072fa <_dtoa_r+0x42>
 80072dc:	2010      	movs	r0, #16
 80072de:	f000 fddd 	bl	8007e9c <malloc>
 80072e2:	4602      	mov	r2, r0
 80072e4:	6260      	str	r0, [r4, #36]	; 0x24
 80072e6:	b920      	cbnz	r0, 80072f2 <_dtoa_r+0x3a>
 80072e8:	4ba7      	ldr	r3, [pc, #668]	; (8007588 <_dtoa_r+0x2d0>)
 80072ea:	21ea      	movs	r1, #234	; 0xea
 80072ec:	48a7      	ldr	r0, [pc, #668]	; (800758c <_dtoa_r+0x2d4>)
 80072ee:	f001 fbd1 	bl	8008a94 <__assert_func>
 80072f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80072f6:	6005      	str	r5, [r0, #0]
 80072f8:	60c5      	str	r5, [r0, #12]
 80072fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072fc:	6819      	ldr	r1, [r3, #0]
 80072fe:	b151      	cbz	r1, 8007316 <_dtoa_r+0x5e>
 8007300:	685a      	ldr	r2, [r3, #4]
 8007302:	604a      	str	r2, [r1, #4]
 8007304:	2301      	movs	r3, #1
 8007306:	4093      	lsls	r3, r2
 8007308:	608b      	str	r3, [r1, #8]
 800730a:	4620      	mov	r0, r4
 800730c:	f000 fe1c 	bl	8007f48 <_Bfree>
 8007310:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007312:	2200      	movs	r2, #0
 8007314:	601a      	str	r2, [r3, #0]
 8007316:	1e3b      	subs	r3, r7, #0
 8007318:	bfaa      	itet	ge
 800731a:	2300      	movge	r3, #0
 800731c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007320:	f8c8 3000 	strge.w	r3, [r8]
 8007324:	4b9a      	ldr	r3, [pc, #616]	; (8007590 <_dtoa_r+0x2d8>)
 8007326:	bfbc      	itt	lt
 8007328:	2201      	movlt	r2, #1
 800732a:	f8c8 2000 	strlt.w	r2, [r8]
 800732e:	ea33 030b 	bics.w	r3, r3, fp
 8007332:	d11b      	bne.n	800736c <_dtoa_r+0xb4>
 8007334:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007336:	f242 730f 	movw	r3, #9999	; 0x270f
 800733a:	6013      	str	r3, [r2, #0]
 800733c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007340:	4333      	orrs	r3, r6
 8007342:	f000 8592 	beq.w	8007e6a <_dtoa_r+0xbb2>
 8007346:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007348:	b963      	cbnz	r3, 8007364 <_dtoa_r+0xac>
 800734a:	4b92      	ldr	r3, [pc, #584]	; (8007594 <_dtoa_r+0x2dc>)
 800734c:	e022      	b.n	8007394 <_dtoa_r+0xdc>
 800734e:	4b92      	ldr	r3, [pc, #584]	; (8007598 <_dtoa_r+0x2e0>)
 8007350:	9301      	str	r3, [sp, #4]
 8007352:	3308      	adds	r3, #8
 8007354:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007356:	6013      	str	r3, [r2, #0]
 8007358:	9801      	ldr	r0, [sp, #4]
 800735a:	b013      	add	sp, #76	; 0x4c
 800735c:	ecbd 8b04 	vpop	{d8-d9}
 8007360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007364:	4b8b      	ldr	r3, [pc, #556]	; (8007594 <_dtoa_r+0x2dc>)
 8007366:	9301      	str	r3, [sp, #4]
 8007368:	3303      	adds	r3, #3
 800736a:	e7f3      	b.n	8007354 <_dtoa_r+0x9c>
 800736c:	2200      	movs	r2, #0
 800736e:	2300      	movs	r3, #0
 8007370:	4650      	mov	r0, sl
 8007372:	4659      	mov	r1, fp
 8007374:	f7f9 fbc8 	bl	8000b08 <__aeabi_dcmpeq>
 8007378:	ec4b ab19 	vmov	d9, sl, fp
 800737c:	4680      	mov	r8, r0
 800737e:	b158      	cbz	r0, 8007398 <_dtoa_r+0xe0>
 8007380:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007382:	2301      	movs	r3, #1
 8007384:	6013      	str	r3, [r2, #0]
 8007386:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007388:	2b00      	cmp	r3, #0
 800738a:	f000 856b 	beq.w	8007e64 <_dtoa_r+0xbac>
 800738e:	4883      	ldr	r0, [pc, #524]	; (800759c <_dtoa_r+0x2e4>)
 8007390:	6018      	str	r0, [r3, #0]
 8007392:	1e43      	subs	r3, r0, #1
 8007394:	9301      	str	r3, [sp, #4]
 8007396:	e7df      	b.n	8007358 <_dtoa_r+0xa0>
 8007398:	ec4b ab10 	vmov	d0, sl, fp
 800739c:	aa10      	add	r2, sp, #64	; 0x40
 800739e:	a911      	add	r1, sp, #68	; 0x44
 80073a0:	4620      	mov	r0, r4
 80073a2:	f001 f8b9 	bl	8008518 <__d2b>
 80073a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80073aa:	ee08 0a10 	vmov	s16, r0
 80073ae:	2d00      	cmp	r5, #0
 80073b0:	f000 8084 	beq.w	80074bc <_dtoa_r+0x204>
 80073b4:	ee19 3a90 	vmov	r3, s19
 80073b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80073c0:	4656      	mov	r6, sl
 80073c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80073c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80073ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80073ce:	4b74      	ldr	r3, [pc, #464]	; (80075a0 <_dtoa_r+0x2e8>)
 80073d0:	2200      	movs	r2, #0
 80073d2:	4630      	mov	r0, r6
 80073d4:	4639      	mov	r1, r7
 80073d6:	f7f8 ff77 	bl	80002c8 <__aeabi_dsub>
 80073da:	a365      	add	r3, pc, #404	; (adr r3, 8007570 <_dtoa_r+0x2b8>)
 80073dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e0:	f7f9 f92a 	bl	8000638 <__aeabi_dmul>
 80073e4:	a364      	add	r3, pc, #400	; (adr r3, 8007578 <_dtoa_r+0x2c0>)
 80073e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ea:	f7f8 ff6f 	bl	80002cc <__adddf3>
 80073ee:	4606      	mov	r6, r0
 80073f0:	4628      	mov	r0, r5
 80073f2:	460f      	mov	r7, r1
 80073f4:	f7f9 f8b6 	bl	8000564 <__aeabi_i2d>
 80073f8:	a361      	add	r3, pc, #388	; (adr r3, 8007580 <_dtoa_r+0x2c8>)
 80073fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fe:	f7f9 f91b 	bl	8000638 <__aeabi_dmul>
 8007402:	4602      	mov	r2, r0
 8007404:	460b      	mov	r3, r1
 8007406:	4630      	mov	r0, r6
 8007408:	4639      	mov	r1, r7
 800740a:	f7f8 ff5f 	bl	80002cc <__adddf3>
 800740e:	4606      	mov	r6, r0
 8007410:	460f      	mov	r7, r1
 8007412:	f7f9 fbc1 	bl	8000b98 <__aeabi_d2iz>
 8007416:	2200      	movs	r2, #0
 8007418:	9000      	str	r0, [sp, #0]
 800741a:	2300      	movs	r3, #0
 800741c:	4630      	mov	r0, r6
 800741e:	4639      	mov	r1, r7
 8007420:	f7f9 fb7c 	bl	8000b1c <__aeabi_dcmplt>
 8007424:	b150      	cbz	r0, 800743c <_dtoa_r+0x184>
 8007426:	9800      	ldr	r0, [sp, #0]
 8007428:	f7f9 f89c 	bl	8000564 <__aeabi_i2d>
 800742c:	4632      	mov	r2, r6
 800742e:	463b      	mov	r3, r7
 8007430:	f7f9 fb6a 	bl	8000b08 <__aeabi_dcmpeq>
 8007434:	b910      	cbnz	r0, 800743c <_dtoa_r+0x184>
 8007436:	9b00      	ldr	r3, [sp, #0]
 8007438:	3b01      	subs	r3, #1
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	9b00      	ldr	r3, [sp, #0]
 800743e:	2b16      	cmp	r3, #22
 8007440:	d85a      	bhi.n	80074f8 <_dtoa_r+0x240>
 8007442:	9a00      	ldr	r2, [sp, #0]
 8007444:	4b57      	ldr	r3, [pc, #348]	; (80075a4 <_dtoa_r+0x2ec>)
 8007446:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800744a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744e:	ec51 0b19 	vmov	r0, r1, d9
 8007452:	f7f9 fb63 	bl	8000b1c <__aeabi_dcmplt>
 8007456:	2800      	cmp	r0, #0
 8007458:	d050      	beq.n	80074fc <_dtoa_r+0x244>
 800745a:	9b00      	ldr	r3, [sp, #0]
 800745c:	3b01      	subs	r3, #1
 800745e:	9300      	str	r3, [sp, #0]
 8007460:	2300      	movs	r3, #0
 8007462:	930b      	str	r3, [sp, #44]	; 0x2c
 8007464:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007466:	1b5d      	subs	r5, r3, r5
 8007468:	1e6b      	subs	r3, r5, #1
 800746a:	9305      	str	r3, [sp, #20]
 800746c:	bf45      	ittet	mi
 800746e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007472:	9304      	strmi	r3, [sp, #16]
 8007474:	2300      	movpl	r3, #0
 8007476:	2300      	movmi	r3, #0
 8007478:	bf4c      	ite	mi
 800747a:	9305      	strmi	r3, [sp, #20]
 800747c:	9304      	strpl	r3, [sp, #16]
 800747e:	9b00      	ldr	r3, [sp, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	db3d      	blt.n	8007500 <_dtoa_r+0x248>
 8007484:	9b05      	ldr	r3, [sp, #20]
 8007486:	9a00      	ldr	r2, [sp, #0]
 8007488:	920a      	str	r2, [sp, #40]	; 0x28
 800748a:	4413      	add	r3, r2
 800748c:	9305      	str	r3, [sp, #20]
 800748e:	2300      	movs	r3, #0
 8007490:	9307      	str	r3, [sp, #28]
 8007492:	9b06      	ldr	r3, [sp, #24]
 8007494:	2b09      	cmp	r3, #9
 8007496:	f200 8089 	bhi.w	80075ac <_dtoa_r+0x2f4>
 800749a:	2b05      	cmp	r3, #5
 800749c:	bfc4      	itt	gt
 800749e:	3b04      	subgt	r3, #4
 80074a0:	9306      	strgt	r3, [sp, #24]
 80074a2:	9b06      	ldr	r3, [sp, #24]
 80074a4:	f1a3 0302 	sub.w	r3, r3, #2
 80074a8:	bfcc      	ite	gt
 80074aa:	2500      	movgt	r5, #0
 80074ac:	2501      	movle	r5, #1
 80074ae:	2b03      	cmp	r3, #3
 80074b0:	f200 8087 	bhi.w	80075c2 <_dtoa_r+0x30a>
 80074b4:	e8df f003 	tbb	[pc, r3]
 80074b8:	59383a2d 	.word	0x59383a2d
 80074bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80074c0:	441d      	add	r5, r3
 80074c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80074c6:	2b20      	cmp	r3, #32
 80074c8:	bfc1      	itttt	gt
 80074ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80074ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80074d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80074d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80074da:	bfda      	itte	le
 80074dc:	f1c3 0320 	rsble	r3, r3, #32
 80074e0:	fa06 f003 	lslle.w	r0, r6, r3
 80074e4:	4318      	orrgt	r0, r3
 80074e6:	f7f9 f82d 	bl	8000544 <__aeabi_ui2d>
 80074ea:	2301      	movs	r3, #1
 80074ec:	4606      	mov	r6, r0
 80074ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80074f2:	3d01      	subs	r5, #1
 80074f4:	930e      	str	r3, [sp, #56]	; 0x38
 80074f6:	e76a      	b.n	80073ce <_dtoa_r+0x116>
 80074f8:	2301      	movs	r3, #1
 80074fa:	e7b2      	b.n	8007462 <_dtoa_r+0x1aa>
 80074fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80074fe:	e7b1      	b.n	8007464 <_dtoa_r+0x1ac>
 8007500:	9b04      	ldr	r3, [sp, #16]
 8007502:	9a00      	ldr	r2, [sp, #0]
 8007504:	1a9b      	subs	r3, r3, r2
 8007506:	9304      	str	r3, [sp, #16]
 8007508:	4253      	negs	r3, r2
 800750a:	9307      	str	r3, [sp, #28]
 800750c:	2300      	movs	r3, #0
 800750e:	930a      	str	r3, [sp, #40]	; 0x28
 8007510:	e7bf      	b.n	8007492 <_dtoa_r+0x1da>
 8007512:	2300      	movs	r3, #0
 8007514:	9308      	str	r3, [sp, #32]
 8007516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007518:	2b00      	cmp	r3, #0
 800751a:	dc55      	bgt.n	80075c8 <_dtoa_r+0x310>
 800751c:	2301      	movs	r3, #1
 800751e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007522:	461a      	mov	r2, r3
 8007524:	9209      	str	r2, [sp, #36]	; 0x24
 8007526:	e00c      	b.n	8007542 <_dtoa_r+0x28a>
 8007528:	2301      	movs	r3, #1
 800752a:	e7f3      	b.n	8007514 <_dtoa_r+0x25c>
 800752c:	2300      	movs	r3, #0
 800752e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007530:	9308      	str	r3, [sp, #32]
 8007532:	9b00      	ldr	r3, [sp, #0]
 8007534:	4413      	add	r3, r2
 8007536:	9302      	str	r3, [sp, #8]
 8007538:	3301      	adds	r3, #1
 800753a:	2b01      	cmp	r3, #1
 800753c:	9303      	str	r3, [sp, #12]
 800753e:	bfb8      	it	lt
 8007540:	2301      	movlt	r3, #1
 8007542:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007544:	2200      	movs	r2, #0
 8007546:	6042      	str	r2, [r0, #4]
 8007548:	2204      	movs	r2, #4
 800754a:	f102 0614 	add.w	r6, r2, #20
 800754e:	429e      	cmp	r6, r3
 8007550:	6841      	ldr	r1, [r0, #4]
 8007552:	d93d      	bls.n	80075d0 <_dtoa_r+0x318>
 8007554:	4620      	mov	r0, r4
 8007556:	f000 fcb7 	bl	8007ec8 <_Balloc>
 800755a:	9001      	str	r0, [sp, #4]
 800755c:	2800      	cmp	r0, #0
 800755e:	d13b      	bne.n	80075d8 <_dtoa_r+0x320>
 8007560:	4b11      	ldr	r3, [pc, #68]	; (80075a8 <_dtoa_r+0x2f0>)
 8007562:	4602      	mov	r2, r0
 8007564:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007568:	e6c0      	b.n	80072ec <_dtoa_r+0x34>
 800756a:	2301      	movs	r3, #1
 800756c:	e7df      	b.n	800752e <_dtoa_r+0x276>
 800756e:	bf00      	nop
 8007570:	636f4361 	.word	0x636f4361
 8007574:	3fd287a7 	.word	0x3fd287a7
 8007578:	8b60c8b3 	.word	0x8b60c8b3
 800757c:	3fc68a28 	.word	0x3fc68a28
 8007580:	509f79fb 	.word	0x509f79fb
 8007584:	3fd34413 	.word	0x3fd34413
 8007588:	0800ab91 	.word	0x0800ab91
 800758c:	0800aba8 	.word	0x0800aba8
 8007590:	7ff00000 	.word	0x7ff00000
 8007594:	0800ab8d 	.word	0x0800ab8d
 8007598:	0800ab84 	.word	0x0800ab84
 800759c:	0800ab61 	.word	0x0800ab61
 80075a0:	3ff80000 	.word	0x3ff80000
 80075a4:	0800ac98 	.word	0x0800ac98
 80075a8:	0800ac03 	.word	0x0800ac03
 80075ac:	2501      	movs	r5, #1
 80075ae:	2300      	movs	r3, #0
 80075b0:	9306      	str	r3, [sp, #24]
 80075b2:	9508      	str	r5, [sp, #32]
 80075b4:	f04f 33ff 	mov.w	r3, #4294967295
 80075b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80075bc:	2200      	movs	r2, #0
 80075be:	2312      	movs	r3, #18
 80075c0:	e7b0      	b.n	8007524 <_dtoa_r+0x26c>
 80075c2:	2301      	movs	r3, #1
 80075c4:	9308      	str	r3, [sp, #32]
 80075c6:	e7f5      	b.n	80075b4 <_dtoa_r+0x2fc>
 80075c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80075ce:	e7b8      	b.n	8007542 <_dtoa_r+0x28a>
 80075d0:	3101      	adds	r1, #1
 80075d2:	6041      	str	r1, [r0, #4]
 80075d4:	0052      	lsls	r2, r2, #1
 80075d6:	e7b8      	b.n	800754a <_dtoa_r+0x292>
 80075d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075da:	9a01      	ldr	r2, [sp, #4]
 80075dc:	601a      	str	r2, [r3, #0]
 80075de:	9b03      	ldr	r3, [sp, #12]
 80075e0:	2b0e      	cmp	r3, #14
 80075e2:	f200 809d 	bhi.w	8007720 <_dtoa_r+0x468>
 80075e6:	2d00      	cmp	r5, #0
 80075e8:	f000 809a 	beq.w	8007720 <_dtoa_r+0x468>
 80075ec:	9b00      	ldr	r3, [sp, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	dd32      	ble.n	8007658 <_dtoa_r+0x3a0>
 80075f2:	4ab7      	ldr	r2, [pc, #732]	; (80078d0 <_dtoa_r+0x618>)
 80075f4:	f003 030f 	and.w	r3, r3, #15
 80075f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80075fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007600:	9b00      	ldr	r3, [sp, #0]
 8007602:	05d8      	lsls	r0, r3, #23
 8007604:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007608:	d516      	bpl.n	8007638 <_dtoa_r+0x380>
 800760a:	4bb2      	ldr	r3, [pc, #712]	; (80078d4 <_dtoa_r+0x61c>)
 800760c:	ec51 0b19 	vmov	r0, r1, d9
 8007610:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007614:	f7f9 f93a 	bl	800088c <__aeabi_ddiv>
 8007618:	f007 070f 	and.w	r7, r7, #15
 800761c:	4682      	mov	sl, r0
 800761e:	468b      	mov	fp, r1
 8007620:	2503      	movs	r5, #3
 8007622:	4eac      	ldr	r6, [pc, #688]	; (80078d4 <_dtoa_r+0x61c>)
 8007624:	b957      	cbnz	r7, 800763c <_dtoa_r+0x384>
 8007626:	4642      	mov	r2, r8
 8007628:	464b      	mov	r3, r9
 800762a:	4650      	mov	r0, sl
 800762c:	4659      	mov	r1, fp
 800762e:	f7f9 f92d 	bl	800088c <__aeabi_ddiv>
 8007632:	4682      	mov	sl, r0
 8007634:	468b      	mov	fp, r1
 8007636:	e028      	b.n	800768a <_dtoa_r+0x3d2>
 8007638:	2502      	movs	r5, #2
 800763a:	e7f2      	b.n	8007622 <_dtoa_r+0x36a>
 800763c:	07f9      	lsls	r1, r7, #31
 800763e:	d508      	bpl.n	8007652 <_dtoa_r+0x39a>
 8007640:	4640      	mov	r0, r8
 8007642:	4649      	mov	r1, r9
 8007644:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007648:	f7f8 fff6 	bl	8000638 <__aeabi_dmul>
 800764c:	3501      	adds	r5, #1
 800764e:	4680      	mov	r8, r0
 8007650:	4689      	mov	r9, r1
 8007652:	107f      	asrs	r7, r7, #1
 8007654:	3608      	adds	r6, #8
 8007656:	e7e5      	b.n	8007624 <_dtoa_r+0x36c>
 8007658:	f000 809b 	beq.w	8007792 <_dtoa_r+0x4da>
 800765c:	9b00      	ldr	r3, [sp, #0]
 800765e:	4f9d      	ldr	r7, [pc, #628]	; (80078d4 <_dtoa_r+0x61c>)
 8007660:	425e      	negs	r6, r3
 8007662:	4b9b      	ldr	r3, [pc, #620]	; (80078d0 <_dtoa_r+0x618>)
 8007664:	f006 020f 	and.w	r2, r6, #15
 8007668:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800766c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007670:	ec51 0b19 	vmov	r0, r1, d9
 8007674:	f7f8 ffe0 	bl	8000638 <__aeabi_dmul>
 8007678:	1136      	asrs	r6, r6, #4
 800767a:	4682      	mov	sl, r0
 800767c:	468b      	mov	fp, r1
 800767e:	2300      	movs	r3, #0
 8007680:	2502      	movs	r5, #2
 8007682:	2e00      	cmp	r6, #0
 8007684:	d17a      	bne.n	800777c <_dtoa_r+0x4c4>
 8007686:	2b00      	cmp	r3, #0
 8007688:	d1d3      	bne.n	8007632 <_dtoa_r+0x37a>
 800768a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800768c:	2b00      	cmp	r3, #0
 800768e:	f000 8082 	beq.w	8007796 <_dtoa_r+0x4de>
 8007692:	4b91      	ldr	r3, [pc, #580]	; (80078d8 <_dtoa_r+0x620>)
 8007694:	2200      	movs	r2, #0
 8007696:	4650      	mov	r0, sl
 8007698:	4659      	mov	r1, fp
 800769a:	f7f9 fa3f 	bl	8000b1c <__aeabi_dcmplt>
 800769e:	2800      	cmp	r0, #0
 80076a0:	d079      	beq.n	8007796 <_dtoa_r+0x4de>
 80076a2:	9b03      	ldr	r3, [sp, #12]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d076      	beq.n	8007796 <_dtoa_r+0x4de>
 80076a8:	9b02      	ldr	r3, [sp, #8]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	dd36      	ble.n	800771c <_dtoa_r+0x464>
 80076ae:	9b00      	ldr	r3, [sp, #0]
 80076b0:	4650      	mov	r0, sl
 80076b2:	4659      	mov	r1, fp
 80076b4:	1e5f      	subs	r7, r3, #1
 80076b6:	2200      	movs	r2, #0
 80076b8:	4b88      	ldr	r3, [pc, #544]	; (80078dc <_dtoa_r+0x624>)
 80076ba:	f7f8 ffbd 	bl	8000638 <__aeabi_dmul>
 80076be:	9e02      	ldr	r6, [sp, #8]
 80076c0:	4682      	mov	sl, r0
 80076c2:	468b      	mov	fp, r1
 80076c4:	3501      	adds	r5, #1
 80076c6:	4628      	mov	r0, r5
 80076c8:	f7f8 ff4c 	bl	8000564 <__aeabi_i2d>
 80076cc:	4652      	mov	r2, sl
 80076ce:	465b      	mov	r3, fp
 80076d0:	f7f8 ffb2 	bl	8000638 <__aeabi_dmul>
 80076d4:	4b82      	ldr	r3, [pc, #520]	; (80078e0 <_dtoa_r+0x628>)
 80076d6:	2200      	movs	r2, #0
 80076d8:	f7f8 fdf8 	bl	80002cc <__adddf3>
 80076dc:	46d0      	mov	r8, sl
 80076de:	46d9      	mov	r9, fp
 80076e0:	4682      	mov	sl, r0
 80076e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80076e6:	2e00      	cmp	r6, #0
 80076e8:	d158      	bne.n	800779c <_dtoa_r+0x4e4>
 80076ea:	4b7e      	ldr	r3, [pc, #504]	; (80078e4 <_dtoa_r+0x62c>)
 80076ec:	2200      	movs	r2, #0
 80076ee:	4640      	mov	r0, r8
 80076f0:	4649      	mov	r1, r9
 80076f2:	f7f8 fde9 	bl	80002c8 <__aeabi_dsub>
 80076f6:	4652      	mov	r2, sl
 80076f8:	465b      	mov	r3, fp
 80076fa:	4680      	mov	r8, r0
 80076fc:	4689      	mov	r9, r1
 80076fe:	f7f9 fa2b 	bl	8000b58 <__aeabi_dcmpgt>
 8007702:	2800      	cmp	r0, #0
 8007704:	f040 8295 	bne.w	8007c32 <_dtoa_r+0x97a>
 8007708:	4652      	mov	r2, sl
 800770a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800770e:	4640      	mov	r0, r8
 8007710:	4649      	mov	r1, r9
 8007712:	f7f9 fa03 	bl	8000b1c <__aeabi_dcmplt>
 8007716:	2800      	cmp	r0, #0
 8007718:	f040 8289 	bne.w	8007c2e <_dtoa_r+0x976>
 800771c:	ec5b ab19 	vmov	sl, fp, d9
 8007720:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007722:	2b00      	cmp	r3, #0
 8007724:	f2c0 8148 	blt.w	80079b8 <_dtoa_r+0x700>
 8007728:	9a00      	ldr	r2, [sp, #0]
 800772a:	2a0e      	cmp	r2, #14
 800772c:	f300 8144 	bgt.w	80079b8 <_dtoa_r+0x700>
 8007730:	4b67      	ldr	r3, [pc, #412]	; (80078d0 <_dtoa_r+0x618>)
 8007732:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007736:	e9d3 8900 	ldrd	r8, r9, [r3]
 800773a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800773c:	2b00      	cmp	r3, #0
 800773e:	f280 80d5 	bge.w	80078ec <_dtoa_r+0x634>
 8007742:	9b03      	ldr	r3, [sp, #12]
 8007744:	2b00      	cmp	r3, #0
 8007746:	f300 80d1 	bgt.w	80078ec <_dtoa_r+0x634>
 800774a:	f040 826f 	bne.w	8007c2c <_dtoa_r+0x974>
 800774e:	4b65      	ldr	r3, [pc, #404]	; (80078e4 <_dtoa_r+0x62c>)
 8007750:	2200      	movs	r2, #0
 8007752:	4640      	mov	r0, r8
 8007754:	4649      	mov	r1, r9
 8007756:	f7f8 ff6f 	bl	8000638 <__aeabi_dmul>
 800775a:	4652      	mov	r2, sl
 800775c:	465b      	mov	r3, fp
 800775e:	f7f9 f9f1 	bl	8000b44 <__aeabi_dcmpge>
 8007762:	9e03      	ldr	r6, [sp, #12]
 8007764:	4637      	mov	r7, r6
 8007766:	2800      	cmp	r0, #0
 8007768:	f040 8245 	bne.w	8007bf6 <_dtoa_r+0x93e>
 800776c:	9d01      	ldr	r5, [sp, #4]
 800776e:	2331      	movs	r3, #49	; 0x31
 8007770:	f805 3b01 	strb.w	r3, [r5], #1
 8007774:	9b00      	ldr	r3, [sp, #0]
 8007776:	3301      	adds	r3, #1
 8007778:	9300      	str	r3, [sp, #0]
 800777a:	e240      	b.n	8007bfe <_dtoa_r+0x946>
 800777c:	07f2      	lsls	r2, r6, #31
 800777e:	d505      	bpl.n	800778c <_dtoa_r+0x4d4>
 8007780:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007784:	f7f8 ff58 	bl	8000638 <__aeabi_dmul>
 8007788:	3501      	adds	r5, #1
 800778a:	2301      	movs	r3, #1
 800778c:	1076      	asrs	r6, r6, #1
 800778e:	3708      	adds	r7, #8
 8007790:	e777      	b.n	8007682 <_dtoa_r+0x3ca>
 8007792:	2502      	movs	r5, #2
 8007794:	e779      	b.n	800768a <_dtoa_r+0x3d2>
 8007796:	9f00      	ldr	r7, [sp, #0]
 8007798:	9e03      	ldr	r6, [sp, #12]
 800779a:	e794      	b.n	80076c6 <_dtoa_r+0x40e>
 800779c:	9901      	ldr	r1, [sp, #4]
 800779e:	4b4c      	ldr	r3, [pc, #304]	; (80078d0 <_dtoa_r+0x618>)
 80077a0:	4431      	add	r1, r6
 80077a2:	910d      	str	r1, [sp, #52]	; 0x34
 80077a4:	9908      	ldr	r1, [sp, #32]
 80077a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80077aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80077ae:	2900      	cmp	r1, #0
 80077b0:	d043      	beq.n	800783a <_dtoa_r+0x582>
 80077b2:	494d      	ldr	r1, [pc, #308]	; (80078e8 <_dtoa_r+0x630>)
 80077b4:	2000      	movs	r0, #0
 80077b6:	f7f9 f869 	bl	800088c <__aeabi_ddiv>
 80077ba:	4652      	mov	r2, sl
 80077bc:	465b      	mov	r3, fp
 80077be:	f7f8 fd83 	bl	80002c8 <__aeabi_dsub>
 80077c2:	9d01      	ldr	r5, [sp, #4]
 80077c4:	4682      	mov	sl, r0
 80077c6:	468b      	mov	fp, r1
 80077c8:	4649      	mov	r1, r9
 80077ca:	4640      	mov	r0, r8
 80077cc:	f7f9 f9e4 	bl	8000b98 <__aeabi_d2iz>
 80077d0:	4606      	mov	r6, r0
 80077d2:	f7f8 fec7 	bl	8000564 <__aeabi_i2d>
 80077d6:	4602      	mov	r2, r0
 80077d8:	460b      	mov	r3, r1
 80077da:	4640      	mov	r0, r8
 80077dc:	4649      	mov	r1, r9
 80077de:	f7f8 fd73 	bl	80002c8 <__aeabi_dsub>
 80077e2:	3630      	adds	r6, #48	; 0x30
 80077e4:	f805 6b01 	strb.w	r6, [r5], #1
 80077e8:	4652      	mov	r2, sl
 80077ea:	465b      	mov	r3, fp
 80077ec:	4680      	mov	r8, r0
 80077ee:	4689      	mov	r9, r1
 80077f0:	f7f9 f994 	bl	8000b1c <__aeabi_dcmplt>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	d163      	bne.n	80078c0 <_dtoa_r+0x608>
 80077f8:	4642      	mov	r2, r8
 80077fa:	464b      	mov	r3, r9
 80077fc:	4936      	ldr	r1, [pc, #216]	; (80078d8 <_dtoa_r+0x620>)
 80077fe:	2000      	movs	r0, #0
 8007800:	f7f8 fd62 	bl	80002c8 <__aeabi_dsub>
 8007804:	4652      	mov	r2, sl
 8007806:	465b      	mov	r3, fp
 8007808:	f7f9 f988 	bl	8000b1c <__aeabi_dcmplt>
 800780c:	2800      	cmp	r0, #0
 800780e:	f040 80b5 	bne.w	800797c <_dtoa_r+0x6c4>
 8007812:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007814:	429d      	cmp	r5, r3
 8007816:	d081      	beq.n	800771c <_dtoa_r+0x464>
 8007818:	4b30      	ldr	r3, [pc, #192]	; (80078dc <_dtoa_r+0x624>)
 800781a:	2200      	movs	r2, #0
 800781c:	4650      	mov	r0, sl
 800781e:	4659      	mov	r1, fp
 8007820:	f7f8 ff0a 	bl	8000638 <__aeabi_dmul>
 8007824:	4b2d      	ldr	r3, [pc, #180]	; (80078dc <_dtoa_r+0x624>)
 8007826:	4682      	mov	sl, r0
 8007828:	468b      	mov	fp, r1
 800782a:	4640      	mov	r0, r8
 800782c:	4649      	mov	r1, r9
 800782e:	2200      	movs	r2, #0
 8007830:	f7f8 ff02 	bl	8000638 <__aeabi_dmul>
 8007834:	4680      	mov	r8, r0
 8007836:	4689      	mov	r9, r1
 8007838:	e7c6      	b.n	80077c8 <_dtoa_r+0x510>
 800783a:	4650      	mov	r0, sl
 800783c:	4659      	mov	r1, fp
 800783e:	f7f8 fefb 	bl	8000638 <__aeabi_dmul>
 8007842:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007844:	9d01      	ldr	r5, [sp, #4]
 8007846:	930f      	str	r3, [sp, #60]	; 0x3c
 8007848:	4682      	mov	sl, r0
 800784a:	468b      	mov	fp, r1
 800784c:	4649      	mov	r1, r9
 800784e:	4640      	mov	r0, r8
 8007850:	f7f9 f9a2 	bl	8000b98 <__aeabi_d2iz>
 8007854:	4606      	mov	r6, r0
 8007856:	f7f8 fe85 	bl	8000564 <__aeabi_i2d>
 800785a:	3630      	adds	r6, #48	; 0x30
 800785c:	4602      	mov	r2, r0
 800785e:	460b      	mov	r3, r1
 8007860:	4640      	mov	r0, r8
 8007862:	4649      	mov	r1, r9
 8007864:	f7f8 fd30 	bl	80002c8 <__aeabi_dsub>
 8007868:	f805 6b01 	strb.w	r6, [r5], #1
 800786c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800786e:	429d      	cmp	r5, r3
 8007870:	4680      	mov	r8, r0
 8007872:	4689      	mov	r9, r1
 8007874:	f04f 0200 	mov.w	r2, #0
 8007878:	d124      	bne.n	80078c4 <_dtoa_r+0x60c>
 800787a:	4b1b      	ldr	r3, [pc, #108]	; (80078e8 <_dtoa_r+0x630>)
 800787c:	4650      	mov	r0, sl
 800787e:	4659      	mov	r1, fp
 8007880:	f7f8 fd24 	bl	80002cc <__adddf3>
 8007884:	4602      	mov	r2, r0
 8007886:	460b      	mov	r3, r1
 8007888:	4640      	mov	r0, r8
 800788a:	4649      	mov	r1, r9
 800788c:	f7f9 f964 	bl	8000b58 <__aeabi_dcmpgt>
 8007890:	2800      	cmp	r0, #0
 8007892:	d173      	bne.n	800797c <_dtoa_r+0x6c4>
 8007894:	4652      	mov	r2, sl
 8007896:	465b      	mov	r3, fp
 8007898:	4913      	ldr	r1, [pc, #76]	; (80078e8 <_dtoa_r+0x630>)
 800789a:	2000      	movs	r0, #0
 800789c:	f7f8 fd14 	bl	80002c8 <__aeabi_dsub>
 80078a0:	4602      	mov	r2, r0
 80078a2:	460b      	mov	r3, r1
 80078a4:	4640      	mov	r0, r8
 80078a6:	4649      	mov	r1, r9
 80078a8:	f7f9 f938 	bl	8000b1c <__aeabi_dcmplt>
 80078ac:	2800      	cmp	r0, #0
 80078ae:	f43f af35 	beq.w	800771c <_dtoa_r+0x464>
 80078b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80078b4:	1e6b      	subs	r3, r5, #1
 80078b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80078b8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80078bc:	2b30      	cmp	r3, #48	; 0x30
 80078be:	d0f8      	beq.n	80078b2 <_dtoa_r+0x5fa>
 80078c0:	9700      	str	r7, [sp, #0]
 80078c2:	e049      	b.n	8007958 <_dtoa_r+0x6a0>
 80078c4:	4b05      	ldr	r3, [pc, #20]	; (80078dc <_dtoa_r+0x624>)
 80078c6:	f7f8 feb7 	bl	8000638 <__aeabi_dmul>
 80078ca:	4680      	mov	r8, r0
 80078cc:	4689      	mov	r9, r1
 80078ce:	e7bd      	b.n	800784c <_dtoa_r+0x594>
 80078d0:	0800ac98 	.word	0x0800ac98
 80078d4:	0800ac70 	.word	0x0800ac70
 80078d8:	3ff00000 	.word	0x3ff00000
 80078dc:	40240000 	.word	0x40240000
 80078e0:	401c0000 	.word	0x401c0000
 80078e4:	40140000 	.word	0x40140000
 80078e8:	3fe00000 	.word	0x3fe00000
 80078ec:	9d01      	ldr	r5, [sp, #4]
 80078ee:	4656      	mov	r6, sl
 80078f0:	465f      	mov	r7, fp
 80078f2:	4642      	mov	r2, r8
 80078f4:	464b      	mov	r3, r9
 80078f6:	4630      	mov	r0, r6
 80078f8:	4639      	mov	r1, r7
 80078fa:	f7f8 ffc7 	bl	800088c <__aeabi_ddiv>
 80078fe:	f7f9 f94b 	bl	8000b98 <__aeabi_d2iz>
 8007902:	4682      	mov	sl, r0
 8007904:	f7f8 fe2e 	bl	8000564 <__aeabi_i2d>
 8007908:	4642      	mov	r2, r8
 800790a:	464b      	mov	r3, r9
 800790c:	f7f8 fe94 	bl	8000638 <__aeabi_dmul>
 8007910:	4602      	mov	r2, r0
 8007912:	460b      	mov	r3, r1
 8007914:	4630      	mov	r0, r6
 8007916:	4639      	mov	r1, r7
 8007918:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800791c:	f7f8 fcd4 	bl	80002c8 <__aeabi_dsub>
 8007920:	f805 6b01 	strb.w	r6, [r5], #1
 8007924:	9e01      	ldr	r6, [sp, #4]
 8007926:	9f03      	ldr	r7, [sp, #12]
 8007928:	1bae      	subs	r6, r5, r6
 800792a:	42b7      	cmp	r7, r6
 800792c:	4602      	mov	r2, r0
 800792e:	460b      	mov	r3, r1
 8007930:	d135      	bne.n	800799e <_dtoa_r+0x6e6>
 8007932:	f7f8 fccb 	bl	80002cc <__adddf3>
 8007936:	4642      	mov	r2, r8
 8007938:	464b      	mov	r3, r9
 800793a:	4606      	mov	r6, r0
 800793c:	460f      	mov	r7, r1
 800793e:	f7f9 f90b 	bl	8000b58 <__aeabi_dcmpgt>
 8007942:	b9d0      	cbnz	r0, 800797a <_dtoa_r+0x6c2>
 8007944:	4642      	mov	r2, r8
 8007946:	464b      	mov	r3, r9
 8007948:	4630      	mov	r0, r6
 800794a:	4639      	mov	r1, r7
 800794c:	f7f9 f8dc 	bl	8000b08 <__aeabi_dcmpeq>
 8007950:	b110      	cbz	r0, 8007958 <_dtoa_r+0x6a0>
 8007952:	f01a 0f01 	tst.w	sl, #1
 8007956:	d110      	bne.n	800797a <_dtoa_r+0x6c2>
 8007958:	4620      	mov	r0, r4
 800795a:	ee18 1a10 	vmov	r1, s16
 800795e:	f000 faf3 	bl	8007f48 <_Bfree>
 8007962:	2300      	movs	r3, #0
 8007964:	9800      	ldr	r0, [sp, #0]
 8007966:	702b      	strb	r3, [r5, #0]
 8007968:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800796a:	3001      	adds	r0, #1
 800796c:	6018      	str	r0, [r3, #0]
 800796e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007970:	2b00      	cmp	r3, #0
 8007972:	f43f acf1 	beq.w	8007358 <_dtoa_r+0xa0>
 8007976:	601d      	str	r5, [r3, #0]
 8007978:	e4ee      	b.n	8007358 <_dtoa_r+0xa0>
 800797a:	9f00      	ldr	r7, [sp, #0]
 800797c:	462b      	mov	r3, r5
 800797e:	461d      	mov	r5, r3
 8007980:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007984:	2a39      	cmp	r2, #57	; 0x39
 8007986:	d106      	bne.n	8007996 <_dtoa_r+0x6de>
 8007988:	9a01      	ldr	r2, [sp, #4]
 800798a:	429a      	cmp	r2, r3
 800798c:	d1f7      	bne.n	800797e <_dtoa_r+0x6c6>
 800798e:	9901      	ldr	r1, [sp, #4]
 8007990:	2230      	movs	r2, #48	; 0x30
 8007992:	3701      	adds	r7, #1
 8007994:	700a      	strb	r2, [r1, #0]
 8007996:	781a      	ldrb	r2, [r3, #0]
 8007998:	3201      	adds	r2, #1
 800799a:	701a      	strb	r2, [r3, #0]
 800799c:	e790      	b.n	80078c0 <_dtoa_r+0x608>
 800799e:	4ba6      	ldr	r3, [pc, #664]	; (8007c38 <_dtoa_r+0x980>)
 80079a0:	2200      	movs	r2, #0
 80079a2:	f7f8 fe49 	bl	8000638 <__aeabi_dmul>
 80079a6:	2200      	movs	r2, #0
 80079a8:	2300      	movs	r3, #0
 80079aa:	4606      	mov	r6, r0
 80079ac:	460f      	mov	r7, r1
 80079ae:	f7f9 f8ab 	bl	8000b08 <__aeabi_dcmpeq>
 80079b2:	2800      	cmp	r0, #0
 80079b4:	d09d      	beq.n	80078f2 <_dtoa_r+0x63a>
 80079b6:	e7cf      	b.n	8007958 <_dtoa_r+0x6a0>
 80079b8:	9a08      	ldr	r2, [sp, #32]
 80079ba:	2a00      	cmp	r2, #0
 80079bc:	f000 80d7 	beq.w	8007b6e <_dtoa_r+0x8b6>
 80079c0:	9a06      	ldr	r2, [sp, #24]
 80079c2:	2a01      	cmp	r2, #1
 80079c4:	f300 80ba 	bgt.w	8007b3c <_dtoa_r+0x884>
 80079c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079ca:	2a00      	cmp	r2, #0
 80079cc:	f000 80b2 	beq.w	8007b34 <_dtoa_r+0x87c>
 80079d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80079d4:	9e07      	ldr	r6, [sp, #28]
 80079d6:	9d04      	ldr	r5, [sp, #16]
 80079d8:	9a04      	ldr	r2, [sp, #16]
 80079da:	441a      	add	r2, r3
 80079dc:	9204      	str	r2, [sp, #16]
 80079de:	9a05      	ldr	r2, [sp, #20]
 80079e0:	2101      	movs	r1, #1
 80079e2:	441a      	add	r2, r3
 80079e4:	4620      	mov	r0, r4
 80079e6:	9205      	str	r2, [sp, #20]
 80079e8:	f000 fb66 	bl	80080b8 <__i2b>
 80079ec:	4607      	mov	r7, r0
 80079ee:	2d00      	cmp	r5, #0
 80079f0:	dd0c      	ble.n	8007a0c <_dtoa_r+0x754>
 80079f2:	9b05      	ldr	r3, [sp, #20]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	dd09      	ble.n	8007a0c <_dtoa_r+0x754>
 80079f8:	42ab      	cmp	r3, r5
 80079fa:	9a04      	ldr	r2, [sp, #16]
 80079fc:	bfa8      	it	ge
 80079fe:	462b      	movge	r3, r5
 8007a00:	1ad2      	subs	r2, r2, r3
 8007a02:	9204      	str	r2, [sp, #16]
 8007a04:	9a05      	ldr	r2, [sp, #20]
 8007a06:	1aed      	subs	r5, r5, r3
 8007a08:	1ad3      	subs	r3, r2, r3
 8007a0a:	9305      	str	r3, [sp, #20]
 8007a0c:	9b07      	ldr	r3, [sp, #28]
 8007a0e:	b31b      	cbz	r3, 8007a58 <_dtoa_r+0x7a0>
 8007a10:	9b08      	ldr	r3, [sp, #32]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 80af 	beq.w	8007b76 <_dtoa_r+0x8be>
 8007a18:	2e00      	cmp	r6, #0
 8007a1a:	dd13      	ble.n	8007a44 <_dtoa_r+0x78c>
 8007a1c:	4639      	mov	r1, r7
 8007a1e:	4632      	mov	r2, r6
 8007a20:	4620      	mov	r0, r4
 8007a22:	f000 fc09 	bl	8008238 <__pow5mult>
 8007a26:	ee18 2a10 	vmov	r2, s16
 8007a2a:	4601      	mov	r1, r0
 8007a2c:	4607      	mov	r7, r0
 8007a2e:	4620      	mov	r0, r4
 8007a30:	f000 fb58 	bl	80080e4 <__multiply>
 8007a34:	ee18 1a10 	vmov	r1, s16
 8007a38:	4680      	mov	r8, r0
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	f000 fa84 	bl	8007f48 <_Bfree>
 8007a40:	ee08 8a10 	vmov	s16, r8
 8007a44:	9b07      	ldr	r3, [sp, #28]
 8007a46:	1b9a      	subs	r2, r3, r6
 8007a48:	d006      	beq.n	8007a58 <_dtoa_r+0x7a0>
 8007a4a:	ee18 1a10 	vmov	r1, s16
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f000 fbf2 	bl	8008238 <__pow5mult>
 8007a54:	ee08 0a10 	vmov	s16, r0
 8007a58:	2101      	movs	r1, #1
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	f000 fb2c 	bl	80080b8 <__i2b>
 8007a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	4606      	mov	r6, r0
 8007a66:	f340 8088 	ble.w	8007b7a <_dtoa_r+0x8c2>
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	4601      	mov	r1, r0
 8007a6e:	4620      	mov	r0, r4
 8007a70:	f000 fbe2 	bl	8008238 <__pow5mult>
 8007a74:	9b06      	ldr	r3, [sp, #24]
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	4606      	mov	r6, r0
 8007a7a:	f340 8081 	ble.w	8007b80 <_dtoa_r+0x8c8>
 8007a7e:	f04f 0800 	mov.w	r8, #0
 8007a82:	6933      	ldr	r3, [r6, #16]
 8007a84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007a88:	6918      	ldr	r0, [r3, #16]
 8007a8a:	f000 fac5 	bl	8008018 <__hi0bits>
 8007a8e:	f1c0 0020 	rsb	r0, r0, #32
 8007a92:	9b05      	ldr	r3, [sp, #20]
 8007a94:	4418      	add	r0, r3
 8007a96:	f010 001f 	ands.w	r0, r0, #31
 8007a9a:	f000 8092 	beq.w	8007bc2 <_dtoa_r+0x90a>
 8007a9e:	f1c0 0320 	rsb	r3, r0, #32
 8007aa2:	2b04      	cmp	r3, #4
 8007aa4:	f340 808a 	ble.w	8007bbc <_dtoa_r+0x904>
 8007aa8:	f1c0 001c 	rsb	r0, r0, #28
 8007aac:	9b04      	ldr	r3, [sp, #16]
 8007aae:	4403      	add	r3, r0
 8007ab0:	9304      	str	r3, [sp, #16]
 8007ab2:	9b05      	ldr	r3, [sp, #20]
 8007ab4:	4403      	add	r3, r0
 8007ab6:	4405      	add	r5, r0
 8007ab8:	9305      	str	r3, [sp, #20]
 8007aba:	9b04      	ldr	r3, [sp, #16]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	dd07      	ble.n	8007ad0 <_dtoa_r+0x818>
 8007ac0:	ee18 1a10 	vmov	r1, s16
 8007ac4:	461a      	mov	r2, r3
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	f000 fc10 	bl	80082ec <__lshift>
 8007acc:	ee08 0a10 	vmov	s16, r0
 8007ad0:	9b05      	ldr	r3, [sp, #20]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	dd05      	ble.n	8007ae2 <_dtoa_r+0x82a>
 8007ad6:	4631      	mov	r1, r6
 8007ad8:	461a      	mov	r2, r3
 8007ada:	4620      	mov	r0, r4
 8007adc:	f000 fc06 	bl	80082ec <__lshift>
 8007ae0:	4606      	mov	r6, r0
 8007ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d06e      	beq.n	8007bc6 <_dtoa_r+0x90e>
 8007ae8:	ee18 0a10 	vmov	r0, s16
 8007aec:	4631      	mov	r1, r6
 8007aee:	f000 fc6d 	bl	80083cc <__mcmp>
 8007af2:	2800      	cmp	r0, #0
 8007af4:	da67      	bge.n	8007bc6 <_dtoa_r+0x90e>
 8007af6:	9b00      	ldr	r3, [sp, #0]
 8007af8:	3b01      	subs	r3, #1
 8007afa:	ee18 1a10 	vmov	r1, s16
 8007afe:	9300      	str	r3, [sp, #0]
 8007b00:	220a      	movs	r2, #10
 8007b02:	2300      	movs	r3, #0
 8007b04:	4620      	mov	r0, r4
 8007b06:	f000 fa41 	bl	8007f8c <__multadd>
 8007b0a:	9b08      	ldr	r3, [sp, #32]
 8007b0c:	ee08 0a10 	vmov	s16, r0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	f000 81b1 	beq.w	8007e78 <_dtoa_r+0xbc0>
 8007b16:	2300      	movs	r3, #0
 8007b18:	4639      	mov	r1, r7
 8007b1a:	220a      	movs	r2, #10
 8007b1c:	4620      	mov	r0, r4
 8007b1e:	f000 fa35 	bl	8007f8c <__multadd>
 8007b22:	9b02      	ldr	r3, [sp, #8]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	4607      	mov	r7, r0
 8007b28:	f300 808e 	bgt.w	8007c48 <_dtoa_r+0x990>
 8007b2c:	9b06      	ldr	r3, [sp, #24]
 8007b2e:	2b02      	cmp	r3, #2
 8007b30:	dc51      	bgt.n	8007bd6 <_dtoa_r+0x91e>
 8007b32:	e089      	b.n	8007c48 <_dtoa_r+0x990>
 8007b34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007b3a:	e74b      	b.n	80079d4 <_dtoa_r+0x71c>
 8007b3c:	9b03      	ldr	r3, [sp, #12]
 8007b3e:	1e5e      	subs	r6, r3, #1
 8007b40:	9b07      	ldr	r3, [sp, #28]
 8007b42:	42b3      	cmp	r3, r6
 8007b44:	bfbf      	itttt	lt
 8007b46:	9b07      	ldrlt	r3, [sp, #28]
 8007b48:	9607      	strlt	r6, [sp, #28]
 8007b4a:	1af2      	sublt	r2, r6, r3
 8007b4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007b4e:	bfb6      	itet	lt
 8007b50:	189b      	addlt	r3, r3, r2
 8007b52:	1b9e      	subge	r6, r3, r6
 8007b54:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007b56:	9b03      	ldr	r3, [sp, #12]
 8007b58:	bfb8      	it	lt
 8007b5a:	2600      	movlt	r6, #0
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	bfb7      	itett	lt
 8007b60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007b64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007b68:	1a9d      	sublt	r5, r3, r2
 8007b6a:	2300      	movlt	r3, #0
 8007b6c:	e734      	b.n	80079d8 <_dtoa_r+0x720>
 8007b6e:	9e07      	ldr	r6, [sp, #28]
 8007b70:	9d04      	ldr	r5, [sp, #16]
 8007b72:	9f08      	ldr	r7, [sp, #32]
 8007b74:	e73b      	b.n	80079ee <_dtoa_r+0x736>
 8007b76:	9a07      	ldr	r2, [sp, #28]
 8007b78:	e767      	b.n	8007a4a <_dtoa_r+0x792>
 8007b7a:	9b06      	ldr	r3, [sp, #24]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	dc18      	bgt.n	8007bb2 <_dtoa_r+0x8fa>
 8007b80:	f1ba 0f00 	cmp.w	sl, #0
 8007b84:	d115      	bne.n	8007bb2 <_dtoa_r+0x8fa>
 8007b86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b8a:	b993      	cbnz	r3, 8007bb2 <_dtoa_r+0x8fa>
 8007b8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b90:	0d1b      	lsrs	r3, r3, #20
 8007b92:	051b      	lsls	r3, r3, #20
 8007b94:	b183      	cbz	r3, 8007bb8 <_dtoa_r+0x900>
 8007b96:	9b04      	ldr	r3, [sp, #16]
 8007b98:	3301      	adds	r3, #1
 8007b9a:	9304      	str	r3, [sp, #16]
 8007b9c:	9b05      	ldr	r3, [sp, #20]
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	9305      	str	r3, [sp, #20]
 8007ba2:	f04f 0801 	mov.w	r8, #1
 8007ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	f47f af6a 	bne.w	8007a82 <_dtoa_r+0x7ca>
 8007bae:	2001      	movs	r0, #1
 8007bb0:	e76f      	b.n	8007a92 <_dtoa_r+0x7da>
 8007bb2:	f04f 0800 	mov.w	r8, #0
 8007bb6:	e7f6      	b.n	8007ba6 <_dtoa_r+0x8ee>
 8007bb8:	4698      	mov	r8, r3
 8007bba:	e7f4      	b.n	8007ba6 <_dtoa_r+0x8ee>
 8007bbc:	f43f af7d 	beq.w	8007aba <_dtoa_r+0x802>
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	301c      	adds	r0, #28
 8007bc4:	e772      	b.n	8007aac <_dtoa_r+0x7f4>
 8007bc6:	9b03      	ldr	r3, [sp, #12]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	dc37      	bgt.n	8007c3c <_dtoa_r+0x984>
 8007bcc:	9b06      	ldr	r3, [sp, #24]
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	dd34      	ble.n	8007c3c <_dtoa_r+0x984>
 8007bd2:	9b03      	ldr	r3, [sp, #12]
 8007bd4:	9302      	str	r3, [sp, #8]
 8007bd6:	9b02      	ldr	r3, [sp, #8]
 8007bd8:	b96b      	cbnz	r3, 8007bf6 <_dtoa_r+0x93e>
 8007bda:	4631      	mov	r1, r6
 8007bdc:	2205      	movs	r2, #5
 8007bde:	4620      	mov	r0, r4
 8007be0:	f000 f9d4 	bl	8007f8c <__multadd>
 8007be4:	4601      	mov	r1, r0
 8007be6:	4606      	mov	r6, r0
 8007be8:	ee18 0a10 	vmov	r0, s16
 8007bec:	f000 fbee 	bl	80083cc <__mcmp>
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	f73f adbb 	bgt.w	800776c <_dtoa_r+0x4b4>
 8007bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bf8:	9d01      	ldr	r5, [sp, #4]
 8007bfa:	43db      	mvns	r3, r3
 8007bfc:	9300      	str	r3, [sp, #0]
 8007bfe:	f04f 0800 	mov.w	r8, #0
 8007c02:	4631      	mov	r1, r6
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 f99f 	bl	8007f48 <_Bfree>
 8007c0a:	2f00      	cmp	r7, #0
 8007c0c:	f43f aea4 	beq.w	8007958 <_dtoa_r+0x6a0>
 8007c10:	f1b8 0f00 	cmp.w	r8, #0
 8007c14:	d005      	beq.n	8007c22 <_dtoa_r+0x96a>
 8007c16:	45b8      	cmp	r8, r7
 8007c18:	d003      	beq.n	8007c22 <_dtoa_r+0x96a>
 8007c1a:	4641      	mov	r1, r8
 8007c1c:	4620      	mov	r0, r4
 8007c1e:	f000 f993 	bl	8007f48 <_Bfree>
 8007c22:	4639      	mov	r1, r7
 8007c24:	4620      	mov	r0, r4
 8007c26:	f000 f98f 	bl	8007f48 <_Bfree>
 8007c2a:	e695      	b.n	8007958 <_dtoa_r+0x6a0>
 8007c2c:	2600      	movs	r6, #0
 8007c2e:	4637      	mov	r7, r6
 8007c30:	e7e1      	b.n	8007bf6 <_dtoa_r+0x93e>
 8007c32:	9700      	str	r7, [sp, #0]
 8007c34:	4637      	mov	r7, r6
 8007c36:	e599      	b.n	800776c <_dtoa_r+0x4b4>
 8007c38:	40240000 	.word	0x40240000
 8007c3c:	9b08      	ldr	r3, [sp, #32]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	f000 80ca 	beq.w	8007dd8 <_dtoa_r+0xb20>
 8007c44:	9b03      	ldr	r3, [sp, #12]
 8007c46:	9302      	str	r3, [sp, #8]
 8007c48:	2d00      	cmp	r5, #0
 8007c4a:	dd05      	ble.n	8007c58 <_dtoa_r+0x9a0>
 8007c4c:	4639      	mov	r1, r7
 8007c4e:	462a      	mov	r2, r5
 8007c50:	4620      	mov	r0, r4
 8007c52:	f000 fb4b 	bl	80082ec <__lshift>
 8007c56:	4607      	mov	r7, r0
 8007c58:	f1b8 0f00 	cmp.w	r8, #0
 8007c5c:	d05b      	beq.n	8007d16 <_dtoa_r+0xa5e>
 8007c5e:	6879      	ldr	r1, [r7, #4]
 8007c60:	4620      	mov	r0, r4
 8007c62:	f000 f931 	bl	8007ec8 <_Balloc>
 8007c66:	4605      	mov	r5, r0
 8007c68:	b928      	cbnz	r0, 8007c76 <_dtoa_r+0x9be>
 8007c6a:	4b87      	ldr	r3, [pc, #540]	; (8007e88 <_dtoa_r+0xbd0>)
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007c72:	f7ff bb3b 	b.w	80072ec <_dtoa_r+0x34>
 8007c76:	693a      	ldr	r2, [r7, #16]
 8007c78:	3202      	adds	r2, #2
 8007c7a:	0092      	lsls	r2, r2, #2
 8007c7c:	f107 010c 	add.w	r1, r7, #12
 8007c80:	300c      	adds	r0, #12
 8007c82:	f000 f913 	bl	8007eac <memcpy>
 8007c86:	2201      	movs	r2, #1
 8007c88:	4629      	mov	r1, r5
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	f000 fb2e 	bl	80082ec <__lshift>
 8007c90:	9b01      	ldr	r3, [sp, #4]
 8007c92:	f103 0901 	add.w	r9, r3, #1
 8007c96:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	9305      	str	r3, [sp, #20]
 8007c9e:	f00a 0301 	and.w	r3, sl, #1
 8007ca2:	46b8      	mov	r8, r7
 8007ca4:	9304      	str	r3, [sp, #16]
 8007ca6:	4607      	mov	r7, r0
 8007ca8:	4631      	mov	r1, r6
 8007caa:	ee18 0a10 	vmov	r0, s16
 8007cae:	f7ff fa75 	bl	800719c <quorem>
 8007cb2:	4641      	mov	r1, r8
 8007cb4:	9002      	str	r0, [sp, #8]
 8007cb6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007cba:	ee18 0a10 	vmov	r0, s16
 8007cbe:	f000 fb85 	bl	80083cc <__mcmp>
 8007cc2:	463a      	mov	r2, r7
 8007cc4:	9003      	str	r0, [sp, #12]
 8007cc6:	4631      	mov	r1, r6
 8007cc8:	4620      	mov	r0, r4
 8007cca:	f000 fb9b 	bl	8008404 <__mdiff>
 8007cce:	68c2      	ldr	r2, [r0, #12]
 8007cd0:	f109 3bff 	add.w	fp, r9, #4294967295
 8007cd4:	4605      	mov	r5, r0
 8007cd6:	bb02      	cbnz	r2, 8007d1a <_dtoa_r+0xa62>
 8007cd8:	4601      	mov	r1, r0
 8007cda:	ee18 0a10 	vmov	r0, s16
 8007cde:	f000 fb75 	bl	80083cc <__mcmp>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	4629      	mov	r1, r5
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	9207      	str	r2, [sp, #28]
 8007cea:	f000 f92d 	bl	8007f48 <_Bfree>
 8007cee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007cf2:	ea43 0102 	orr.w	r1, r3, r2
 8007cf6:	9b04      	ldr	r3, [sp, #16]
 8007cf8:	430b      	orrs	r3, r1
 8007cfa:	464d      	mov	r5, r9
 8007cfc:	d10f      	bne.n	8007d1e <_dtoa_r+0xa66>
 8007cfe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d02:	d02a      	beq.n	8007d5a <_dtoa_r+0xaa2>
 8007d04:	9b03      	ldr	r3, [sp, #12]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	dd02      	ble.n	8007d10 <_dtoa_r+0xa58>
 8007d0a:	9b02      	ldr	r3, [sp, #8]
 8007d0c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007d10:	f88b a000 	strb.w	sl, [fp]
 8007d14:	e775      	b.n	8007c02 <_dtoa_r+0x94a>
 8007d16:	4638      	mov	r0, r7
 8007d18:	e7ba      	b.n	8007c90 <_dtoa_r+0x9d8>
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	e7e2      	b.n	8007ce4 <_dtoa_r+0xa2c>
 8007d1e:	9b03      	ldr	r3, [sp, #12]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	db04      	blt.n	8007d2e <_dtoa_r+0xa76>
 8007d24:	9906      	ldr	r1, [sp, #24]
 8007d26:	430b      	orrs	r3, r1
 8007d28:	9904      	ldr	r1, [sp, #16]
 8007d2a:	430b      	orrs	r3, r1
 8007d2c:	d122      	bne.n	8007d74 <_dtoa_r+0xabc>
 8007d2e:	2a00      	cmp	r2, #0
 8007d30:	ddee      	ble.n	8007d10 <_dtoa_r+0xa58>
 8007d32:	ee18 1a10 	vmov	r1, s16
 8007d36:	2201      	movs	r2, #1
 8007d38:	4620      	mov	r0, r4
 8007d3a:	f000 fad7 	bl	80082ec <__lshift>
 8007d3e:	4631      	mov	r1, r6
 8007d40:	ee08 0a10 	vmov	s16, r0
 8007d44:	f000 fb42 	bl	80083cc <__mcmp>
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	dc03      	bgt.n	8007d54 <_dtoa_r+0xa9c>
 8007d4c:	d1e0      	bne.n	8007d10 <_dtoa_r+0xa58>
 8007d4e:	f01a 0f01 	tst.w	sl, #1
 8007d52:	d0dd      	beq.n	8007d10 <_dtoa_r+0xa58>
 8007d54:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d58:	d1d7      	bne.n	8007d0a <_dtoa_r+0xa52>
 8007d5a:	2339      	movs	r3, #57	; 0x39
 8007d5c:	f88b 3000 	strb.w	r3, [fp]
 8007d60:	462b      	mov	r3, r5
 8007d62:	461d      	mov	r5, r3
 8007d64:	3b01      	subs	r3, #1
 8007d66:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007d6a:	2a39      	cmp	r2, #57	; 0x39
 8007d6c:	d071      	beq.n	8007e52 <_dtoa_r+0xb9a>
 8007d6e:	3201      	adds	r2, #1
 8007d70:	701a      	strb	r2, [r3, #0]
 8007d72:	e746      	b.n	8007c02 <_dtoa_r+0x94a>
 8007d74:	2a00      	cmp	r2, #0
 8007d76:	dd07      	ble.n	8007d88 <_dtoa_r+0xad0>
 8007d78:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d7c:	d0ed      	beq.n	8007d5a <_dtoa_r+0xaa2>
 8007d7e:	f10a 0301 	add.w	r3, sl, #1
 8007d82:	f88b 3000 	strb.w	r3, [fp]
 8007d86:	e73c      	b.n	8007c02 <_dtoa_r+0x94a>
 8007d88:	9b05      	ldr	r3, [sp, #20]
 8007d8a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007d8e:	4599      	cmp	r9, r3
 8007d90:	d047      	beq.n	8007e22 <_dtoa_r+0xb6a>
 8007d92:	ee18 1a10 	vmov	r1, s16
 8007d96:	2300      	movs	r3, #0
 8007d98:	220a      	movs	r2, #10
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	f000 f8f6 	bl	8007f8c <__multadd>
 8007da0:	45b8      	cmp	r8, r7
 8007da2:	ee08 0a10 	vmov	s16, r0
 8007da6:	f04f 0300 	mov.w	r3, #0
 8007daa:	f04f 020a 	mov.w	r2, #10
 8007dae:	4641      	mov	r1, r8
 8007db0:	4620      	mov	r0, r4
 8007db2:	d106      	bne.n	8007dc2 <_dtoa_r+0xb0a>
 8007db4:	f000 f8ea 	bl	8007f8c <__multadd>
 8007db8:	4680      	mov	r8, r0
 8007dba:	4607      	mov	r7, r0
 8007dbc:	f109 0901 	add.w	r9, r9, #1
 8007dc0:	e772      	b.n	8007ca8 <_dtoa_r+0x9f0>
 8007dc2:	f000 f8e3 	bl	8007f8c <__multadd>
 8007dc6:	4639      	mov	r1, r7
 8007dc8:	4680      	mov	r8, r0
 8007dca:	2300      	movs	r3, #0
 8007dcc:	220a      	movs	r2, #10
 8007dce:	4620      	mov	r0, r4
 8007dd0:	f000 f8dc 	bl	8007f8c <__multadd>
 8007dd4:	4607      	mov	r7, r0
 8007dd6:	e7f1      	b.n	8007dbc <_dtoa_r+0xb04>
 8007dd8:	9b03      	ldr	r3, [sp, #12]
 8007dda:	9302      	str	r3, [sp, #8]
 8007ddc:	9d01      	ldr	r5, [sp, #4]
 8007dde:	ee18 0a10 	vmov	r0, s16
 8007de2:	4631      	mov	r1, r6
 8007de4:	f7ff f9da 	bl	800719c <quorem>
 8007de8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007dec:	9b01      	ldr	r3, [sp, #4]
 8007dee:	f805 ab01 	strb.w	sl, [r5], #1
 8007df2:	1aea      	subs	r2, r5, r3
 8007df4:	9b02      	ldr	r3, [sp, #8]
 8007df6:	4293      	cmp	r3, r2
 8007df8:	dd09      	ble.n	8007e0e <_dtoa_r+0xb56>
 8007dfa:	ee18 1a10 	vmov	r1, s16
 8007dfe:	2300      	movs	r3, #0
 8007e00:	220a      	movs	r2, #10
 8007e02:	4620      	mov	r0, r4
 8007e04:	f000 f8c2 	bl	8007f8c <__multadd>
 8007e08:	ee08 0a10 	vmov	s16, r0
 8007e0c:	e7e7      	b.n	8007dde <_dtoa_r+0xb26>
 8007e0e:	9b02      	ldr	r3, [sp, #8]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	bfc8      	it	gt
 8007e14:	461d      	movgt	r5, r3
 8007e16:	9b01      	ldr	r3, [sp, #4]
 8007e18:	bfd8      	it	le
 8007e1a:	2501      	movle	r5, #1
 8007e1c:	441d      	add	r5, r3
 8007e1e:	f04f 0800 	mov.w	r8, #0
 8007e22:	ee18 1a10 	vmov	r1, s16
 8007e26:	2201      	movs	r2, #1
 8007e28:	4620      	mov	r0, r4
 8007e2a:	f000 fa5f 	bl	80082ec <__lshift>
 8007e2e:	4631      	mov	r1, r6
 8007e30:	ee08 0a10 	vmov	s16, r0
 8007e34:	f000 faca 	bl	80083cc <__mcmp>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	dc91      	bgt.n	8007d60 <_dtoa_r+0xaa8>
 8007e3c:	d102      	bne.n	8007e44 <_dtoa_r+0xb8c>
 8007e3e:	f01a 0f01 	tst.w	sl, #1
 8007e42:	d18d      	bne.n	8007d60 <_dtoa_r+0xaa8>
 8007e44:	462b      	mov	r3, r5
 8007e46:	461d      	mov	r5, r3
 8007e48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e4c:	2a30      	cmp	r2, #48	; 0x30
 8007e4e:	d0fa      	beq.n	8007e46 <_dtoa_r+0xb8e>
 8007e50:	e6d7      	b.n	8007c02 <_dtoa_r+0x94a>
 8007e52:	9a01      	ldr	r2, [sp, #4]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d184      	bne.n	8007d62 <_dtoa_r+0xaaa>
 8007e58:	9b00      	ldr	r3, [sp, #0]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	9300      	str	r3, [sp, #0]
 8007e5e:	2331      	movs	r3, #49	; 0x31
 8007e60:	7013      	strb	r3, [r2, #0]
 8007e62:	e6ce      	b.n	8007c02 <_dtoa_r+0x94a>
 8007e64:	4b09      	ldr	r3, [pc, #36]	; (8007e8c <_dtoa_r+0xbd4>)
 8007e66:	f7ff ba95 	b.w	8007394 <_dtoa_r+0xdc>
 8007e6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	f47f aa6e 	bne.w	800734e <_dtoa_r+0x96>
 8007e72:	4b07      	ldr	r3, [pc, #28]	; (8007e90 <_dtoa_r+0xbd8>)
 8007e74:	f7ff ba8e 	b.w	8007394 <_dtoa_r+0xdc>
 8007e78:	9b02      	ldr	r3, [sp, #8]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	dcae      	bgt.n	8007ddc <_dtoa_r+0xb24>
 8007e7e:	9b06      	ldr	r3, [sp, #24]
 8007e80:	2b02      	cmp	r3, #2
 8007e82:	f73f aea8 	bgt.w	8007bd6 <_dtoa_r+0x91e>
 8007e86:	e7a9      	b.n	8007ddc <_dtoa_r+0xb24>
 8007e88:	0800ac03 	.word	0x0800ac03
 8007e8c:	0800ab60 	.word	0x0800ab60
 8007e90:	0800ab84 	.word	0x0800ab84

08007e94 <_localeconv_r>:
 8007e94:	4800      	ldr	r0, [pc, #0]	; (8007e98 <_localeconv_r+0x4>)
 8007e96:	4770      	bx	lr
 8007e98:	20000188 	.word	0x20000188

08007e9c <malloc>:
 8007e9c:	4b02      	ldr	r3, [pc, #8]	; (8007ea8 <malloc+0xc>)
 8007e9e:	4601      	mov	r1, r0
 8007ea0:	6818      	ldr	r0, [r3, #0]
 8007ea2:	f000 bc17 	b.w	80086d4 <_malloc_r>
 8007ea6:	bf00      	nop
 8007ea8:	20000034 	.word	0x20000034

08007eac <memcpy>:
 8007eac:	440a      	add	r2, r1
 8007eae:	4291      	cmp	r1, r2
 8007eb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007eb4:	d100      	bne.n	8007eb8 <memcpy+0xc>
 8007eb6:	4770      	bx	lr
 8007eb8:	b510      	push	{r4, lr}
 8007eba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ebe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ec2:	4291      	cmp	r1, r2
 8007ec4:	d1f9      	bne.n	8007eba <memcpy+0xe>
 8007ec6:	bd10      	pop	{r4, pc}

08007ec8 <_Balloc>:
 8007ec8:	b570      	push	{r4, r5, r6, lr}
 8007eca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ecc:	4604      	mov	r4, r0
 8007ece:	460d      	mov	r5, r1
 8007ed0:	b976      	cbnz	r6, 8007ef0 <_Balloc+0x28>
 8007ed2:	2010      	movs	r0, #16
 8007ed4:	f7ff ffe2 	bl	8007e9c <malloc>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	6260      	str	r0, [r4, #36]	; 0x24
 8007edc:	b920      	cbnz	r0, 8007ee8 <_Balloc+0x20>
 8007ede:	4b18      	ldr	r3, [pc, #96]	; (8007f40 <_Balloc+0x78>)
 8007ee0:	4818      	ldr	r0, [pc, #96]	; (8007f44 <_Balloc+0x7c>)
 8007ee2:	2166      	movs	r1, #102	; 0x66
 8007ee4:	f000 fdd6 	bl	8008a94 <__assert_func>
 8007ee8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007eec:	6006      	str	r6, [r0, #0]
 8007eee:	60c6      	str	r6, [r0, #12]
 8007ef0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007ef2:	68f3      	ldr	r3, [r6, #12]
 8007ef4:	b183      	cbz	r3, 8007f18 <_Balloc+0x50>
 8007ef6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ef8:	68db      	ldr	r3, [r3, #12]
 8007efa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007efe:	b9b8      	cbnz	r0, 8007f30 <_Balloc+0x68>
 8007f00:	2101      	movs	r1, #1
 8007f02:	fa01 f605 	lsl.w	r6, r1, r5
 8007f06:	1d72      	adds	r2, r6, #5
 8007f08:	0092      	lsls	r2, r2, #2
 8007f0a:	4620      	mov	r0, r4
 8007f0c:	f000 fb60 	bl	80085d0 <_calloc_r>
 8007f10:	b160      	cbz	r0, 8007f2c <_Balloc+0x64>
 8007f12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f16:	e00e      	b.n	8007f36 <_Balloc+0x6e>
 8007f18:	2221      	movs	r2, #33	; 0x21
 8007f1a:	2104      	movs	r1, #4
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	f000 fb57 	bl	80085d0 <_calloc_r>
 8007f22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f24:	60f0      	str	r0, [r6, #12]
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1e4      	bne.n	8007ef6 <_Balloc+0x2e>
 8007f2c:	2000      	movs	r0, #0
 8007f2e:	bd70      	pop	{r4, r5, r6, pc}
 8007f30:	6802      	ldr	r2, [r0, #0]
 8007f32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f36:	2300      	movs	r3, #0
 8007f38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f3c:	e7f7      	b.n	8007f2e <_Balloc+0x66>
 8007f3e:	bf00      	nop
 8007f40:	0800ab91 	.word	0x0800ab91
 8007f44:	0800ac14 	.word	0x0800ac14

08007f48 <_Bfree>:
 8007f48:	b570      	push	{r4, r5, r6, lr}
 8007f4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007f4c:	4605      	mov	r5, r0
 8007f4e:	460c      	mov	r4, r1
 8007f50:	b976      	cbnz	r6, 8007f70 <_Bfree+0x28>
 8007f52:	2010      	movs	r0, #16
 8007f54:	f7ff ffa2 	bl	8007e9c <malloc>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	6268      	str	r0, [r5, #36]	; 0x24
 8007f5c:	b920      	cbnz	r0, 8007f68 <_Bfree+0x20>
 8007f5e:	4b09      	ldr	r3, [pc, #36]	; (8007f84 <_Bfree+0x3c>)
 8007f60:	4809      	ldr	r0, [pc, #36]	; (8007f88 <_Bfree+0x40>)
 8007f62:	218a      	movs	r1, #138	; 0x8a
 8007f64:	f000 fd96 	bl	8008a94 <__assert_func>
 8007f68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f6c:	6006      	str	r6, [r0, #0]
 8007f6e:	60c6      	str	r6, [r0, #12]
 8007f70:	b13c      	cbz	r4, 8007f82 <_Bfree+0x3a>
 8007f72:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007f74:	6862      	ldr	r2, [r4, #4]
 8007f76:	68db      	ldr	r3, [r3, #12]
 8007f78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f7c:	6021      	str	r1, [r4, #0]
 8007f7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f82:	bd70      	pop	{r4, r5, r6, pc}
 8007f84:	0800ab91 	.word	0x0800ab91
 8007f88:	0800ac14 	.word	0x0800ac14

08007f8c <__multadd>:
 8007f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f90:	690d      	ldr	r5, [r1, #16]
 8007f92:	4607      	mov	r7, r0
 8007f94:	460c      	mov	r4, r1
 8007f96:	461e      	mov	r6, r3
 8007f98:	f101 0c14 	add.w	ip, r1, #20
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	f8dc 3000 	ldr.w	r3, [ip]
 8007fa2:	b299      	uxth	r1, r3
 8007fa4:	fb02 6101 	mla	r1, r2, r1, r6
 8007fa8:	0c1e      	lsrs	r6, r3, #16
 8007faa:	0c0b      	lsrs	r3, r1, #16
 8007fac:	fb02 3306 	mla	r3, r2, r6, r3
 8007fb0:	b289      	uxth	r1, r1
 8007fb2:	3001      	adds	r0, #1
 8007fb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007fb8:	4285      	cmp	r5, r0
 8007fba:	f84c 1b04 	str.w	r1, [ip], #4
 8007fbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007fc2:	dcec      	bgt.n	8007f9e <__multadd+0x12>
 8007fc4:	b30e      	cbz	r6, 800800a <__multadd+0x7e>
 8007fc6:	68a3      	ldr	r3, [r4, #8]
 8007fc8:	42ab      	cmp	r3, r5
 8007fca:	dc19      	bgt.n	8008000 <__multadd+0x74>
 8007fcc:	6861      	ldr	r1, [r4, #4]
 8007fce:	4638      	mov	r0, r7
 8007fd0:	3101      	adds	r1, #1
 8007fd2:	f7ff ff79 	bl	8007ec8 <_Balloc>
 8007fd6:	4680      	mov	r8, r0
 8007fd8:	b928      	cbnz	r0, 8007fe6 <__multadd+0x5a>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	4b0c      	ldr	r3, [pc, #48]	; (8008010 <__multadd+0x84>)
 8007fde:	480d      	ldr	r0, [pc, #52]	; (8008014 <__multadd+0x88>)
 8007fe0:	21b5      	movs	r1, #181	; 0xb5
 8007fe2:	f000 fd57 	bl	8008a94 <__assert_func>
 8007fe6:	6922      	ldr	r2, [r4, #16]
 8007fe8:	3202      	adds	r2, #2
 8007fea:	f104 010c 	add.w	r1, r4, #12
 8007fee:	0092      	lsls	r2, r2, #2
 8007ff0:	300c      	adds	r0, #12
 8007ff2:	f7ff ff5b 	bl	8007eac <memcpy>
 8007ff6:	4621      	mov	r1, r4
 8007ff8:	4638      	mov	r0, r7
 8007ffa:	f7ff ffa5 	bl	8007f48 <_Bfree>
 8007ffe:	4644      	mov	r4, r8
 8008000:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008004:	3501      	adds	r5, #1
 8008006:	615e      	str	r6, [r3, #20]
 8008008:	6125      	str	r5, [r4, #16]
 800800a:	4620      	mov	r0, r4
 800800c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008010:	0800ac03 	.word	0x0800ac03
 8008014:	0800ac14 	.word	0x0800ac14

08008018 <__hi0bits>:
 8008018:	0c03      	lsrs	r3, r0, #16
 800801a:	041b      	lsls	r3, r3, #16
 800801c:	b9d3      	cbnz	r3, 8008054 <__hi0bits+0x3c>
 800801e:	0400      	lsls	r0, r0, #16
 8008020:	2310      	movs	r3, #16
 8008022:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008026:	bf04      	itt	eq
 8008028:	0200      	lsleq	r0, r0, #8
 800802a:	3308      	addeq	r3, #8
 800802c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008030:	bf04      	itt	eq
 8008032:	0100      	lsleq	r0, r0, #4
 8008034:	3304      	addeq	r3, #4
 8008036:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800803a:	bf04      	itt	eq
 800803c:	0080      	lsleq	r0, r0, #2
 800803e:	3302      	addeq	r3, #2
 8008040:	2800      	cmp	r0, #0
 8008042:	db05      	blt.n	8008050 <__hi0bits+0x38>
 8008044:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008048:	f103 0301 	add.w	r3, r3, #1
 800804c:	bf08      	it	eq
 800804e:	2320      	moveq	r3, #32
 8008050:	4618      	mov	r0, r3
 8008052:	4770      	bx	lr
 8008054:	2300      	movs	r3, #0
 8008056:	e7e4      	b.n	8008022 <__hi0bits+0xa>

08008058 <__lo0bits>:
 8008058:	6803      	ldr	r3, [r0, #0]
 800805a:	f013 0207 	ands.w	r2, r3, #7
 800805e:	4601      	mov	r1, r0
 8008060:	d00b      	beq.n	800807a <__lo0bits+0x22>
 8008062:	07da      	lsls	r2, r3, #31
 8008064:	d423      	bmi.n	80080ae <__lo0bits+0x56>
 8008066:	0798      	lsls	r0, r3, #30
 8008068:	bf49      	itett	mi
 800806a:	085b      	lsrmi	r3, r3, #1
 800806c:	089b      	lsrpl	r3, r3, #2
 800806e:	2001      	movmi	r0, #1
 8008070:	600b      	strmi	r3, [r1, #0]
 8008072:	bf5c      	itt	pl
 8008074:	600b      	strpl	r3, [r1, #0]
 8008076:	2002      	movpl	r0, #2
 8008078:	4770      	bx	lr
 800807a:	b298      	uxth	r0, r3
 800807c:	b9a8      	cbnz	r0, 80080aa <__lo0bits+0x52>
 800807e:	0c1b      	lsrs	r3, r3, #16
 8008080:	2010      	movs	r0, #16
 8008082:	b2da      	uxtb	r2, r3
 8008084:	b90a      	cbnz	r2, 800808a <__lo0bits+0x32>
 8008086:	3008      	adds	r0, #8
 8008088:	0a1b      	lsrs	r3, r3, #8
 800808a:	071a      	lsls	r2, r3, #28
 800808c:	bf04      	itt	eq
 800808e:	091b      	lsreq	r3, r3, #4
 8008090:	3004      	addeq	r0, #4
 8008092:	079a      	lsls	r2, r3, #30
 8008094:	bf04      	itt	eq
 8008096:	089b      	lsreq	r3, r3, #2
 8008098:	3002      	addeq	r0, #2
 800809a:	07da      	lsls	r2, r3, #31
 800809c:	d403      	bmi.n	80080a6 <__lo0bits+0x4e>
 800809e:	085b      	lsrs	r3, r3, #1
 80080a0:	f100 0001 	add.w	r0, r0, #1
 80080a4:	d005      	beq.n	80080b2 <__lo0bits+0x5a>
 80080a6:	600b      	str	r3, [r1, #0]
 80080a8:	4770      	bx	lr
 80080aa:	4610      	mov	r0, r2
 80080ac:	e7e9      	b.n	8008082 <__lo0bits+0x2a>
 80080ae:	2000      	movs	r0, #0
 80080b0:	4770      	bx	lr
 80080b2:	2020      	movs	r0, #32
 80080b4:	4770      	bx	lr
	...

080080b8 <__i2b>:
 80080b8:	b510      	push	{r4, lr}
 80080ba:	460c      	mov	r4, r1
 80080bc:	2101      	movs	r1, #1
 80080be:	f7ff ff03 	bl	8007ec8 <_Balloc>
 80080c2:	4602      	mov	r2, r0
 80080c4:	b928      	cbnz	r0, 80080d2 <__i2b+0x1a>
 80080c6:	4b05      	ldr	r3, [pc, #20]	; (80080dc <__i2b+0x24>)
 80080c8:	4805      	ldr	r0, [pc, #20]	; (80080e0 <__i2b+0x28>)
 80080ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80080ce:	f000 fce1 	bl	8008a94 <__assert_func>
 80080d2:	2301      	movs	r3, #1
 80080d4:	6144      	str	r4, [r0, #20]
 80080d6:	6103      	str	r3, [r0, #16]
 80080d8:	bd10      	pop	{r4, pc}
 80080da:	bf00      	nop
 80080dc:	0800ac03 	.word	0x0800ac03
 80080e0:	0800ac14 	.word	0x0800ac14

080080e4 <__multiply>:
 80080e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e8:	4691      	mov	r9, r2
 80080ea:	690a      	ldr	r2, [r1, #16]
 80080ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	bfb8      	it	lt
 80080f4:	460b      	movlt	r3, r1
 80080f6:	460c      	mov	r4, r1
 80080f8:	bfbc      	itt	lt
 80080fa:	464c      	movlt	r4, r9
 80080fc:	4699      	movlt	r9, r3
 80080fe:	6927      	ldr	r7, [r4, #16]
 8008100:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008104:	68a3      	ldr	r3, [r4, #8]
 8008106:	6861      	ldr	r1, [r4, #4]
 8008108:	eb07 060a 	add.w	r6, r7, sl
 800810c:	42b3      	cmp	r3, r6
 800810e:	b085      	sub	sp, #20
 8008110:	bfb8      	it	lt
 8008112:	3101      	addlt	r1, #1
 8008114:	f7ff fed8 	bl	8007ec8 <_Balloc>
 8008118:	b930      	cbnz	r0, 8008128 <__multiply+0x44>
 800811a:	4602      	mov	r2, r0
 800811c:	4b44      	ldr	r3, [pc, #272]	; (8008230 <__multiply+0x14c>)
 800811e:	4845      	ldr	r0, [pc, #276]	; (8008234 <__multiply+0x150>)
 8008120:	f240 115d 	movw	r1, #349	; 0x15d
 8008124:	f000 fcb6 	bl	8008a94 <__assert_func>
 8008128:	f100 0514 	add.w	r5, r0, #20
 800812c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008130:	462b      	mov	r3, r5
 8008132:	2200      	movs	r2, #0
 8008134:	4543      	cmp	r3, r8
 8008136:	d321      	bcc.n	800817c <__multiply+0x98>
 8008138:	f104 0314 	add.w	r3, r4, #20
 800813c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008140:	f109 0314 	add.w	r3, r9, #20
 8008144:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008148:	9202      	str	r2, [sp, #8]
 800814a:	1b3a      	subs	r2, r7, r4
 800814c:	3a15      	subs	r2, #21
 800814e:	f022 0203 	bic.w	r2, r2, #3
 8008152:	3204      	adds	r2, #4
 8008154:	f104 0115 	add.w	r1, r4, #21
 8008158:	428f      	cmp	r7, r1
 800815a:	bf38      	it	cc
 800815c:	2204      	movcc	r2, #4
 800815e:	9201      	str	r2, [sp, #4]
 8008160:	9a02      	ldr	r2, [sp, #8]
 8008162:	9303      	str	r3, [sp, #12]
 8008164:	429a      	cmp	r2, r3
 8008166:	d80c      	bhi.n	8008182 <__multiply+0x9e>
 8008168:	2e00      	cmp	r6, #0
 800816a:	dd03      	ble.n	8008174 <__multiply+0x90>
 800816c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008170:	2b00      	cmp	r3, #0
 8008172:	d05a      	beq.n	800822a <__multiply+0x146>
 8008174:	6106      	str	r6, [r0, #16]
 8008176:	b005      	add	sp, #20
 8008178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800817c:	f843 2b04 	str.w	r2, [r3], #4
 8008180:	e7d8      	b.n	8008134 <__multiply+0x50>
 8008182:	f8b3 a000 	ldrh.w	sl, [r3]
 8008186:	f1ba 0f00 	cmp.w	sl, #0
 800818a:	d024      	beq.n	80081d6 <__multiply+0xf2>
 800818c:	f104 0e14 	add.w	lr, r4, #20
 8008190:	46a9      	mov	r9, r5
 8008192:	f04f 0c00 	mov.w	ip, #0
 8008196:	f85e 2b04 	ldr.w	r2, [lr], #4
 800819a:	f8d9 1000 	ldr.w	r1, [r9]
 800819e:	fa1f fb82 	uxth.w	fp, r2
 80081a2:	b289      	uxth	r1, r1
 80081a4:	fb0a 110b 	mla	r1, sl, fp, r1
 80081a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80081ac:	f8d9 2000 	ldr.w	r2, [r9]
 80081b0:	4461      	add	r1, ip
 80081b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80081b6:	fb0a c20b 	mla	r2, sl, fp, ip
 80081ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80081be:	b289      	uxth	r1, r1
 80081c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80081c4:	4577      	cmp	r7, lr
 80081c6:	f849 1b04 	str.w	r1, [r9], #4
 80081ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80081ce:	d8e2      	bhi.n	8008196 <__multiply+0xb2>
 80081d0:	9a01      	ldr	r2, [sp, #4]
 80081d2:	f845 c002 	str.w	ip, [r5, r2]
 80081d6:	9a03      	ldr	r2, [sp, #12]
 80081d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80081dc:	3304      	adds	r3, #4
 80081de:	f1b9 0f00 	cmp.w	r9, #0
 80081e2:	d020      	beq.n	8008226 <__multiply+0x142>
 80081e4:	6829      	ldr	r1, [r5, #0]
 80081e6:	f104 0c14 	add.w	ip, r4, #20
 80081ea:	46ae      	mov	lr, r5
 80081ec:	f04f 0a00 	mov.w	sl, #0
 80081f0:	f8bc b000 	ldrh.w	fp, [ip]
 80081f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80081f8:	fb09 220b 	mla	r2, r9, fp, r2
 80081fc:	4492      	add	sl, r2
 80081fe:	b289      	uxth	r1, r1
 8008200:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008204:	f84e 1b04 	str.w	r1, [lr], #4
 8008208:	f85c 2b04 	ldr.w	r2, [ip], #4
 800820c:	f8be 1000 	ldrh.w	r1, [lr]
 8008210:	0c12      	lsrs	r2, r2, #16
 8008212:	fb09 1102 	mla	r1, r9, r2, r1
 8008216:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800821a:	4567      	cmp	r7, ip
 800821c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008220:	d8e6      	bhi.n	80081f0 <__multiply+0x10c>
 8008222:	9a01      	ldr	r2, [sp, #4]
 8008224:	50a9      	str	r1, [r5, r2]
 8008226:	3504      	adds	r5, #4
 8008228:	e79a      	b.n	8008160 <__multiply+0x7c>
 800822a:	3e01      	subs	r6, #1
 800822c:	e79c      	b.n	8008168 <__multiply+0x84>
 800822e:	bf00      	nop
 8008230:	0800ac03 	.word	0x0800ac03
 8008234:	0800ac14 	.word	0x0800ac14

08008238 <__pow5mult>:
 8008238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800823c:	4615      	mov	r5, r2
 800823e:	f012 0203 	ands.w	r2, r2, #3
 8008242:	4606      	mov	r6, r0
 8008244:	460f      	mov	r7, r1
 8008246:	d007      	beq.n	8008258 <__pow5mult+0x20>
 8008248:	4c25      	ldr	r4, [pc, #148]	; (80082e0 <__pow5mult+0xa8>)
 800824a:	3a01      	subs	r2, #1
 800824c:	2300      	movs	r3, #0
 800824e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008252:	f7ff fe9b 	bl	8007f8c <__multadd>
 8008256:	4607      	mov	r7, r0
 8008258:	10ad      	asrs	r5, r5, #2
 800825a:	d03d      	beq.n	80082d8 <__pow5mult+0xa0>
 800825c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800825e:	b97c      	cbnz	r4, 8008280 <__pow5mult+0x48>
 8008260:	2010      	movs	r0, #16
 8008262:	f7ff fe1b 	bl	8007e9c <malloc>
 8008266:	4602      	mov	r2, r0
 8008268:	6270      	str	r0, [r6, #36]	; 0x24
 800826a:	b928      	cbnz	r0, 8008278 <__pow5mult+0x40>
 800826c:	4b1d      	ldr	r3, [pc, #116]	; (80082e4 <__pow5mult+0xac>)
 800826e:	481e      	ldr	r0, [pc, #120]	; (80082e8 <__pow5mult+0xb0>)
 8008270:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008274:	f000 fc0e 	bl	8008a94 <__assert_func>
 8008278:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800827c:	6004      	str	r4, [r0, #0]
 800827e:	60c4      	str	r4, [r0, #12]
 8008280:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008284:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008288:	b94c      	cbnz	r4, 800829e <__pow5mult+0x66>
 800828a:	f240 2171 	movw	r1, #625	; 0x271
 800828e:	4630      	mov	r0, r6
 8008290:	f7ff ff12 	bl	80080b8 <__i2b>
 8008294:	2300      	movs	r3, #0
 8008296:	f8c8 0008 	str.w	r0, [r8, #8]
 800829a:	4604      	mov	r4, r0
 800829c:	6003      	str	r3, [r0, #0]
 800829e:	f04f 0900 	mov.w	r9, #0
 80082a2:	07eb      	lsls	r3, r5, #31
 80082a4:	d50a      	bpl.n	80082bc <__pow5mult+0x84>
 80082a6:	4639      	mov	r1, r7
 80082a8:	4622      	mov	r2, r4
 80082aa:	4630      	mov	r0, r6
 80082ac:	f7ff ff1a 	bl	80080e4 <__multiply>
 80082b0:	4639      	mov	r1, r7
 80082b2:	4680      	mov	r8, r0
 80082b4:	4630      	mov	r0, r6
 80082b6:	f7ff fe47 	bl	8007f48 <_Bfree>
 80082ba:	4647      	mov	r7, r8
 80082bc:	106d      	asrs	r5, r5, #1
 80082be:	d00b      	beq.n	80082d8 <__pow5mult+0xa0>
 80082c0:	6820      	ldr	r0, [r4, #0]
 80082c2:	b938      	cbnz	r0, 80082d4 <__pow5mult+0x9c>
 80082c4:	4622      	mov	r2, r4
 80082c6:	4621      	mov	r1, r4
 80082c8:	4630      	mov	r0, r6
 80082ca:	f7ff ff0b 	bl	80080e4 <__multiply>
 80082ce:	6020      	str	r0, [r4, #0]
 80082d0:	f8c0 9000 	str.w	r9, [r0]
 80082d4:	4604      	mov	r4, r0
 80082d6:	e7e4      	b.n	80082a2 <__pow5mult+0x6a>
 80082d8:	4638      	mov	r0, r7
 80082da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082de:	bf00      	nop
 80082e0:	0800ad60 	.word	0x0800ad60
 80082e4:	0800ab91 	.word	0x0800ab91
 80082e8:	0800ac14 	.word	0x0800ac14

080082ec <__lshift>:
 80082ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082f0:	460c      	mov	r4, r1
 80082f2:	6849      	ldr	r1, [r1, #4]
 80082f4:	6923      	ldr	r3, [r4, #16]
 80082f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80082fa:	68a3      	ldr	r3, [r4, #8]
 80082fc:	4607      	mov	r7, r0
 80082fe:	4691      	mov	r9, r2
 8008300:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008304:	f108 0601 	add.w	r6, r8, #1
 8008308:	42b3      	cmp	r3, r6
 800830a:	db0b      	blt.n	8008324 <__lshift+0x38>
 800830c:	4638      	mov	r0, r7
 800830e:	f7ff fddb 	bl	8007ec8 <_Balloc>
 8008312:	4605      	mov	r5, r0
 8008314:	b948      	cbnz	r0, 800832a <__lshift+0x3e>
 8008316:	4602      	mov	r2, r0
 8008318:	4b2a      	ldr	r3, [pc, #168]	; (80083c4 <__lshift+0xd8>)
 800831a:	482b      	ldr	r0, [pc, #172]	; (80083c8 <__lshift+0xdc>)
 800831c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008320:	f000 fbb8 	bl	8008a94 <__assert_func>
 8008324:	3101      	adds	r1, #1
 8008326:	005b      	lsls	r3, r3, #1
 8008328:	e7ee      	b.n	8008308 <__lshift+0x1c>
 800832a:	2300      	movs	r3, #0
 800832c:	f100 0114 	add.w	r1, r0, #20
 8008330:	f100 0210 	add.w	r2, r0, #16
 8008334:	4618      	mov	r0, r3
 8008336:	4553      	cmp	r3, sl
 8008338:	db37      	blt.n	80083aa <__lshift+0xbe>
 800833a:	6920      	ldr	r0, [r4, #16]
 800833c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008340:	f104 0314 	add.w	r3, r4, #20
 8008344:	f019 091f 	ands.w	r9, r9, #31
 8008348:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800834c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008350:	d02f      	beq.n	80083b2 <__lshift+0xc6>
 8008352:	f1c9 0e20 	rsb	lr, r9, #32
 8008356:	468a      	mov	sl, r1
 8008358:	f04f 0c00 	mov.w	ip, #0
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	fa02 f209 	lsl.w	r2, r2, r9
 8008362:	ea42 020c 	orr.w	r2, r2, ip
 8008366:	f84a 2b04 	str.w	r2, [sl], #4
 800836a:	f853 2b04 	ldr.w	r2, [r3], #4
 800836e:	4298      	cmp	r0, r3
 8008370:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008374:	d8f2      	bhi.n	800835c <__lshift+0x70>
 8008376:	1b03      	subs	r3, r0, r4
 8008378:	3b15      	subs	r3, #21
 800837a:	f023 0303 	bic.w	r3, r3, #3
 800837e:	3304      	adds	r3, #4
 8008380:	f104 0215 	add.w	r2, r4, #21
 8008384:	4290      	cmp	r0, r2
 8008386:	bf38      	it	cc
 8008388:	2304      	movcc	r3, #4
 800838a:	f841 c003 	str.w	ip, [r1, r3]
 800838e:	f1bc 0f00 	cmp.w	ip, #0
 8008392:	d001      	beq.n	8008398 <__lshift+0xac>
 8008394:	f108 0602 	add.w	r6, r8, #2
 8008398:	3e01      	subs	r6, #1
 800839a:	4638      	mov	r0, r7
 800839c:	612e      	str	r6, [r5, #16]
 800839e:	4621      	mov	r1, r4
 80083a0:	f7ff fdd2 	bl	8007f48 <_Bfree>
 80083a4:	4628      	mov	r0, r5
 80083a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80083ae:	3301      	adds	r3, #1
 80083b0:	e7c1      	b.n	8008336 <__lshift+0x4a>
 80083b2:	3904      	subs	r1, #4
 80083b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80083b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80083bc:	4298      	cmp	r0, r3
 80083be:	d8f9      	bhi.n	80083b4 <__lshift+0xc8>
 80083c0:	e7ea      	b.n	8008398 <__lshift+0xac>
 80083c2:	bf00      	nop
 80083c4:	0800ac03 	.word	0x0800ac03
 80083c8:	0800ac14 	.word	0x0800ac14

080083cc <__mcmp>:
 80083cc:	b530      	push	{r4, r5, lr}
 80083ce:	6902      	ldr	r2, [r0, #16]
 80083d0:	690c      	ldr	r4, [r1, #16]
 80083d2:	1b12      	subs	r2, r2, r4
 80083d4:	d10e      	bne.n	80083f4 <__mcmp+0x28>
 80083d6:	f100 0314 	add.w	r3, r0, #20
 80083da:	3114      	adds	r1, #20
 80083dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80083e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80083e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80083e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80083ec:	42a5      	cmp	r5, r4
 80083ee:	d003      	beq.n	80083f8 <__mcmp+0x2c>
 80083f0:	d305      	bcc.n	80083fe <__mcmp+0x32>
 80083f2:	2201      	movs	r2, #1
 80083f4:	4610      	mov	r0, r2
 80083f6:	bd30      	pop	{r4, r5, pc}
 80083f8:	4283      	cmp	r3, r0
 80083fa:	d3f3      	bcc.n	80083e4 <__mcmp+0x18>
 80083fc:	e7fa      	b.n	80083f4 <__mcmp+0x28>
 80083fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008402:	e7f7      	b.n	80083f4 <__mcmp+0x28>

08008404 <__mdiff>:
 8008404:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008408:	460c      	mov	r4, r1
 800840a:	4606      	mov	r6, r0
 800840c:	4611      	mov	r1, r2
 800840e:	4620      	mov	r0, r4
 8008410:	4690      	mov	r8, r2
 8008412:	f7ff ffdb 	bl	80083cc <__mcmp>
 8008416:	1e05      	subs	r5, r0, #0
 8008418:	d110      	bne.n	800843c <__mdiff+0x38>
 800841a:	4629      	mov	r1, r5
 800841c:	4630      	mov	r0, r6
 800841e:	f7ff fd53 	bl	8007ec8 <_Balloc>
 8008422:	b930      	cbnz	r0, 8008432 <__mdiff+0x2e>
 8008424:	4b3a      	ldr	r3, [pc, #232]	; (8008510 <__mdiff+0x10c>)
 8008426:	4602      	mov	r2, r0
 8008428:	f240 2132 	movw	r1, #562	; 0x232
 800842c:	4839      	ldr	r0, [pc, #228]	; (8008514 <__mdiff+0x110>)
 800842e:	f000 fb31 	bl	8008a94 <__assert_func>
 8008432:	2301      	movs	r3, #1
 8008434:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008438:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800843c:	bfa4      	itt	ge
 800843e:	4643      	movge	r3, r8
 8008440:	46a0      	movge	r8, r4
 8008442:	4630      	mov	r0, r6
 8008444:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008448:	bfa6      	itte	ge
 800844a:	461c      	movge	r4, r3
 800844c:	2500      	movge	r5, #0
 800844e:	2501      	movlt	r5, #1
 8008450:	f7ff fd3a 	bl	8007ec8 <_Balloc>
 8008454:	b920      	cbnz	r0, 8008460 <__mdiff+0x5c>
 8008456:	4b2e      	ldr	r3, [pc, #184]	; (8008510 <__mdiff+0x10c>)
 8008458:	4602      	mov	r2, r0
 800845a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800845e:	e7e5      	b.n	800842c <__mdiff+0x28>
 8008460:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008464:	6926      	ldr	r6, [r4, #16]
 8008466:	60c5      	str	r5, [r0, #12]
 8008468:	f104 0914 	add.w	r9, r4, #20
 800846c:	f108 0514 	add.w	r5, r8, #20
 8008470:	f100 0e14 	add.w	lr, r0, #20
 8008474:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008478:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800847c:	f108 0210 	add.w	r2, r8, #16
 8008480:	46f2      	mov	sl, lr
 8008482:	2100      	movs	r1, #0
 8008484:	f859 3b04 	ldr.w	r3, [r9], #4
 8008488:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800848c:	fa1f f883 	uxth.w	r8, r3
 8008490:	fa11 f18b 	uxtah	r1, r1, fp
 8008494:	0c1b      	lsrs	r3, r3, #16
 8008496:	eba1 0808 	sub.w	r8, r1, r8
 800849a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800849e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80084a2:	fa1f f888 	uxth.w	r8, r8
 80084a6:	1419      	asrs	r1, r3, #16
 80084a8:	454e      	cmp	r6, r9
 80084aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80084ae:	f84a 3b04 	str.w	r3, [sl], #4
 80084b2:	d8e7      	bhi.n	8008484 <__mdiff+0x80>
 80084b4:	1b33      	subs	r3, r6, r4
 80084b6:	3b15      	subs	r3, #21
 80084b8:	f023 0303 	bic.w	r3, r3, #3
 80084bc:	3304      	adds	r3, #4
 80084be:	3415      	adds	r4, #21
 80084c0:	42a6      	cmp	r6, r4
 80084c2:	bf38      	it	cc
 80084c4:	2304      	movcc	r3, #4
 80084c6:	441d      	add	r5, r3
 80084c8:	4473      	add	r3, lr
 80084ca:	469e      	mov	lr, r3
 80084cc:	462e      	mov	r6, r5
 80084ce:	4566      	cmp	r6, ip
 80084d0:	d30e      	bcc.n	80084f0 <__mdiff+0xec>
 80084d2:	f10c 0203 	add.w	r2, ip, #3
 80084d6:	1b52      	subs	r2, r2, r5
 80084d8:	f022 0203 	bic.w	r2, r2, #3
 80084dc:	3d03      	subs	r5, #3
 80084de:	45ac      	cmp	ip, r5
 80084e0:	bf38      	it	cc
 80084e2:	2200      	movcc	r2, #0
 80084e4:	441a      	add	r2, r3
 80084e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80084ea:	b17b      	cbz	r3, 800850c <__mdiff+0x108>
 80084ec:	6107      	str	r7, [r0, #16]
 80084ee:	e7a3      	b.n	8008438 <__mdiff+0x34>
 80084f0:	f856 8b04 	ldr.w	r8, [r6], #4
 80084f4:	fa11 f288 	uxtah	r2, r1, r8
 80084f8:	1414      	asrs	r4, r2, #16
 80084fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80084fe:	b292      	uxth	r2, r2
 8008500:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008504:	f84e 2b04 	str.w	r2, [lr], #4
 8008508:	1421      	asrs	r1, r4, #16
 800850a:	e7e0      	b.n	80084ce <__mdiff+0xca>
 800850c:	3f01      	subs	r7, #1
 800850e:	e7ea      	b.n	80084e6 <__mdiff+0xe2>
 8008510:	0800ac03 	.word	0x0800ac03
 8008514:	0800ac14 	.word	0x0800ac14

08008518 <__d2b>:
 8008518:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800851c:	4689      	mov	r9, r1
 800851e:	2101      	movs	r1, #1
 8008520:	ec57 6b10 	vmov	r6, r7, d0
 8008524:	4690      	mov	r8, r2
 8008526:	f7ff fccf 	bl	8007ec8 <_Balloc>
 800852a:	4604      	mov	r4, r0
 800852c:	b930      	cbnz	r0, 800853c <__d2b+0x24>
 800852e:	4602      	mov	r2, r0
 8008530:	4b25      	ldr	r3, [pc, #148]	; (80085c8 <__d2b+0xb0>)
 8008532:	4826      	ldr	r0, [pc, #152]	; (80085cc <__d2b+0xb4>)
 8008534:	f240 310a 	movw	r1, #778	; 0x30a
 8008538:	f000 faac 	bl	8008a94 <__assert_func>
 800853c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008540:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008544:	bb35      	cbnz	r5, 8008594 <__d2b+0x7c>
 8008546:	2e00      	cmp	r6, #0
 8008548:	9301      	str	r3, [sp, #4]
 800854a:	d028      	beq.n	800859e <__d2b+0x86>
 800854c:	4668      	mov	r0, sp
 800854e:	9600      	str	r6, [sp, #0]
 8008550:	f7ff fd82 	bl	8008058 <__lo0bits>
 8008554:	9900      	ldr	r1, [sp, #0]
 8008556:	b300      	cbz	r0, 800859a <__d2b+0x82>
 8008558:	9a01      	ldr	r2, [sp, #4]
 800855a:	f1c0 0320 	rsb	r3, r0, #32
 800855e:	fa02 f303 	lsl.w	r3, r2, r3
 8008562:	430b      	orrs	r3, r1
 8008564:	40c2      	lsrs	r2, r0
 8008566:	6163      	str	r3, [r4, #20]
 8008568:	9201      	str	r2, [sp, #4]
 800856a:	9b01      	ldr	r3, [sp, #4]
 800856c:	61a3      	str	r3, [r4, #24]
 800856e:	2b00      	cmp	r3, #0
 8008570:	bf14      	ite	ne
 8008572:	2202      	movne	r2, #2
 8008574:	2201      	moveq	r2, #1
 8008576:	6122      	str	r2, [r4, #16]
 8008578:	b1d5      	cbz	r5, 80085b0 <__d2b+0x98>
 800857a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800857e:	4405      	add	r5, r0
 8008580:	f8c9 5000 	str.w	r5, [r9]
 8008584:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008588:	f8c8 0000 	str.w	r0, [r8]
 800858c:	4620      	mov	r0, r4
 800858e:	b003      	add	sp, #12
 8008590:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008598:	e7d5      	b.n	8008546 <__d2b+0x2e>
 800859a:	6161      	str	r1, [r4, #20]
 800859c:	e7e5      	b.n	800856a <__d2b+0x52>
 800859e:	a801      	add	r0, sp, #4
 80085a0:	f7ff fd5a 	bl	8008058 <__lo0bits>
 80085a4:	9b01      	ldr	r3, [sp, #4]
 80085a6:	6163      	str	r3, [r4, #20]
 80085a8:	2201      	movs	r2, #1
 80085aa:	6122      	str	r2, [r4, #16]
 80085ac:	3020      	adds	r0, #32
 80085ae:	e7e3      	b.n	8008578 <__d2b+0x60>
 80085b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80085b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80085b8:	f8c9 0000 	str.w	r0, [r9]
 80085bc:	6918      	ldr	r0, [r3, #16]
 80085be:	f7ff fd2b 	bl	8008018 <__hi0bits>
 80085c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80085c6:	e7df      	b.n	8008588 <__d2b+0x70>
 80085c8:	0800ac03 	.word	0x0800ac03
 80085cc:	0800ac14 	.word	0x0800ac14

080085d0 <_calloc_r>:
 80085d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085d2:	fba1 2402 	umull	r2, r4, r1, r2
 80085d6:	b94c      	cbnz	r4, 80085ec <_calloc_r+0x1c>
 80085d8:	4611      	mov	r1, r2
 80085da:	9201      	str	r2, [sp, #4]
 80085dc:	f000 f87a 	bl	80086d4 <_malloc_r>
 80085e0:	9a01      	ldr	r2, [sp, #4]
 80085e2:	4605      	mov	r5, r0
 80085e4:	b930      	cbnz	r0, 80085f4 <_calloc_r+0x24>
 80085e6:	4628      	mov	r0, r5
 80085e8:	b003      	add	sp, #12
 80085ea:	bd30      	pop	{r4, r5, pc}
 80085ec:	220c      	movs	r2, #12
 80085ee:	6002      	str	r2, [r0, #0]
 80085f0:	2500      	movs	r5, #0
 80085f2:	e7f8      	b.n	80085e6 <_calloc_r+0x16>
 80085f4:	4621      	mov	r1, r4
 80085f6:	f7fe f8e7 	bl	80067c8 <memset>
 80085fa:	e7f4      	b.n	80085e6 <_calloc_r+0x16>

080085fc <_free_r>:
 80085fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085fe:	2900      	cmp	r1, #0
 8008600:	d044      	beq.n	800868c <_free_r+0x90>
 8008602:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008606:	9001      	str	r0, [sp, #4]
 8008608:	2b00      	cmp	r3, #0
 800860a:	f1a1 0404 	sub.w	r4, r1, #4
 800860e:	bfb8      	it	lt
 8008610:	18e4      	addlt	r4, r4, r3
 8008612:	f000 fa9b 	bl	8008b4c <__malloc_lock>
 8008616:	4a1e      	ldr	r2, [pc, #120]	; (8008690 <_free_r+0x94>)
 8008618:	9801      	ldr	r0, [sp, #4]
 800861a:	6813      	ldr	r3, [r2, #0]
 800861c:	b933      	cbnz	r3, 800862c <_free_r+0x30>
 800861e:	6063      	str	r3, [r4, #4]
 8008620:	6014      	str	r4, [r2, #0]
 8008622:	b003      	add	sp, #12
 8008624:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008628:	f000 ba96 	b.w	8008b58 <__malloc_unlock>
 800862c:	42a3      	cmp	r3, r4
 800862e:	d908      	bls.n	8008642 <_free_r+0x46>
 8008630:	6825      	ldr	r5, [r4, #0]
 8008632:	1961      	adds	r1, r4, r5
 8008634:	428b      	cmp	r3, r1
 8008636:	bf01      	itttt	eq
 8008638:	6819      	ldreq	r1, [r3, #0]
 800863a:	685b      	ldreq	r3, [r3, #4]
 800863c:	1949      	addeq	r1, r1, r5
 800863e:	6021      	streq	r1, [r4, #0]
 8008640:	e7ed      	b.n	800861e <_free_r+0x22>
 8008642:	461a      	mov	r2, r3
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	b10b      	cbz	r3, 800864c <_free_r+0x50>
 8008648:	42a3      	cmp	r3, r4
 800864a:	d9fa      	bls.n	8008642 <_free_r+0x46>
 800864c:	6811      	ldr	r1, [r2, #0]
 800864e:	1855      	adds	r5, r2, r1
 8008650:	42a5      	cmp	r5, r4
 8008652:	d10b      	bne.n	800866c <_free_r+0x70>
 8008654:	6824      	ldr	r4, [r4, #0]
 8008656:	4421      	add	r1, r4
 8008658:	1854      	adds	r4, r2, r1
 800865a:	42a3      	cmp	r3, r4
 800865c:	6011      	str	r1, [r2, #0]
 800865e:	d1e0      	bne.n	8008622 <_free_r+0x26>
 8008660:	681c      	ldr	r4, [r3, #0]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	6053      	str	r3, [r2, #4]
 8008666:	4421      	add	r1, r4
 8008668:	6011      	str	r1, [r2, #0]
 800866a:	e7da      	b.n	8008622 <_free_r+0x26>
 800866c:	d902      	bls.n	8008674 <_free_r+0x78>
 800866e:	230c      	movs	r3, #12
 8008670:	6003      	str	r3, [r0, #0]
 8008672:	e7d6      	b.n	8008622 <_free_r+0x26>
 8008674:	6825      	ldr	r5, [r4, #0]
 8008676:	1961      	adds	r1, r4, r5
 8008678:	428b      	cmp	r3, r1
 800867a:	bf04      	itt	eq
 800867c:	6819      	ldreq	r1, [r3, #0]
 800867e:	685b      	ldreq	r3, [r3, #4]
 8008680:	6063      	str	r3, [r4, #4]
 8008682:	bf04      	itt	eq
 8008684:	1949      	addeq	r1, r1, r5
 8008686:	6021      	streq	r1, [r4, #0]
 8008688:	6054      	str	r4, [r2, #4]
 800868a:	e7ca      	b.n	8008622 <_free_r+0x26>
 800868c:	b003      	add	sp, #12
 800868e:	bd30      	pop	{r4, r5, pc}
 8008690:	200003b4 	.word	0x200003b4

08008694 <sbrk_aligned>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	4e0e      	ldr	r6, [pc, #56]	; (80086d0 <sbrk_aligned+0x3c>)
 8008698:	460c      	mov	r4, r1
 800869a:	6831      	ldr	r1, [r6, #0]
 800869c:	4605      	mov	r5, r0
 800869e:	b911      	cbnz	r1, 80086a6 <sbrk_aligned+0x12>
 80086a0:	f000 f9e8 	bl	8008a74 <_sbrk_r>
 80086a4:	6030      	str	r0, [r6, #0]
 80086a6:	4621      	mov	r1, r4
 80086a8:	4628      	mov	r0, r5
 80086aa:	f000 f9e3 	bl	8008a74 <_sbrk_r>
 80086ae:	1c43      	adds	r3, r0, #1
 80086b0:	d00a      	beq.n	80086c8 <sbrk_aligned+0x34>
 80086b2:	1cc4      	adds	r4, r0, #3
 80086b4:	f024 0403 	bic.w	r4, r4, #3
 80086b8:	42a0      	cmp	r0, r4
 80086ba:	d007      	beq.n	80086cc <sbrk_aligned+0x38>
 80086bc:	1a21      	subs	r1, r4, r0
 80086be:	4628      	mov	r0, r5
 80086c0:	f000 f9d8 	bl	8008a74 <_sbrk_r>
 80086c4:	3001      	adds	r0, #1
 80086c6:	d101      	bne.n	80086cc <sbrk_aligned+0x38>
 80086c8:	f04f 34ff 	mov.w	r4, #4294967295
 80086cc:	4620      	mov	r0, r4
 80086ce:	bd70      	pop	{r4, r5, r6, pc}
 80086d0:	200003b8 	.word	0x200003b8

080086d4 <_malloc_r>:
 80086d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086d8:	1ccd      	adds	r5, r1, #3
 80086da:	f025 0503 	bic.w	r5, r5, #3
 80086de:	3508      	adds	r5, #8
 80086e0:	2d0c      	cmp	r5, #12
 80086e2:	bf38      	it	cc
 80086e4:	250c      	movcc	r5, #12
 80086e6:	2d00      	cmp	r5, #0
 80086e8:	4607      	mov	r7, r0
 80086ea:	db01      	blt.n	80086f0 <_malloc_r+0x1c>
 80086ec:	42a9      	cmp	r1, r5
 80086ee:	d905      	bls.n	80086fc <_malloc_r+0x28>
 80086f0:	230c      	movs	r3, #12
 80086f2:	603b      	str	r3, [r7, #0]
 80086f4:	2600      	movs	r6, #0
 80086f6:	4630      	mov	r0, r6
 80086f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086fc:	4e2e      	ldr	r6, [pc, #184]	; (80087b8 <_malloc_r+0xe4>)
 80086fe:	f000 fa25 	bl	8008b4c <__malloc_lock>
 8008702:	6833      	ldr	r3, [r6, #0]
 8008704:	461c      	mov	r4, r3
 8008706:	bb34      	cbnz	r4, 8008756 <_malloc_r+0x82>
 8008708:	4629      	mov	r1, r5
 800870a:	4638      	mov	r0, r7
 800870c:	f7ff ffc2 	bl	8008694 <sbrk_aligned>
 8008710:	1c43      	adds	r3, r0, #1
 8008712:	4604      	mov	r4, r0
 8008714:	d14d      	bne.n	80087b2 <_malloc_r+0xde>
 8008716:	6834      	ldr	r4, [r6, #0]
 8008718:	4626      	mov	r6, r4
 800871a:	2e00      	cmp	r6, #0
 800871c:	d140      	bne.n	80087a0 <_malloc_r+0xcc>
 800871e:	6823      	ldr	r3, [r4, #0]
 8008720:	4631      	mov	r1, r6
 8008722:	4638      	mov	r0, r7
 8008724:	eb04 0803 	add.w	r8, r4, r3
 8008728:	f000 f9a4 	bl	8008a74 <_sbrk_r>
 800872c:	4580      	cmp	r8, r0
 800872e:	d13a      	bne.n	80087a6 <_malloc_r+0xd2>
 8008730:	6821      	ldr	r1, [r4, #0]
 8008732:	3503      	adds	r5, #3
 8008734:	1a6d      	subs	r5, r5, r1
 8008736:	f025 0503 	bic.w	r5, r5, #3
 800873a:	3508      	adds	r5, #8
 800873c:	2d0c      	cmp	r5, #12
 800873e:	bf38      	it	cc
 8008740:	250c      	movcc	r5, #12
 8008742:	4629      	mov	r1, r5
 8008744:	4638      	mov	r0, r7
 8008746:	f7ff ffa5 	bl	8008694 <sbrk_aligned>
 800874a:	3001      	adds	r0, #1
 800874c:	d02b      	beq.n	80087a6 <_malloc_r+0xd2>
 800874e:	6823      	ldr	r3, [r4, #0]
 8008750:	442b      	add	r3, r5
 8008752:	6023      	str	r3, [r4, #0]
 8008754:	e00e      	b.n	8008774 <_malloc_r+0xa0>
 8008756:	6822      	ldr	r2, [r4, #0]
 8008758:	1b52      	subs	r2, r2, r5
 800875a:	d41e      	bmi.n	800879a <_malloc_r+0xc6>
 800875c:	2a0b      	cmp	r2, #11
 800875e:	d916      	bls.n	800878e <_malloc_r+0xba>
 8008760:	1961      	adds	r1, r4, r5
 8008762:	42a3      	cmp	r3, r4
 8008764:	6025      	str	r5, [r4, #0]
 8008766:	bf18      	it	ne
 8008768:	6059      	strne	r1, [r3, #4]
 800876a:	6863      	ldr	r3, [r4, #4]
 800876c:	bf08      	it	eq
 800876e:	6031      	streq	r1, [r6, #0]
 8008770:	5162      	str	r2, [r4, r5]
 8008772:	604b      	str	r3, [r1, #4]
 8008774:	4638      	mov	r0, r7
 8008776:	f104 060b 	add.w	r6, r4, #11
 800877a:	f000 f9ed 	bl	8008b58 <__malloc_unlock>
 800877e:	f026 0607 	bic.w	r6, r6, #7
 8008782:	1d23      	adds	r3, r4, #4
 8008784:	1af2      	subs	r2, r6, r3
 8008786:	d0b6      	beq.n	80086f6 <_malloc_r+0x22>
 8008788:	1b9b      	subs	r3, r3, r6
 800878a:	50a3      	str	r3, [r4, r2]
 800878c:	e7b3      	b.n	80086f6 <_malloc_r+0x22>
 800878e:	6862      	ldr	r2, [r4, #4]
 8008790:	42a3      	cmp	r3, r4
 8008792:	bf0c      	ite	eq
 8008794:	6032      	streq	r2, [r6, #0]
 8008796:	605a      	strne	r2, [r3, #4]
 8008798:	e7ec      	b.n	8008774 <_malloc_r+0xa0>
 800879a:	4623      	mov	r3, r4
 800879c:	6864      	ldr	r4, [r4, #4]
 800879e:	e7b2      	b.n	8008706 <_malloc_r+0x32>
 80087a0:	4634      	mov	r4, r6
 80087a2:	6876      	ldr	r6, [r6, #4]
 80087a4:	e7b9      	b.n	800871a <_malloc_r+0x46>
 80087a6:	230c      	movs	r3, #12
 80087a8:	603b      	str	r3, [r7, #0]
 80087aa:	4638      	mov	r0, r7
 80087ac:	f000 f9d4 	bl	8008b58 <__malloc_unlock>
 80087b0:	e7a1      	b.n	80086f6 <_malloc_r+0x22>
 80087b2:	6025      	str	r5, [r4, #0]
 80087b4:	e7de      	b.n	8008774 <_malloc_r+0xa0>
 80087b6:	bf00      	nop
 80087b8:	200003b4 	.word	0x200003b4

080087bc <__ssputs_r>:
 80087bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087c0:	688e      	ldr	r6, [r1, #8]
 80087c2:	429e      	cmp	r6, r3
 80087c4:	4682      	mov	sl, r0
 80087c6:	460c      	mov	r4, r1
 80087c8:	4690      	mov	r8, r2
 80087ca:	461f      	mov	r7, r3
 80087cc:	d838      	bhi.n	8008840 <__ssputs_r+0x84>
 80087ce:	898a      	ldrh	r2, [r1, #12]
 80087d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80087d4:	d032      	beq.n	800883c <__ssputs_r+0x80>
 80087d6:	6825      	ldr	r5, [r4, #0]
 80087d8:	6909      	ldr	r1, [r1, #16]
 80087da:	eba5 0901 	sub.w	r9, r5, r1
 80087de:	6965      	ldr	r5, [r4, #20]
 80087e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80087e8:	3301      	adds	r3, #1
 80087ea:	444b      	add	r3, r9
 80087ec:	106d      	asrs	r5, r5, #1
 80087ee:	429d      	cmp	r5, r3
 80087f0:	bf38      	it	cc
 80087f2:	461d      	movcc	r5, r3
 80087f4:	0553      	lsls	r3, r2, #21
 80087f6:	d531      	bpl.n	800885c <__ssputs_r+0xa0>
 80087f8:	4629      	mov	r1, r5
 80087fa:	f7ff ff6b 	bl	80086d4 <_malloc_r>
 80087fe:	4606      	mov	r6, r0
 8008800:	b950      	cbnz	r0, 8008818 <__ssputs_r+0x5c>
 8008802:	230c      	movs	r3, #12
 8008804:	f8ca 3000 	str.w	r3, [sl]
 8008808:	89a3      	ldrh	r3, [r4, #12]
 800880a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800880e:	81a3      	strh	r3, [r4, #12]
 8008810:	f04f 30ff 	mov.w	r0, #4294967295
 8008814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008818:	6921      	ldr	r1, [r4, #16]
 800881a:	464a      	mov	r2, r9
 800881c:	f7ff fb46 	bl	8007eac <memcpy>
 8008820:	89a3      	ldrh	r3, [r4, #12]
 8008822:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800882a:	81a3      	strh	r3, [r4, #12]
 800882c:	6126      	str	r6, [r4, #16]
 800882e:	6165      	str	r5, [r4, #20]
 8008830:	444e      	add	r6, r9
 8008832:	eba5 0509 	sub.w	r5, r5, r9
 8008836:	6026      	str	r6, [r4, #0]
 8008838:	60a5      	str	r5, [r4, #8]
 800883a:	463e      	mov	r6, r7
 800883c:	42be      	cmp	r6, r7
 800883e:	d900      	bls.n	8008842 <__ssputs_r+0x86>
 8008840:	463e      	mov	r6, r7
 8008842:	6820      	ldr	r0, [r4, #0]
 8008844:	4632      	mov	r2, r6
 8008846:	4641      	mov	r1, r8
 8008848:	f000 f966 	bl	8008b18 <memmove>
 800884c:	68a3      	ldr	r3, [r4, #8]
 800884e:	1b9b      	subs	r3, r3, r6
 8008850:	60a3      	str	r3, [r4, #8]
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	4433      	add	r3, r6
 8008856:	6023      	str	r3, [r4, #0]
 8008858:	2000      	movs	r0, #0
 800885a:	e7db      	b.n	8008814 <__ssputs_r+0x58>
 800885c:	462a      	mov	r2, r5
 800885e:	f000 f981 	bl	8008b64 <_realloc_r>
 8008862:	4606      	mov	r6, r0
 8008864:	2800      	cmp	r0, #0
 8008866:	d1e1      	bne.n	800882c <__ssputs_r+0x70>
 8008868:	6921      	ldr	r1, [r4, #16]
 800886a:	4650      	mov	r0, sl
 800886c:	f7ff fec6 	bl	80085fc <_free_r>
 8008870:	e7c7      	b.n	8008802 <__ssputs_r+0x46>
	...

08008874 <_svfiprintf_r>:
 8008874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008878:	4698      	mov	r8, r3
 800887a:	898b      	ldrh	r3, [r1, #12]
 800887c:	061b      	lsls	r3, r3, #24
 800887e:	b09d      	sub	sp, #116	; 0x74
 8008880:	4607      	mov	r7, r0
 8008882:	460d      	mov	r5, r1
 8008884:	4614      	mov	r4, r2
 8008886:	d50e      	bpl.n	80088a6 <_svfiprintf_r+0x32>
 8008888:	690b      	ldr	r3, [r1, #16]
 800888a:	b963      	cbnz	r3, 80088a6 <_svfiprintf_r+0x32>
 800888c:	2140      	movs	r1, #64	; 0x40
 800888e:	f7ff ff21 	bl	80086d4 <_malloc_r>
 8008892:	6028      	str	r0, [r5, #0]
 8008894:	6128      	str	r0, [r5, #16]
 8008896:	b920      	cbnz	r0, 80088a2 <_svfiprintf_r+0x2e>
 8008898:	230c      	movs	r3, #12
 800889a:	603b      	str	r3, [r7, #0]
 800889c:	f04f 30ff 	mov.w	r0, #4294967295
 80088a0:	e0d1      	b.n	8008a46 <_svfiprintf_r+0x1d2>
 80088a2:	2340      	movs	r3, #64	; 0x40
 80088a4:	616b      	str	r3, [r5, #20]
 80088a6:	2300      	movs	r3, #0
 80088a8:	9309      	str	r3, [sp, #36]	; 0x24
 80088aa:	2320      	movs	r3, #32
 80088ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80088b4:	2330      	movs	r3, #48	; 0x30
 80088b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008a60 <_svfiprintf_r+0x1ec>
 80088ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088be:	f04f 0901 	mov.w	r9, #1
 80088c2:	4623      	mov	r3, r4
 80088c4:	469a      	mov	sl, r3
 80088c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088ca:	b10a      	cbz	r2, 80088d0 <_svfiprintf_r+0x5c>
 80088cc:	2a25      	cmp	r2, #37	; 0x25
 80088ce:	d1f9      	bne.n	80088c4 <_svfiprintf_r+0x50>
 80088d0:	ebba 0b04 	subs.w	fp, sl, r4
 80088d4:	d00b      	beq.n	80088ee <_svfiprintf_r+0x7a>
 80088d6:	465b      	mov	r3, fp
 80088d8:	4622      	mov	r2, r4
 80088da:	4629      	mov	r1, r5
 80088dc:	4638      	mov	r0, r7
 80088de:	f7ff ff6d 	bl	80087bc <__ssputs_r>
 80088e2:	3001      	adds	r0, #1
 80088e4:	f000 80aa 	beq.w	8008a3c <_svfiprintf_r+0x1c8>
 80088e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088ea:	445a      	add	r2, fp
 80088ec:	9209      	str	r2, [sp, #36]	; 0x24
 80088ee:	f89a 3000 	ldrb.w	r3, [sl]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	f000 80a2 	beq.w	8008a3c <_svfiprintf_r+0x1c8>
 80088f8:	2300      	movs	r3, #0
 80088fa:	f04f 32ff 	mov.w	r2, #4294967295
 80088fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008902:	f10a 0a01 	add.w	sl, sl, #1
 8008906:	9304      	str	r3, [sp, #16]
 8008908:	9307      	str	r3, [sp, #28]
 800890a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800890e:	931a      	str	r3, [sp, #104]	; 0x68
 8008910:	4654      	mov	r4, sl
 8008912:	2205      	movs	r2, #5
 8008914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008918:	4851      	ldr	r0, [pc, #324]	; (8008a60 <_svfiprintf_r+0x1ec>)
 800891a:	f7f7 fc81 	bl	8000220 <memchr>
 800891e:	9a04      	ldr	r2, [sp, #16]
 8008920:	b9d8      	cbnz	r0, 800895a <_svfiprintf_r+0xe6>
 8008922:	06d0      	lsls	r0, r2, #27
 8008924:	bf44      	itt	mi
 8008926:	2320      	movmi	r3, #32
 8008928:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800892c:	0711      	lsls	r1, r2, #28
 800892e:	bf44      	itt	mi
 8008930:	232b      	movmi	r3, #43	; 0x2b
 8008932:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008936:	f89a 3000 	ldrb.w	r3, [sl]
 800893a:	2b2a      	cmp	r3, #42	; 0x2a
 800893c:	d015      	beq.n	800896a <_svfiprintf_r+0xf6>
 800893e:	9a07      	ldr	r2, [sp, #28]
 8008940:	4654      	mov	r4, sl
 8008942:	2000      	movs	r0, #0
 8008944:	f04f 0c0a 	mov.w	ip, #10
 8008948:	4621      	mov	r1, r4
 800894a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800894e:	3b30      	subs	r3, #48	; 0x30
 8008950:	2b09      	cmp	r3, #9
 8008952:	d94e      	bls.n	80089f2 <_svfiprintf_r+0x17e>
 8008954:	b1b0      	cbz	r0, 8008984 <_svfiprintf_r+0x110>
 8008956:	9207      	str	r2, [sp, #28]
 8008958:	e014      	b.n	8008984 <_svfiprintf_r+0x110>
 800895a:	eba0 0308 	sub.w	r3, r0, r8
 800895e:	fa09 f303 	lsl.w	r3, r9, r3
 8008962:	4313      	orrs	r3, r2
 8008964:	9304      	str	r3, [sp, #16]
 8008966:	46a2      	mov	sl, r4
 8008968:	e7d2      	b.n	8008910 <_svfiprintf_r+0x9c>
 800896a:	9b03      	ldr	r3, [sp, #12]
 800896c:	1d19      	adds	r1, r3, #4
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	9103      	str	r1, [sp, #12]
 8008972:	2b00      	cmp	r3, #0
 8008974:	bfbb      	ittet	lt
 8008976:	425b      	neglt	r3, r3
 8008978:	f042 0202 	orrlt.w	r2, r2, #2
 800897c:	9307      	strge	r3, [sp, #28]
 800897e:	9307      	strlt	r3, [sp, #28]
 8008980:	bfb8      	it	lt
 8008982:	9204      	strlt	r2, [sp, #16]
 8008984:	7823      	ldrb	r3, [r4, #0]
 8008986:	2b2e      	cmp	r3, #46	; 0x2e
 8008988:	d10c      	bne.n	80089a4 <_svfiprintf_r+0x130>
 800898a:	7863      	ldrb	r3, [r4, #1]
 800898c:	2b2a      	cmp	r3, #42	; 0x2a
 800898e:	d135      	bne.n	80089fc <_svfiprintf_r+0x188>
 8008990:	9b03      	ldr	r3, [sp, #12]
 8008992:	1d1a      	adds	r2, r3, #4
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	9203      	str	r2, [sp, #12]
 8008998:	2b00      	cmp	r3, #0
 800899a:	bfb8      	it	lt
 800899c:	f04f 33ff 	movlt.w	r3, #4294967295
 80089a0:	3402      	adds	r4, #2
 80089a2:	9305      	str	r3, [sp, #20]
 80089a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008a70 <_svfiprintf_r+0x1fc>
 80089a8:	7821      	ldrb	r1, [r4, #0]
 80089aa:	2203      	movs	r2, #3
 80089ac:	4650      	mov	r0, sl
 80089ae:	f7f7 fc37 	bl	8000220 <memchr>
 80089b2:	b140      	cbz	r0, 80089c6 <_svfiprintf_r+0x152>
 80089b4:	2340      	movs	r3, #64	; 0x40
 80089b6:	eba0 000a 	sub.w	r0, r0, sl
 80089ba:	fa03 f000 	lsl.w	r0, r3, r0
 80089be:	9b04      	ldr	r3, [sp, #16]
 80089c0:	4303      	orrs	r3, r0
 80089c2:	3401      	adds	r4, #1
 80089c4:	9304      	str	r3, [sp, #16]
 80089c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089ca:	4826      	ldr	r0, [pc, #152]	; (8008a64 <_svfiprintf_r+0x1f0>)
 80089cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089d0:	2206      	movs	r2, #6
 80089d2:	f7f7 fc25 	bl	8000220 <memchr>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	d038      	beq.n	8008a4c <_svfiprintf_r+0x1d8>
 80089da:	4b23      	ldr	r3, [pc, #140]	; (8008a68 <_svfiprintf_r+0x1f4>)
 80089dc:	bb1b      	cbnz	r3, 8008a26 <_svfiprintf_r+0x1b2>
 80089de:	9b03      	ldr	r3, [sp, #12]
 80089e0:	3307      	adds	r3, #7
 80089e2:	f023 0307 	bic.w	r3, r3, #7
 80089e6:	3308      	adds	r3, #8
 80089e8:	9303      	str	r3, [sp, #12]
 80089ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089ec:	4433      	add	r3, r6
 80089ee:	9309      	str	r3, [sp, #36]	; 0x24
 80089f0:	e767      	b.n	80088c2 <_svfiprintf_r+0x4e>
 80089f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80089f6:	460c      	mov	r4, r1
 80089f8:	2001      	movs	r0, #1
 80089fa:	e7a5      	b.n	8008948 <_svfiprintf_r+0xd4>
 80089fc:	2300      	movs	r3, #0
 80089fe:	3401      	adds	r4, #1
 8008a00:	9305      	str	r3, [sp, #20]
 8008a02:	4619      	mov	r1, r3
 8008a04:	f04f 0c0a 	mov.w	ip, #10
 8008a08:	4620      	mov	r0, r4
 8008a0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a0e:	3a30      	subs	r2, #48	; 0x30
 8008a10:	2a09      	cmp	r2, #9
 8008a12:	d903      	bls.n	8008a1c <_svfiprintf_r+0x1a8>
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d0c5      	beq.n	80089a4 <_svfiprintf_r+0x130>
 8008a18:	9105      	str	r1, [sp, #20]
 8008a1a:	e7c3      	b.n	80089a4 <_svfiprintf_r+0x130>
 8008a1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a20:	4604      	mov	r4, r0
 8008a22:	2301      	movs	r3, #1
 8008a24:	e7f0      	b.n	8008a08 <_svfiprintf_r+0x194>
 8008a26:	ab03      	add	r3, sp, #12
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	462a      	mov	r2, r5
 8008a2c:	4b0f      	ldr	r3, [pc, #60]	; (8008a6c <_svfiprintf_r+0x1f8>)
 8008a2e:	a904      	add	r1, sp, #16
 8008a30:	4638      	mov	r0, r7
 8008a32:	f7fd ff71 	bl	8006918 <_printf_float>
 8008a36:	1c42      	adds	r2, r0, #1
 8008a38:	4606      	mov	r6, r0
 8008a3a:	d1d6      	bne.n	80089ea <_svfiprintf_r+0x176>
 8008a3c:	89ab      	ldrh	r3, [r5, #12]
 8008a3e:	065b      	lsls	r3, r3, #25
 8008a40:	f53f af2c 	bmi.w	800889c <_svfiprintf_r+0x28>
 8008a44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a46:	b01d      	add	sp, #116	; 0x74
 8008a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a4c:	ab03      	add	r3, sp, #12
 8008a4e:	9300      	str	r3, [sp, #0]
 8008a50:	462a      	mov	r2, r5
 8008a52:	4b06      	ldr	r3, [pc, #24]	; (8008a6c <_svfiprintf_r+0x1f8>)
 8008a54:	a904      	add	r1, sp, #16
 8008a56:	4638      	mov	r0, r7
 8008a58:	f7fe fa02 	bl	8006e60 <_printf_i>
 8008a5c:	e7eb      	b.n	8008a36 <_svfiprintf_r+0x1c2>
 8008a5e:	bf00      	nop
 8008a60:	0800ad6c 	.word	0x0800ad6c
 8008a64:	0800ad76 	.word	0x0800ad76
 8008a68:	08006919 	.word	0x08006919
 8008a6c:	080087bd 	.word	0x080087bd
 8008a70:	0800ad72 	.word	0x0800ad72

08008a74 <_sbrk_r>:
 8008a74:	b538      	push	{r3, r4, r5, lr}
 8008a76:	4d06      	ldr	r5, [pc, #24]	; (8008a90 <_sbrk_r+0x1c>)
 8008a78:	2300      	movs	r3, #0
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	4608      	mov	r0, r1
 8008a7e:	602b      	str	r3, [r5, #0]
 8008a80:	f7fa f824 	bl	8002acc <_sbrk>
 8008a84:	1c43      	adds	r3, r0, #1
 8008a86:	d102      	bne.n	8008a8e <_sbrk_r+0x1a>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	b103      	cbz	r3, 8008a8e <_sbrk_r+0x1a>
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	200003bc 	.word	0x200003bc

08008a94 <__assert_func>:
 8008a94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a96:	4614      	mov	r4, r2
 8008a98:	461a      	mov	r2, r3
 8008a9a:	4b09      	ldr	r3, [pc, #36]	; (8008ac0 <__assert_func+0x2c>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4605      	mov	r5, r0
 8008aa0:	68d8      	ldr	r0, [r3, #12]
 8008aa2:	b14c      	cbz	r4, 8008ab8 <__assert_func+0x24>
 8008aa4:	4b07      	ldr	r3, [pc, #28]	; (8008ac4 <__assert_func+0x30>)
 8008aa6:	9100      	str	r1, [sp, #0]
 8008aa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008aac:	4906      	ldr	r1, [pc, #24]	; (8008ac8 <__assert_func+0x34>)
 8008aae:	462b      	mov	r3, r5
 8008ab0:	f000 f80e 	bl	8008ad0 <fiprintf>
 8008ab4:	f7fd fe57 	bl	8006766 <abort>
 8008ab8:	4b04      	ldr	r3, [pc, #16]	; (8008acc <__assert_func+0x38>)
 8008aba:	461c      	mov	r4, r3
 8008abc:	e7f3      	b.n	8008aa6 <__assert_func+0x12>
 8008abe:	bf00      	nop
 8008ac0:	20000034 	.word	0x20000034
 8008ac4:	0800ad7d 	.word	0x0800ad7d
 8008ac8:	0800ad8a 	.word	0x0800ad8a
 8008acc:	0800adb8 	.word	0x0800adb8

08008ad0 <fiprintf>:
 8008ad0:	b40e      	push	{r1, r2, r3}
 8008ad2:	b503      	push	{r0, r1, lr}
 8008ad4:	4601      	mov	r1, r0
 8008ad6:	ab03      	add	r3, sp, #12
 8008ad8:	4805      	ldr	r0, [pc, #20]	; (8008af0 <fiprintf+0x20>)
 8008ada:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ade:	6800      	ldr	r0, [r0, #0]
 8008ae0:	9301      	str	r3, [sp, #4]
 8008ae2:	f000 f897 	bl	8008c14 <_vfiprintf_r>
 8008ae6:	b002      	add	sp, #8
 8008ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008aec:	b003      	add	sp, #12
 8008aee:	4770      	bx	lr
 8008af0:	20000034 	.word	0x20000034

08008af4 <__ascii_mbtowc>:
 8008af4:	b082      	sub	sp, #8
 8008af6:	b901      	cbnz	r1, 8008afa <__ascii_mbtowc+0x6>
 8008af8:	a901      	add	r1, sp, #4
 8008afa:	b142      	cbz	r2, 8008b0e <__ascii_mbtowc+0x1a>
 8008afc:	b14b      	cbz	r3, 8008b12 <__ascii_mbtowc+0x1e>
 8008afe:	7813      	ldrb	r3, [r2, #0]
 8008b00:	600b      	str	r3, [r1, #0]
 8008b02:	7812      	ldrb	r2, [r2, #0]
 8008b04:	1e10      	subs	r0, r2, #0
 8008b06:	bf18      	it	ne
 8008b08:	2001      	movne	r0, #1
 8008b0a:	b002      	add	sp, #8
 8008b0c:	4770      	bx	lr
 8008b0e:	4610      	mov	r0, r2
 8008b10:	e7fb      	b.n	8008b0a <__ascii_mbtowc+0x16>
 8008b12:	f06f 0001 	mvn.w	r0, #1
 8008b16:	e7f8      	b.n	8008b0a <__ascii_mbtowc+0x16>

08008b18 <memmove>:
 8008b18:	4288      	cmp	r0, r1
 8008b1a:	b510      	push	{r4, lr}
 8008b1c:	eb01 0402 	add.w	r4, r1, r2
 8008b20:	d902      	bls.n	8008b28 <memmove+0x10>
 8008b22:	4284      	cmp	r4, r0
 8008b24:	4623      	mov	r3, r4
 8008b26:	d807      	bhi.n	8008b38 <memmove+0x20>
 8008b28:	1e43      	subs	r3, r0, #1
 8008b2a:	42a1      	cmp	r1, r4
 8008b2c:	d008      	beq.n	8008b40 <memmove+0x28>
 8008b2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b36:	e7f8      	b.n	8008b2a <memmove+0x12>
 8008b38:	4402      	add	r2, r0
 8008b3a:	4601      	mov	r1, r0
 8008b3c:	428a      	cmp	r2, r1
 8008b3e:	d100      	bne.n	8008b42 <memmove+0x2a>
 8008b40:	bd10      	pop	{r4, pc}
 8008b42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b4a:	e7f7      	b.n	8008b3c <memmove+0x24>

08008b4c <__malloc_lock>:
 8008b4c:	4801      	ldr	r0, [pc, #4]	; (8008b54 <__malloc_lock+0x8>)
 8008b4e:	f000 bc17 	b.w	8009380 <__retarget_lock_acquire_recursive>
 8008b52:	bf00      	nop
 8008b54:	200003c0 	.word	0x200003c0

08008b58 <__malloc_unlock>:
 8008b58:	4801      	ldr	r0, [pc, #4]	; (8008b60 <__malloc_unlock+0x8>)
 8008b5a:	f000 bc12 	b.w	8009382 <__retarget_lock_release_recursive>
 8008b5e:	bf00      	nop
 8008b60:	200003c0 	.word	0x200003c0

08008b64 <_realloc_r>:
 8008b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b68:	4680      	mov	r8, r0
 8008b6a:	4614      	mov	r4, r2
 8008b6c:	460e      	mov	r6, r1
 8008b6e:	b921      	cbnz	r1, 8008b7a <_realloc_r+0x16>
 8008b70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b74:	4611      	mov	r1, r2
 8008b76:	f7ff bdad 	b.w	80086d4 <_malloc_r>
 8008b7a:	b92a      	cbnz	r2, 8008b88 <_realloc_r+0x24>
 8008b7c:	f7ff fd3e 	bl	80085fc <_free_r>
 8008b80:	4625      	mov	r5, r4
 8008b82:	4628      	mov	r0, r5
 8008b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b88:	f000 fc62 	bl	8009450 <_malloc_usable_size_r>
 8008b8c:	4284      	cmp	r4, r0
 8008b8e:	4607      	mov	r7, r0
 8008b90:	d802      	bhi.n	8008b98 <_realloc_r+0x34>
 8008b92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b96:	d812      	bhi.n	8008bbe <_realloc_r+0x5a>
 8008b98:	4621      	mov	r1, r4
 8008b9a:	4640      	mov	r0, r8
 8008b9c:	f7ff fd9a 	bl	80086d4 <_malloc_r>
 8008ba0:	4605      	mov	r5, r0
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	d0ed      	beq.n	8008b82 <_realloc_r+0x1e>
 8008ba6:	42bc      	cmp	r4, r7
 8008ba8:	4622      	mov	r2, r4
 8008baa:	4631      	mov	r1, r6
 8008bac:	bf28      	it	cs
 8008bae:	463a      	movcs	r2, r7
 8008bb0:	f7ff f97c 	bl	8007eac <memcpy>
 8008bb4:	4631      	mov	r1, r6
 8008bb6:	4640      	mov	r0, r8
 8008bb8:	f7ff fd20 	bl	80085fc <_free_r>
 8008bbc:	e7e1      	b.n	8008b82 <_realloc_r+0x1e>
 8008bbe:	4635      	mov	r5, r6
 8008bc0:	e7df      	b.n	8008b82 <_realloc_r+0x1e>

08008bc2 <__sfputc_r>:
 8008bc2:	6893      	ldr	r3, [r2, #8]
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	b410      	push	{r4}
 8008bca:	6093      	str	r3, [r2, #8]
 8008bcc:	da08      	bge.n	8008be0 <__sfputc_r+0x1e>
 8008bce:	6994      	ldr	r4, [r2, #24]
 8008bd0:	42a3      	cmp	r3, r4
 8008bd2:	db01      	blt.n	8008bd8 <__sfputc_r+0x16>
 8008bd4:	290a      	cmp	r1, #10
 8008bd6:	d103      	bne.n	8008be0 <__sfputc_r+0x1e>
 8008bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bdc:	f000 b94a 	b.w	8008e74 <__swbuf_r>
 8008be0:	6813      	ldr	r3, [r2, #0]
 8008be2:	1c58      	adds	r0, r3, #1
 8008be4:	6010      	str	r0, [r2, #0]
 8008be6:	7019      	strb	r1, [r3, #0]
 8008be8:	4608      	mov	r0, r1
 8008bea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bee:	4770      	bx	lr

08008bf0 <__sfputs_r>:
 8008bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bf2:	4606      	mov	r6, r0
 8008bf4:	460f      	mov	r7, r1
 8008bf6:	4614      	mov	r4, r2
 8008bf8:	18d5      	adds	r5, r2, r3
 8008bfa:	42ac      	cmp	r4, r5
 8008bfc:	d101      	bne.n	8008c02 <__sfputs_r+0x12>
 8008bfe:	2000      	movs	r0, #0
 8008c00:	e007      	b.n	8008c12 <__sfputs_r+0x22>
 8008c02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c06:	463a      	mov	r2, r7
 8008c08:	4630      	mov	r0, r6
 8008c0a:	f7ff ffda 	bl	8008bc2 <__sfputc_r>
 8008c0e:	1c43      	adds	r3, r0, #1
 8008c10:	d1f3      	bne.n	8008bfa <__sfputs_r+0xa>
 8008c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c14 <_vfiprintf_r>:
 8008c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c18:	460d      	mov	r5, r1
 8008c1a:	b09d      	sub	sp, #116	; 0x74
 8008c1c:	4614      	mov	r4, r2
 8008c1e:	4698      	mov	r8, r3
 8008c20:	4606      	mov	r6, r0
 8008c22:	b118      	cbz	r0, 8008c2c <_vfiprintf_r+0x18>
 8008c24:	6983      	ldr	r3, [r0, #24]
 8008c26:	b90b      	cbnz	r3, 8008c2c <_vfiprintf_r+0x18>
 8008c28:	f000 fb0c 	bl	8009244 <__sinit>
 8008c2c:	4b89      	ldr	r3, [pc, #548]	; (8008e54 <_vfiprintf_r+0x240>)
 8008c2e:	429d      	cmp	r5, r3
 8008c30:	d11b      	bne.n	8008c6a <_vfiprintf_r+0x56>
 8008c32:	6875      	ldr	r5, [r6, #4]
 8008c34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c36:	07d9      	lsls	r1, r3, #31
 8008c38:	d405      	bmi.n	8008c46 <_vfiprintf_r+0x32>
 8008c3a:	89ab      	ldrh	r3, [r5, #12]
 8008c3c:	059a      	lsls	r2, r3, #22
 8008c3e:	d402      	bmi.n	8008c46 <_vfiprintf_r+0x32>
 8008c40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c42:	f000 fb9d 	bl	8009380 <__retarget_lock_acquire_recursive>
 8008c46:	89ab      	ldrh	r3, [r5, #12]
 8008c48:	071b      	lsls	r3, r3, #28
 8008c4a:	d501      	bpl.n	8008c50 <_vfiprintf_r+0x3c>
 8008c4c:	692b      	ldr	r3, [r5, #16]
 8008c4e:	b9eb      	cbnz	r3, 8008c8c <_vfiprintf_r+0x78>
 8008c50:	4629      	mov	r1, r5
 8008c52:	4630      	mov	r0, r6
 8008c54:	f000 f96e 	bl	8008f34 <__swsetup_r>
 8008c58:	b1c0      	cbz	r0, 8008c8c <_vfiprintf_r+0x78>
 8008c5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c5c:	07dc      	lsls	r4, r3, #31
 8008c5e:	d50e      	bpl.n	8008c7e <_vfiprintf_r+0x6a>
 8008c60:	f04f 30ff 	mov.w	r0, #4294967295
 8008c64:	b01d      	add	sp, #116	; 0x74
 8008c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6a:	4b7b      	ldr	r3, [pc, #492]	; (8008e58 <_vfiprintf_r+0x244>)
 8008c6c:	429d      	cmp	r5, r3
 8008c6e:	d101      	bne.n	8008c74 <_vfiprintf_r+0x60>
 8008c70:	68b5      	ldr	r5, [r6, #8]
 8008c72:	e7df      	b.n	8008c34 <_vfiprintf_r+0x20>
 8008c74:	4b79      	ldr	r3, [pc, #484]	; (8008e5c <_vfiprintf_r+0x248>)
 8008c76:	429d      	cmp	r5, r3
 8008c78:	bf08      	it	eq
 8008c7a:	68f5      	ldreq	r5, [r6, #12]
 8008c7c:	e7da      	b.n	8008c34 <_vfiprintf_r+0x20>
 8008c7e:	89ab      	ldrh	r3, [r5, #12]
 8008c80:	0598      	lsls	r0, r3, #22
 8008c82:	d4ed      	bmi.n	8008c60 <_vfiprintf_r+0x4c>
 8008c84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c86:	f000 fb7c 	bl	8009382 <__retarget_lock_release_recursive>
 8008c8a:	e7e9      	b.n	8008c60 <_vfiprintf_r+0x4c>
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	9309      	str	r3, [sp, #36]	; 0x24
 8008c90:	2320      	movs	r3, #32
 8008c92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c96:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c9a:	2330      	movs	r3, #48	; 0x30
 8008c9c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008e60 <_vfiprintf_r+0x24c>
 8008ca0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ca4:	f04f 0901 	mov.w	r9, #1
 8008ca8:	4623      	mov	r3, r4
 8008caa:	469a      	mov	sl, r3
 8008cac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cb0:	b10a      	cbz	r2, 8008cb6 <_vfiprintf_r+0xa2>
 8008cb2:	2a25      	cmp	r2, #37	; 0x25
 8008cb4:	d1f9      	bne.n	8008caa <_vfiprintf_r+0x96>
 8008cb6:	ebba 0b04 	subs.w	fp, sl, r4
 8008cba:	d00b      	beq.n	8008cd4 <_vfiprintf_r+0xc0>
 8008cbc:	465b      	mov	r3, fp
 8008cbe:	4622      	mov	r2, r4
 8008cc0:	4629      	mov	r1, r5
 8008cc2:	4630      	mov	r0, r6
 8008cc4:	f7ff ff94 	bl	8008bf0 <__sfputs_r>
 8008cc8:	3001      	adds	r0, #1
 8008cca:	f000 80aa 	beq.w	8008e22 <_vfiprintf_r+0x20e>
 8008cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cd0:	445a      	add	r2, fp
 8008cd2:	9209      	str	r2, [sp, #36]	; 0x24
 8008cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	f000 80a2 	beq.w	8008e22 <_vfiprintf_r+0x20e>
 8008cde:	2300      	movs	r3, #0
 8008ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ce4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ce8:	f10a 0a01 	add.w	sl, sl, #1
 8008cec:	9304      	str	r3, [sp, #16]
 8008cee:	9307      	str	r3, [sp, #28]
 8008cf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cf4:	931a      	str	r3, [sp, #104]	; 0x68
 8008cf6:	4654      	mov	r4, sl
 8008cf8:	2205      	movs	r2, #5
 8008cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cfe:	4858      	ldr	r0, [pc, #352]	; (8008e60 <_vfiprintf_r+0x24c>)
 8008d00:	f7f7 fa8e 	bl	8000220 <memchr>
 8008d04:	9a04      	ldr	r2, [sp, #16]
 8008d06:	b9d8      	cbnz	r0, 8008d40 <_vfiprintf_r+0x12c>
 8008d08:	06d1      	lsls	r1, r2, #27
 8008d0a:	bf44      	itt	mi
 8008d0c:	2320      	movmi	r3, #32
 8008d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d12:	0713      	lsls	r3, r2, #28
 8008d14:	bf44      	itt	mi
 8008d16:	232b      	movmi	r3, #43	; 0x2b
 8008d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8008d20:	2b2a      	cmp	r3, #42	; 0x2a
 8008d22:	d015      	beq.n	8008d50 <_vfiprintf_r+0x13c>
 8008d24:	9a07      	ldr	r2, [sp, #28]
 8008d26:	4654      	mov	r4, sl
 8008d28:	2000      	movs	r0, #0
 8008d2a:	f04f 0c0a 	mov.w	ip, #10
 8008d2e:	4621      	mov	r1, r4
 8008d30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d34:	3b30      	subs	r3, #48	; 0x30
 8008d36:	2b09      	cmp	r3, #9
 8008d38:	d94e      	bls.n	8008dd8 <_vfiprintf_r+0x1c4>
 8008d3a:	b1b0      	cbz	r0, 8008d6a <_vfiprintf_r+0x156>
 8008d3c:	9207      	str	r2, [sp, #28]
 8008d3e:	e014      	b.n	8008d6a <_vfiprintf_r+0x156>
 8008d40:	eba0 0308 	sub.w	r3, r0, r8
 8008d44:	fa09 f303 	lsl.w	r3, r9, r3
 8008d48:	4313      	orrs	r3, r2
 8008d4a:	9304      	str	r3, [sp, #16]
 8008d4c:	46a2      	mov	sl, r4
 8008d4e:	e7d2      	b.n	8008cf6 <_vfiprintf_r+0xe2>
 8008d50:	9b03      	ldr	r3, [sp, #12]
 8008d52:	1d19      	adds	r1, r3, #4
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	9103      	str	r1, [sp, #12]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	bfbb      	ittet	lt
 8008d5c:	425b      	neglt	r3, r3
 8008d5e:	f042 0202 	orrlt.w	r2, r2, #2
 8008d62:	9307      	strge	r3, [sp, #28]
 8008d64:	9307      	strlt	r3, [sp, #28]
 8008d66:	bfb8      	it	lt
 8008d68:	9204      	strlt	r2, [sp, #16]
 8008d6a:	7823      	ldrb	r3, [r4, #0]
 8008d6c:	2b2e      	cmp	r3, #46	; 0x2e
 8008d6e:	d10c      	bne.n	8008d8a <_vfiprintf_r+0x176>
 8008d70:	7863      	ldrb	r3, [r4, #1]
 8008d72:	2b2a      	cmp	r3, #42	; 0x2a
 8008d74:	d135      	bne.n	8008de2 <_vfiprintf_r+0x1ce>
 8008d76:	9b03      	ldr	r3, [sp, #12]
 8008d78:	1d1a      	adds	r2, r3, #4
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	9203      	str	r2, [sp, #12]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	bfb8      	it	lt
 8008d82:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d86:	3402      	adds	r4, #2
 8008d88:	9305      	str	r3, [sp, #20]
 8008d8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008e70 <_vfiprintf_r+0x25c>
 8008d8e:	7821      	ldrb	r1, [r4, #0]
 8008d90:	2203      	movs	r2, #3
 8008d92:	4650      	mov	r0, sl
 8008d94:	f7f7 fa44 	bl	8000220 <memchr>
 8008d98:	b140      	cbz	r0, 8008dac <_vfiprintf_r+0x198>
 8008d9a:	2340      	movs	r3, #64	; 0x40
 8008d9c:	eba0 000a 	sub.w	r0, r0, sl
 8008da0:	fa03 f000 	lsl.w	r0, r3, r0
 8008da4:	9b04      	ldr	r3, [sp, #16]
 8008da6:	4303      	orrs	r3, r0
 8008da8:	3401      	adds	r4, #1
 8008daa:	9304      	str	r3, [sp, #16]
 8008dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db0:	482c      	ldr	r0, [pc, #176]	; (8008e64 <_vfiprintf_r+0x250>)
 8008db2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008db6:	2206      	movs	r2, #6
 8008db8:	f7f7 fa32 	bl	8000220 <memchr>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	d03f      	beq.n	8008e40 <_vfiprintf_r+0x22c>
 8008dc0:	4b29      	ldr	r3, [pc, #164]	; (8008e68 <_vfiprintf_r+0x254>)
 8008dc2:	bb1b      	cbnz	r3, 8008e0c <_vfiprintf_r+0x1f8>
 8008dc4:	9b03      	ldr	r3, [sp, #12]
 8008dc6:	3307      	adds	r3, #7
 8008dc8:	f023 0307 	bic.w	r3, r3, #7
 8008dcc:	3308      	adds	r3, #8
 8008dce:	9303      	str	r3, [sp, #12]
 8008dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dd2:	443b      	add	r3, r7
 8008dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8008dd6:	e767      	b.n	8008ca8 <_vfiprintf_r+0x94>
 8008dd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ddc:	460c      	mov	r4, r1
 8008dde:	2001      	movs	r0, #1
 8008de0:	e7a5      	b.n	8008d2e <_vfiprintf_r+0x11a>
 8008de2:	2300      	movs	r3, #0
 8008de4:	3401      	adds	r4, #1
 8008de6:	9305      	str	r3, [sp, #20]
 8008de8:	4619      	mov	r1, r3
 8008dea:	f04f 0c0a 	mov.w	ip, #10
 8008dee:	4620      	mov	r0, r4
 8008df0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008df4:	3a30      	subs	r2, #48	; 0x30
 8008df6:	2a09      	cmp	r2, #9
 8008df8:	d903      	bls.n	8008e02 <_vfiprintf_r+0x1ee>
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d0c5      	beq.n	8008d8a <_vfiprintf_r+0x176>
 8008dfe:	9105      	str	r1, [sp, #20]
 8008e00:	e7c3      	b.n	8008d8a <_vfiprintf_r+0x176>
 8008e02:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e06:	4604      	mov	r4, r0
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e7f0      	b.n	8008dee <_vfiprintf_r+0x1da>
 8008e0c:	ab03      	add	r3, sp, #12
 8008e0e:	9300      	str	r3, [sp, #0]
 8008e10:	462a      	mov	r2, r5
 8008e12:	4b16      	ldr	r3, [pc, #88]	; (8008e6c <_vfiprintf_r+0x258>)
 8008e14:	a904      	add	r1, sp, #16
 8008e16:	4630      	mov	r0, r6
 8008e18:	f7fd fd7e 	bl	8006918 <_printf_float>
 8008e1c:	4607      	mov	r7, r0
 8008e1e:	1c78      	adds	r0, r7, #1
 8008e20:	d1d6      	bne.n	8008dd0 <_vfiprintf_r+0x1bc>
 8008e22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e24:	07d9      	lsls	r1, r3, #31
 8008e26:	d405      	bmi.n	8008e34 <_vfiprintf_r+0x220>
 8008e28:	89ab      	ldrh	r3, [r5, #12]
 8008e2a:	059a      	lsls	r2, r3, #22
 8008e2c:	d402      	bmi.n	8008e34 <_vfiprintf_r+0x220>
 8008e2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e30:	f000 faa7 	bl	8009382 <__retarget_lock_release_recursive>
 8008e34:	89ab      	ldrh	r3, [r5, #12]
 8008e36:	065b      	lsls	r3, r3, #25
 8008e38:	f53f af12 	bmi.w	8008c60 <_vfiprintf_r+0x4c>
 8008e3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e3e:	e711      	b.n	8008c64 <_vfiprintf_r+0x50>
 8008e40:	ab03      	add	r3, sp, #12
 8008e42:	9300      	str	r3, [sp, #0]
 8008e44:	462a      	mov	r2, r5
 8008e46:	4b09      	ldr	r3, [pc, #36]	; (8008e6c <_vfiprintf_r+0x258>)
 8008e48:	a904      	add	r1, sp, #16
 8008e4a:	4630      	mov	r0, r6
 8008e4c:	f7fe f808 	bl	8006e60 <_printf_i>
 8008e50:	e7e4      	b.n	8008e1c <_vfiprintf_r+0x208>
 8008e52:	bf00      	nop
 8008e54:	0800aee4 	.word	0x0800aee4
 8008e58:	0800af04 	.word	0x0800af04
 8008e5c:	0800aec4 	.word	0x0800aec4
 8008e60:	0800ad6c 	.word	0x0800ad6c
 8008e64:	0800ad76 	.word	0x0800ad76
 8008e68:	08006919 	.word	0x08006919
 8008e6c:	08008bf1 	.word	0x08008bf1
 8008e70:	0800ad72 	.word	0x0800ad72

08008e74 <__swbuf_r>:
 8008e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e76:	460e      	mov	r6, r1
 8008e78:	4614      	mov	r4, r2
 8008e7a:	4605      	mov	r5, r0
 8008e7c:	b118      	cbz	r0, 8008e86 <__swbuf_r+0x12>
 8008e7e:	6983      	ldr	r3, [r0, #24]
 8008e80:	b90b      	cbnz	r3, 8008e86 <__swbuf_r+0x12>
 8008e82:	f000 f9df 	bl	8009244 <__sinit>
 8008e86:	4b21      	ldr	r3, [pc, #132]	; (8008f0c <__swbuf_r+0x98>)
 8008e88:	429c      	cmp	r4, r3
 8008e8a:	d12b      	bne.n	8008ee4 <__swbuf_r+0x70>
 8008e8c:	686c      	ldr	r4, [r5, #4]
 8008e8e:	69a3      	ldr	r3, [r4, #24]
 8008e90:	60a3      	str	r3, [r4, #8]
 8008e92:	89a3      	ldrh	r3, [r4, #12]
 8008e94:	071a      	lsls	r2, r3, #28
 8008e96:	d52f      	bpl.n	8008ef8 <__swbuf_r+0x84>
 8008e98:	6923      	ldr	r3, [r4, #16]
 8008e9a:	b36b      	cbz	r3, 8008ef8 <__swbuf_r+0x84>
 8008e9c:	6923      	ldr	r3, [r4, #16]
 8008e9e:	6820      	ldr	r0, [r4, #0]
 8008ea0:	1ac0      	subs	r0, r0, r3
 8008ea2:	6963      	ldr	r3, [r4, #20]
 8008ea4:	b2f6      	uxtb	r6, r6
 8008ea6:	4283      	cmp	r3, r0
 8008ea8:	4637      	mov	r7, r6
 8008eaa:	dc04      	bgt.n	8008eb6 <__swbuf_r+0x42>
 8008eac:	4621      	mov	r1, r4
 8008eae:	4628      	mov	r0, r5
 8008eb0:	f000 f934 	bl	800911c <_fflush_r>
 8008eb4:	bb30      	cbnz	r0, 8008f04 <__swbuf_r+0x90>
 8008eb6:	68a3      	ldr	r3, [r4, #8]
 8008eb8:	3b01      	subs	r3, #1
 8008eba:	60a3      	str	r3, [r4, #8]
 8008ebc:	6823      	ldr	r3, [r4, #0]
 8008ebe:	1c5a      	adds	r2, r3, #1
 8008ec0:	6022      	str	r2, [r4, #0]
 8008ec2:	701e      	strb	r6, [r3, #0]
 8008ec4:	6963      	ldr	r3, [r4, #20]
 8008ec6:	3001      	adds	r0, #1
 8008ec8:	4283      	cmp	r3, r0
 8008eca:	d004      	beq.n	8008ed6 <__swbuf_r+0x62>
 8008ecc:	89a3      	ldrh	r3, [r4, #12]
 8008ece:	07db      	lsls	r3, r3, #31
 8008ed0:	d506      	bpl.n	8008ee0 <__swbuf_r+0x6c>
 8008ed2:	2e0a      	cmp	r6, #10
 8008ed4:	d104      	bne.n	8008ee0 <__swbuf_r+0x6c>
 8008ed6:	4621      	mov	r1, r4
 8008ed8:	4628      	mov	r0, r5
 8008eda:	f000 f91f 	bl	800911c <_fflush_r>
 8008ede:	b988      	cbnz	r0, 8008f04 <__swbuf_r+0x90>
 8008ee0:	4638      	mov	r0, r7
 8008ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ee4:	4b0a      	ldr	r3, [pc, #40]	; (8008f10 <__swbuf_r+0x9c>)
 8008ee6:	429c      	cmp	r4, r3
 8008ee8:	d101      	bne.n	8008eee <__swbuf_r+0x7a>
 8008eea:	68ac      	ldr	r4, [r5, #8]
 8008eec:	e7cf      	b.n	8008e8e <__swbuf_r+0x1a>
 8008eee:	4b09      	ldr	r3, [pc, #36]	; (8008f14 <__swbuf_r+0xa0>)
 8008ef0:	429c      	cmp	r4, r3
 8008ef2:	bf08      	it	eq
 8008ef4:	68ec      	ldreq	r4, [r5, #12]
 8008ef6:	e7ca      	b.n	8008e8e <__swbuf_r+0x1a>
 8008ef8:	4621      	mov	r1, r4
 8008efa:	4628      	mov	r0, r5
 8008efc:	f000 f81a 	bl	8008f34 <__swsetup_r>
 8008f00:	2800      	cmp	r0, #0
 8008f02:	d0cb      	beq.n	8008e9c <__swbuf_r+0x28>
 8008f04:	f04f 37ff 	mov.w	r7, #4294967295
 8008f08:	e7ea      	b.n	8008ee0 <__swbuf_r+0x6c>
 8008f0a:	bf00      	nop
 8008f0c:	0800aee4 	.word	0x0800aee4
 8008f10:	0800af04 	.word	0x0800af04
 8008f14:	0800aec4 	.word	0x0800aec4

08008f18 <__ascii_wctomb>:
 8008f18:	b149      	cbz	r1, 8008f2e <__ascii_wctomb+0x16>
 8008f1a:	2aff      	cmp	r2, #255	; 0xff
 8008f1c:	bf85      	ittet	hi
 8008f1e:	238a      	movhi	r3, #138	; 0x8a
 8008f20:	6003      	strhi	r3, [r0, #0]
 8008f22:	700a      	strbls	r2, [r1, #0]
 8008f24:	f04f 30ff 	movhi.w	r0, #4294967295
 8008f28:	bf98      	it	ls
 8008f2a:	2001      	movls	r0, #1
 8008f2c:	4770      	bx	lr
 8008f2e:	4608      	mov	r0, r1
 8008f30:	4770      	bx	lr
	...

08008f34 <__swsetup_r>:
 8008f34:	4b32      	ldr	r3, [pc, #200]	; (8009000 <__swsetup_r+0xcc>)
 8008f36:	b570      	push	{r4, r5, r6, lr}
 8008f38:	681d      	ldr	r5, [r3, #0]
 8008f3a:	4606      	mov	r6, r0
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	b125      	cbz	r5, 8008f4a <__swsetup_r+0x16>
 8008f40:	69ab      	ldr	r3, [r5, #24]
 8008f42:	b913      	cbnz	r3, 8008f4a <__swsetup_r+0x16>
 8008f44:	4628      	mov	r0, r5
 8008f46:	f000 f97d 	bl	8009244 <__sinit>
 8008f4a:	4b2e      	ldr	r3, [pc, #184]	; (8009004 <__swsetup_r+0xd0>)
 8008f4c:	429c      	cmp	r4, r3
 8008f4e:	d10f      	bne.n	8008f70 <__swsetup_r+0x3c>
 8008f50:	686c      	ldr	r4, [r5, #4]
 8008f52:	89a3      	ldrh	r3, [r4, #12]
 8008f54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f58:	0719      	lsls	r1, r3, #28
 8008f5a:	d42c      	bmi.n	8008fb6 <__swsetup_r+0x82>
 8008f5c:	06dd      	lsls	r5, r3, #27
 8008f5e:	d411      	bmi.n	8008f84 <__swsetup_r+0x50>
 8008f60:	2309      	movs	r3, #9
 8008f62:	6033      	str	r3, [r6, #0]
 8008f64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f68:	81a3      	strh	r3, [r4, #12]
 8008f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f6e:	e03e      	b.n	8008fee <__swsetup_r+0xba>
 8008f70:	4b25      	ldr	r3, [pc, #148]	; (8009008 <__swsetup_r+0xd4>)
 8008f72:	429c      	cmp	r4, r3
 8008f74:	d101      	bne.n	8008f7a <__swsetup_r+0x46>
 8008f76:	68ac      	ldr	r4, [r5, #8]
 8008f78:	e7eb      	b.n	8008f52 <__swsetup_r+0x1e>
 8008f7a:	4b24      	ldr	r3, [pc, #144]	; (800900c <__swsetup_r+0xd8>)
 8008f7c:	429c      	cmp	r4, r3
 8008f7e:	bf08      	it	eq
 8008f80:	68ec      	ldreq	r4, [r5, #12]
 8008f82:	e7e6      	b.n	8008f52 <__swsetup_r+0x1e>
 8008f84:	0758      	lsls	r0, r3, #29
 8008f86:	d512      	bpl.n	8008fae <__swsetup_r+0x7a>
 8008f88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f8a:	b141      	cbz	r1, 8008f9e <__swsetup_r+0x6a>
 8008f8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f90:	4299      	cmp	r1, r3
 8008f92:	d002      	beq.n	8008f9a <__swsetup_r+0x66>
 8008f94:	4630      	mov	r0, r6
 8008f96:	f7ff fb31 	bl	80085fc <_free_r>
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	6363      	str	r3, [r4, #52]	; 0x34
 8008f9e:	89a3      	ldrh	r3, [r4, #12]
 8008fa0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008fa4:	81a3      	strh	r3, [r4, #12]
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	6063      	str	r3, [r4, #4]
 8008faa:	6923      	ldr	r3, [r4, #16]
 8008fac:	6023      	str	r3, [r4, #0]
 8008fae:	89a3      	ldrh	r3, [r4, #12]
 8008fb0:	f043 0308 	orr.w	r3, r3, #8
 8008fb4:	81a3      	strh	r3, [r4, #12]
 8008fb6:	6923      	ldr	r3, [r4, #16]
 8008fb8:	b94b      	cbnz	r3, 8008fce <__swsetup_r+0x9a>
 8008fba:	89a3      	ldrh	r3, [r4, #12]
 8008fbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fc4:	d003      	beq.n	8008fce <__swsetup_r+0x9a>
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	4630      	mov	r0, r6
 8008fca:	f000 fa01 	bl	80093d0 <__smakebuf_r>
 8008fce:	89a0      	ldrh	r0, [r4, #12]
 8008fd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008fd4:	f010 0301 	ands.w	r3, r0, #1
 8008fd8:	d00a      	beq.n	8008ff0 <__swsetup_r+0xbc>
 8008fda:	2300      	movs	r3, #0
 8008fdc:	60a3      	str	r3, [r4, #8]
 8008fde:	6963      	ldr	r3, [r4, #20]
 8008fe0:	425b      	negs	r3, r3
 8008fe2:	61a3      	str	r3, [r4, #24]
 8008fe4:	6923      	ldr	r3, [r4, #16]
 8008fe6:	b943      	cbnz	r3, 8008ffa <__swsetup_r+0xc6>
 8008fe8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008fec:	d1ba      	bne.n	8008f64 <__swsetup_r+0x30>
 8008fee:	bd70      	pop	{r4, r5, r6, pc}
 8008ff0:	0781      	lsls	r1, r0, #30
 8008ff2:	bf58      	it	pl
 8008ff4:	6963      	ldrpl	r3, [r4, #20]
 8008ff6:	60a3      	str	r3, [r4, #8]
 8008ff8:	e7f4      	b.n	8008fe4 <__swsetup_r+0xb0>
 8008ffa:	2000      	movs	r0, #0
 8008ffc:	e7f7      	b.n	8008fee <__swsetup_r+0xba>
 8008ffe:	bf00      	nop
 8009000:	20000034 	.word	0x20000034
 8009004:	0800aee4 	.word	0x0800aee4
 8009008:	0800af04 	.word	0x0800af04
 800900c:	0800aec4 	.word	0x0800aec4

08009010 <__sflush_r>:
 8009010:	898a      	ldrh	r2, [r1, #12]
 8009012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009016:	4605      	mov	r5, r0
 8009018:	0710      	lsls	r0, r2, #28
 800901a:	460c      	mov	r4, r1
 800901c:	d458      	bmi.n	80090d0 <__sflush_r+0xc0>
 800901e:	684b      	ldr	r3, [r1, #4]
 8009020:	2b00      	cmp	r3, #0
 8009022:	dc05      	bgt.n	8009030 <__sflush_r+0x20>
 8009024:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009026:	2b00      	cmp	r3, #0
 8009028:	dc02      	bgt.n	8009030 <__sflush_r+0x20>
 800902a:	2000      	movs	r0, #0
 800902c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009030:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009032:	2e00      	cmp	r6, #0
 8009034:	d0f9      	beq.n	800902a <__sflush_r+0x1a>
 8009036:	2300      	movs	r3, #0
 8009038:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800903c:	682f      	ldr	r7, [r5, #0]
 800903e:	602b      	str	r3, [r5, #0]
 8009040:	d032      	beq.n	80090a8 <__sflush_r+0x98>
 8009042:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009044:	89a3      	ldrh	r3, [r4, #12]
 8009046:	075a      	lsls	r2, r3, #29
 8009048:	d505      	bpl.n	8009056 <__sflush_r+0x46>
 800904a:	6863      	ldr	r3, [r4, #4]
 800904c:	1ac0      	subs	r0, r0, r3
 800904e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009050:	b10b      	cbz	r3, 8009056 <__sflush_r+0x46>
 8009052:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009054:	1ac0      	subs	r0, r0, r3
 8009056:	2300      	movs	r3, #0
 8009058:	4602      	mov	r2, r0
 800905a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800905c:	6a21      	ldr	r1, [r4, #32]
 800905e:	4628      	mov	r0, r5
 8009060:	47b0      	blx	r6
 8009062:	1c43      	adds	r3, r0, #1
 8009064:	89a3      	ldrh	r3, [r4, #12]
 8009066:	d106      	bne.n	8009076 <__sflush_r+0x66>
 8009068:	6829      	ldr	r1, [r5, #0]
 800906a:	291d      	cmp	r1, #29
 800906c:	d82c      	bhi.n	80090c8 <__sflush_r+0xb8>
 800906e:	4a2a      	ldr	r2, [pc, #168]	; (8009118 <__sflush_r+0x108>)
 8009070:	40ca      	lsrs	r2, r1
 8009072:	07d6      	lsls	r6, r2, #31
 8009074:	d528      	bpl.n	80090c8 <__sflush_r+0xb8>
 8009076:	2200      	movs	r2, #0
 8009078:	6062      	str	r2, [r4, #4]
 800907a:	04d9      	lsls	r1, r3, #19
 800907c:	6922      	ldr	r2, [r4, #16]
 800907e:	6022      	str	r2, [r4, #0]
 8009080:	d504      	bpl.n	800908c <__sflush_r+0x7c>
 8009082:	1c42      	adds	r2, r0, #1
 8009084:	d101      	bne.n	800908a <__sflush_r+0x7a>
 8009086:	682b      	ldr	r3, [r5, #0]
 8009088:	b903      	cbnz	r3, 800908c <__sflush_r+0x7c>
 800908a:	6560      	str	r0, [r4, #84]	; 0x54
 800908c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800908e:	602f      	str	r7, [r5, #0]
 8009090:	2900      	cmp	r1, #0
 8009092:	d0ca      	beq.n	800902a <__sflush_r+0x1a>
 8009094:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009098:	4299      	cmp	r1, r3
 800909a:	d002      	beq.n	80090a2 <__sflush_r+0x92>
 800909c:	4628      	mov	r0, r5
 800909e:	f7ff faad 	bl	80085fc <_free_r>
 80090a2:	2000      	movs	r0, #0
 80090a4:	6360      	str	r0, [r4, #52]	; 0x34
 80090a6:	e7c1      	b.n	800902c <__sflush_r+0x1c>
 80090a8:	6a21      	ldr	r1, [r4, #32]
 80090aa:	2301      	movs	r3, #1
 80090ac:	4628      	mov	r0, r5
 80090ae:	47b0      	blx	r6
 80090b0:	1c41      	adds	r1, r0, #1
 80090b2:	d1c7      	bne.n	8009044 <__sflush_r+0x34>
 80090b4:	682b      	ldr	r3, [r5, #0]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d0c4      	beq.n	8009044 <__sflush_r+0x34>
 80090ba:	2b1d      	cmp	r3, #29
 80090bc:	d001      	beq.n	80090c2 <__sflush_r+0xb2>
 80090be:	2b16      	cmp	r3, #22
 80090c0:	d101      	bne.n	80090c6 <__sflush_r+0xb6>
 80090c2:	602f      	str	r7, [r5, #0]
 80090c4:	e7b1      	b.n	800902a <__sflush_r+0x1a>
 80090c6:	89a3      	ldrh	r3, [r4, #12]
 80090c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090cc:	81a3      	strh	r3, [r4, #12]
 80090ce:	e7ad      	b.n	800902c <__sflush_r+0x1c>
 80090d0:	690f      	ldr	r7, [r1, #16]
 80090d2:	2f00      	cmp	r7, #0
 80090d4:	d0a9      	beq.n	800902a <__sflush_r+0x1a>
 80090d6:	0793      	lsls	r3, r2, #30
 80090d8:	680e      	ldr	r6, [r1, #0]
 80090da:	bf08      	it	eq
 80090dc:	694b      	ldreq	r3, [r1, #20]
 80090de:	600f      	str	r7, [r1, #0]
 80090e0:	bf18      	it	ne
 80090e2:	2300      	movne	r3, #0
 80090e4:	eba6 0807 	sub.w	r8, r6, r7
 80090e8:	608b      	str	r3, [r1, #8]
 80090ea:	f1b8 0f00 	cmp.w	r8, #0
 80090ee:	dd9c      	ble.n	800902a <__sflush_r+0x1a>
 80090f0:	6a21      	ldr	r1, [r4, #32]
 80090f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80090f4:	4643      	mov	r3, r8
 80090f6:	463a      	mov	r2, r7
 80090f8:	4628      	mov	r0, r5
 80090fa:	47b0      	blx	r6
 80090fc:	2800      	cmp	r0, #0
 80090fe:	dc06      	bgt.n	800910e <__sflush_r+0xfe>
 8009100:	89a3      	ldrh	r3, [r4, #12]
 8009102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009106:	81a3      	strh	r3, [r4, #12]
 8009108:	f04f 30ff 	mov.w	r0, #4294967295
 800910c:	e78e      	b.n	800902c <__sflush_r+0x1c>
 800910e:	4407      	add	r7, r0
 8009110:	eba8 0800 	sub.w	r8, r8, r0
 8009114:	e7e9      	b.n	80090ea <__sflush_r+0xda>
 8009116:	bf00      	nop
 8009118:	20400001 	.word	0x20400001

0800911c <_fflush_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	690b      	ldr	r3, [r1, #16]
 8009120:	4605      	mov	r5, r0
 8009122:	460c      	mov	r4, r1
 8009124:	b913      	cbnz	r3, 800912c <_fflush_r+0x10>
 8009126:	2500      	movs	r5, #0
 8009128:	4628      	mov	r0, r5
 800912a:	bd38      	pop	{r3, r4, r5, pc}
 800912c:	b118      	cbz	r0, 8009136 <_fflush_r+0x1a>
 800912e:	6983      	ldr	r3, [r0, #24]
 8009130:	b90b      	cbnz	r3, 8009136 <_fflush_r+0x1a>
 8009132:	f000 f887 	bl	8009244 <__sinit>
 8009136:	4b14      	ldr	r3, [pc, #80]	; (8009188 <_fflush_r+0x6c>)
 8009138:	429c      	cmp	r4, r3
 800913a:	d11b      	bne.n	8009174 <_fflush_r+0x58>
 800913c:	686c      	ldr	r4, [r5, #4]
 800913e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d0ef      	beq.n	8009126 <_fflush_r+0xa>
 8009146:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009148:	07d0      	lsls	r0, r2, #31
 800914a:	d404      	bmi.n	8009156 <_fflush_r+0x3a>
 800914c:	0599      	lsls	r1, r3, #22
 800914e:	d402      	bmi.n	8009156 <_fflush_r+0x3a>
 8009150:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009152:	f000 f915 	bl	8009380 <__retarget_lock_acquire_recursive>
 8009156:	4628      	mov	r0, r5
 8009158:	4621      	mov	r1, r4
 800915a:	f7ff ff59 	bl	8009010 <__sflush_r>
 800915e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009160:	07da      	lsls	r2, r3, #31
 8009162:	4605      	mov	r5, r0
 8009164:	d4e0      	bmi.n	8009128 <_fflush_r+0xc>
 8009166:	89a3      	ldrh	r3, [r4, #12]
 8009168:	059b      	lsls	r3, r3, #22
 800916a:	d4dd      	bmi.n	8009128 <_fflush_r+0xc>
 800916c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800916e:	f000 f908 	bl	8009382 <__retarget_lock_release_recursive>
 8009172:	e7d9      	b.n	8009128 <_fflush_r+0xc>
 8009174:	4b05      	ldr	r3, [pc, #20]	; (800918c <_fflush_r+0x70>)
 8009176:	429c      	cmp	r4, r3
 8009178:	d101      	bne.n	800917e <_fflush_r+0x62>
 800917a:	68ac      	ldr	r4, [r5, #8]
 800917c:	e7df      	b.n	800913e <_fflush_r+0x22>
 800917e:	4b04      	ldr	r3, [pc, #16]	; (8009190 <_fflush_r+0x74>)
 8009180:	429c      	cmp	r4, r3
 8009182:	bf08      	it	eq
 8009184:	68ec      	ldreq	r4, [r5, #12]
 8009186:	e7da      	b.n	800913e <_fflush_r+0x22>
 8009188:	0800aee4 	.word	0x0800aee4
 800918c:	0800af04 	.word	0x0800af04
 8009190:	0800aec4 	.word	0x0800aec4

08009194 <std>:
 8009194:	2300      	movs	r3, #0
 8009196:	b510      	push	{r4, lr}
 8009198:	4604      	mov	r4, r0
 800919a:	e9c0 3300 	strd	r3, r3, [r0]
 800919e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091a2:	6083      	str	r3, [r0, #8]
 80091a4:	8181      	strh	r1, [r0, #12]
 80091a6:	6643      	str	r3, [r0, #100]	; 0x64
 80091a8:	81c2      	strh	r2, [r0, #14]
 80091aa:	6183      	str	r3, [r0, #24]
 80091ac:	4619      	mov	r1, r3
 80091ae:	2208      	movs	r2, #8
 80091b0:	305c      	adds	r0, #92	; 0x5c
 80091b2:	f7fd fb09 	bl	80067c8 <memset>
 80091b6:	4b05      	ldr	r3, [pc, #20]	; (80091cc <std+0x38>)
 80091b8:	6263      	str	r3, [r4, #36]	; 0x24
 80091ba:	4b05      	ldr	r3, [pc, #20]	; (80091d0 <std+0x3c>)
 80091bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80091be:	4b05      	ldr	r3, [pc, #20]	; (80091d4 <std+0x40>)
 80091c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80091c2:	4b05      	ldr	r3, [pc, #20]	; (80091d8 <std+0x44>)
 80091c4:	6224      	str	r4, [r4, #32]
 80091c6:	6323      	str	r3, [r4, #48]	; 0x30
 80091c8:	bd10      	pop	{r4, pc}
 80091ca:	bf00      	nop
 80091cc:	08009461 	.word	0x08009461
 80091d0:	08009483 	.word	0x08009483
 80091d4:	080094bb 	.word	0x080094bb
 80091d8:	080094df 	.word	0x080094df

080091dc <_cleanup_r>:
 80091dc:	4901      	ldr	r1, [pc, #4]	; (80091e4 <_cleanup_r+0x8>)
 80091de:	f000 b8af 	b.w	8009340 <_fwalk_reent>
 80091e2:	bf00      	nop
 80091e4:	0800911d 	.word	0x0800911d

080091e8 <__sfmoreglue>:
 80091e8:	b570      	push	{r4, r5, r6, lr}
 80091ea:	2268      	movs	r2, #104	; 0x68
 80091ec:	1e4d      	subs	r5, r1, #1
 80091ee:	4355      	muls	r5, r2
 80091f0:	460e      	mov	r6, r1
 80091f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80091f6:	f7ff fa6d 	bl	80086d4 <_malloc_r>
 80091fa:	4604      	mov	r4, r0
 80091fc:	b140      	cbz	r0, 8009210 <__sfmoreglue+0x28>
 80091fe:	2100      	movs	r1, #0
 8009200:	e9c0 1600 	strd	r1, r6, [r0]
 8009204:	300c      	adds	r0, #12
 8009206:	60a0      	str	r0, [r4, #8]
 8009208:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800920c:	f7fd fadc 	bl	80067c8 <memset>
 8009210:	4620      	mov	r0, r4
 8009212:	bd70      	pop	{r4, r5, r6, pc}

08009214 <__sfp_lock_acquire>:
 8009214:	4801      	ldr	r0, [pc, #4]	; (800921c <__sfp_lock_acquire+0x8>)
 8009216:	f000 b8b3 	b.w	8009380 <__retarget_lock_acquire_recursive>
 800921a:	bf00      	nop
 800921c:	200003c1 	.word	0x200003c1

08009220 <__sfp_lock_release>:
 8009220:	4801      	ldr	r0, [pc, #4]	; (8009228 <__sfp_lock_release+0x8>)
 8009222:	f000 b8ae 	b.w	8009382 <__retarget_lock_release_recursive>
 8009226:	bf00      	nop
 8009228:	200003c1 	.word	0x200003c1

0800922c <__sinit_lock_acquire>:
 800922c:	4801      	ldr	r0, [pc, #4]	; (8009234 <__sinit_lock_acquire+0x8>)
 800922e:	f000 b8a7 	b.w	8009380 <__retarget_lock_acquire_recursive>
 8009232:	bf00      	nop
 8009234:	200003c2 	.word	0x200003c2

08009238 <__sinit_lock_release>:
 8009238:	4801      	ldr	r0, [pc, #4]	; (8009240 <__sinit_lock_release+0x8>)
 800923a:	f000 b8a2 	b.w	8009382 <__retarget_lock_release_recursive>
 800923e:	bf00      	nop
 8009240:	200003c2 	.word	0x200003c2

08009244 <__sinit>:
 8009244:	b510      	push	{r4, lr}
 8009246:	4604      	mov	r4, r0
 8009248:	f7ff fff0 	bl	800922c <__sinit_lock_acquire>
 800924c:	69a3      	ldr	r3, [r4, #24]
 800924e:	b11b      	cbz	r3, 8009258 <__sinit+0x14>
 8009250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009254:	f7ff bff0 	b.w	8009238 <__sinit_lock_release>
 8009258:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800925c:	6523      	str	r3, [r4, #80]	; 0x50
 800925e:	4b13      	ldr	r3, [pc, #76]	; (80092ac <__sinit+0x68>)
 8009260:	4a13      	ldr	r2, [pc, #76]	; (80092b0 <__sinit+0x6c>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	62a2      	str	r2, [r4, #40]	; 0x28
 8009266:	42a3      	cmp	r3, r4
 8009268:	bf04      	itt	eq
 800926a:	2301      	moveq	r3, #1
 800926c:	61a3      	streq	r3, [r4, #24]
 800926e:	4620      	mov	r0, r4
 8009270:	f000 f820 	bl	80092b4 <__sfp>
 8009274:	6060      	str	r0, [r4, #4]
 8009276:	4620      	mov	r0, r4
 8009278:	f000 f81c 	bl	80092b4 <__sfp>
 800927c:	60a0      	str	r0, [r4, #8]
 800927e:	4620      	mov	r0, r4
 8009280:	f000 f818 	bl	80092b4 <__sfp>
 8009284:	2200      	movs	r2, #0
 8009286:	60e0      	str	r0, [r4, #12]
 8009288:	2104      	movs	r1, #4
 800928a:	6860      	ldr	r0, [r4, #4]
 800928c:	f7ff ff82 	bl	8009194 <std>
 8009290:	68a0      	ldr	r0, [r4, #8]
 8009292:	2201      	movs	r2, #1
 8009294:	2109      	movs	r1, #9
 8009296:	f7ff ff7d 	bl	8009194 <std>
 800929a:	68e0      	ldr	r0, [r4, #12]
 800929c:	2202      	movs	r2, #2
 800929e:	2112      	movs	r1, #18
 80092a0:	f7ff ff78 	bl	8009194 <std>
 80092a4:	2301      	movs	r3, #1
 80092a6:	61a3      	str	r3, [r4, #24]
 80092a8:	e7d2      	b.n	8009250 <__sinit+0xc>
 80092aa:	bf00      	nop
 80092ac:	0800ab4c 	.word	0x0800ab4c
 80092b0:	080091dd 	.word	0x080091dd

080092b4 <__sfp>:
 80092b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b6:	4607      	mov	r7, r0
 80092b8:	f7ff ffac 	bl	8009214 <__sfp_lock_acquire>
 80092bc:	4b1e      	ldr	r3, [pc, #120]	; (8009338 <__sfp+0x84>)
 80092be:	681e      	ldr	r6, [r3, #0]
 80092c0:	69b3      	ldr	r3, [r6, #24]
 80092c2:	b913      	cbnz	r3, 80092ca <__sfp+0x16>
 80092c4:	4630      	mov	r0, r6
 80092c6:	f7ff ffbd 	bl	8009244 <__sinit>
 80092ca:	3648      	adds	r6, #72	; 0x48
 80092cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80092d0:	3b01      	subs	r3, #1
 80092d2:	d503      	bpl.n	80092dc <__sfp+0x28>
 80092d4:	6833      	ldr	r3, [r6, #0]
 80092d6:	b30b      	cbz	r3, 800931c <__sfp+0x68>
 80092d8:	6836      	ldr	r6, [r6, #0]
 80092da:	e7f7      	b.n	80092cc <__sfp+0x18>
 80092dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80092e0:	b9d5      	cbnz	r5, 8009318 <__sfp+0x64>
 80092e2:	4b16      	ldr	r3, [pc, #88]	; (800933c <__sfp+0x88>)
 80092e4:	60e3      	str	r3, [r4, #12]
 80092e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80092ea:	6665      	str	r5, [r4, #100]	; 0x64
 80092ec:	f000 f847 	bl	800937e <__retarget_lock_init_recursive>
 80092f0:	f7ff ff96 	bl	8009220 <__sfp_lock_release>
 80092f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80092f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80092fc:	6025      	str	r5, [r4, #0]
 80092fe:	61a5      	str	r5, [r4, #24]
 8009300:	2208      	movs	r2, #8
 8009302:	4629      	mov	r1, r5
 8009304:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009308:	f7fd fa5e 	bl	80067c8 <memset>
 800930c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009310:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009314:	4620      	mov	r0, r4
 8009316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009318:	3468      	adds	r4, #104	; 0x68
 800931a:	e7d9      	b.n	80092d0 <__sfp+0x1c>
 800931c:	2104      	movs	r1, #4
 800931e:	4638      	mov	r0, r7
 8009320:	f7ff ff62 	bl	80091e8 <__sfmoreglue>
 8009324:	4604      	mov	r4, r0
 8009326:	6030      	str	r0, [r6, #0]
 8009328:	2800      	cmp	r0, #0
 800932a:	d1d5      	bne.n	80092d8 <__sfp+0x24>
 800932c:	f7ff ff78 	bl	8009220 <__sfp_lock_release>
 8009330:	230c      	movs	r3, #12
 8009332:	603b      	str	r3, [r7, #0]
 8009334:	e7ee      	b.n	8009314 <__sfp+0x60>
 8009336:	bf00      	nop
 8009338:	0800ab4c 	.word	0x0800ab4c
 800933c:	ffff0001 	.word	0xffff0001

08009340 <_fwalk_reent>:
 8009340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009344:	4606      	mov	r6, r0
 8009346:	4688      	mov	r8, r1
 8009348:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800934c:	2700      	movs	r7, #0
 800934e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009352:	f1b9 0901 	subs.w	r9, r9, #1
 8009356:	d505      	bpl.n	8009364 <_fwalk_reent+0x24>
 8009358:	6824      	ldr	r4, [r4, #0]
 800935a:	2c00      	cmp	r4, #0
 800935c:	d1f7      	bne.n	800934e <_fwalk_reent+0xe>
 800935e:	4638      	mov	r0, r7
 8009360:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009364:	89ab      	ldrh	r3, [r5, #12]
 8009366:	2b01      	cmp	r3, #1
 8009368:	d907      	bls.n	800937a <_fwalk_reent+0x3a>
 800936a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800936e:	3301      	adds	r3, #1
 8009370:	d003      	beq.n	800937a <_fwalk_reent+0x3a>
 8009372:	4629      	mov	r1, r5
 8009374:	4630      	mov	r0, r6
 8009376:	47c0      	blx	r8
 8009378:	4307      	orrs	r7, r0
 800937a:	3568      	adds	r5, #104	; 0x68
 800937c:	e7e9      	b.n	8009352 <_fwalk_reent+0x12>

0800937e <__retarget_lock_init_recursive>:
 800937e:	4770      	bx	lr

08009380 <__retarget_lock_acquire_recursive>:
 8009380:	4770      	bx	lr

08009382 <__retarget_lock_release_recursive>:
 8009382:	4770      	bx	lr

08009384 <__swhatbuf_r>:
 8009384:	b570      	push	{r4, r5, r6, lr}
 8009386:	460e      	mov	r6, r1
 8009388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800938c:	2900      	cmp	r1, #0
 800938e:	b096      	sub	sp, #88	; 0x58
 8009390:	4614      	mov	r4, r2
 8009392:	461d      	mov	r5, r3
 8009394:	da08      	bge.n	80093a8 <__swhatbuf_r+0x24>
 8009396:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800939a:	2200      	movs	r2, #0
 800939c:	602a      	str	r2, [r5, #0]
 800939e:	061a      	lsls	r2, r3, #24
 80093a0:	d410      	bmi.n	80093c4 <__swhatbuf_r+0x40>
 80093a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093a6:	e00e      	b.n	80093c6 <__swhatbuf_r+0x42>
 80093a8:	466a      	mov	r2, sp
 80093aa:	f000 f8bf 	bl	800952c <_fstat_r>
 80093ae:	2800      	cmp	r0, #0
 80093b0:	dbf1      	blt.n	8009396 <__swhatbuf_r+0x12>
 80093b2:	9a01      	ldr	r2, [sp, #4]
 80093b4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80093b8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80093bc:	425a      	negs	r2, r3
 80093be:	415a      	adcs	r2, r3
 80093c0:	602a      	str	r2, [r5, #0]
 80093c2:	e7ee      	b.n	80093a2 <__swhatbuf_r+0x1e>
 80093c4:	2340      	movs	r3, #64	; 0x40
 80093c6:	2000      	movs	r0, #0
 80093c8:	6023      	str	r3, [r4, #0]
 80093ca:	b016      	add	sp, #88	; 0x58
 80093cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080093d0 <__smakebuf_r>:
 80093d0:	898b      	ldrh	r3, [r1, #12]
 80093d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093d4:	079d      	lsls	r5, r3, #30
 80093d6:	4606      	mov	r6, r0
 80093d8:	460c      	mov	r4, r1
 80093da:	d507      	bpl.n	80093ec <__smakebuf_r+0x1c>
 80093dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80093e0:	6023      	str	r3, [r4, #0]
 80093e2:	6123      	str	r3, [r4, #16]
 80093e4:	2301      	movs	r3, #1
 80093e6:	6163      	str	r3, [r4, #20]
 80093e8:	b002      	add	sp, #8
 80093ea:	bd70      	pop	{r4, r5, r6, pc}
 80093ec:	ab01      	add	r3, sp, #4
 80093ee:	466a      	mov	r2, sp
 80093f0:	f7ff ffc8 	bl	8009384 <__swhatbuf_r>
 80093f4:	9900      	ldr	r1, [sp, #0]
 80093f6:	4605      	mov	r5, r0
 80093f8:	4630      	mov	r0, r6
 80093fa:	f7ff f96b 	bl	80086d4 <_malloc_r>
 80093fe:	b948      	cbnz	r0, 8009414 <__smakebuf_r+0x44>
 8009400:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009404:	059a      	lsls	r2, r3, #22
 8009406:	d4ef      	bmi.n	80093e8 <__smakebuf_r+0x18>
 8009408:	f023 0303 	bic.w	r3, r3, #3
 800940c:	f043 0302 	orr.w	r3, r3, #2
 8009410:	81a3      	strh	r3, [r4, #12]
 8009412:	e7e3      	b.n	80093dc <__smakebuf_r+0xc>
 8009414:	4b0d      	ldr	r3, [pc, #52]	; (800944c <__smakebuf_r+0x7c>)
 8009416:	62b3      	str	r3, [r6, #40]	; 0x28
 8009418:	89a3      	ldrh	r3, [r4, #12]
 800941a:	6020      	str	r0, [r4, #0]
 800941c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009420:	81a3      	strh	r3, [r4, #12]
 8009422:	9b00      	ldr	r3, [sp, #0]
 8009424:	6163      	str	r3, [r4, #20]
 8009426:	9b01      	ldr	r3, [sp, #4]
 8009428:	6120      	str	r0, [r4, #16]
 800942a:	b15b      	cbz	r3, 8009444 <__smakebuf_r+0x74>
 800942c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009430:	4630      	mov	r0, r6
 8009432:	f000 f88d 	bl	8009550 <_isatty_r>
 8009436:	b128      	cbz	r0, 8009444 <__smakebuf_r+0x74>
 8009438:	89a3      	ldrh	r3, [r4, #12]
 800943a:	f023 0303 	bic.w	r3, r3, #3
 800943e:	f043 0301 	orr.w	r3, r3, #1
 8009442:	81a3      	strh	r3, [r4, #12]
 8009444:	89a0      	ldrh	r0, [r4, #12]
 8009446:	4305      	orrs	r5, r0
 8009448:	81a5      	strh	r5, [r4, #12]
 800944a:	e7cd      	b.n	80093e8 <__smakebuf_r+0x18>
 800944c:	080091dd 	.word	0x080091dd

08009450 <_malloc_usable_size_r>:
 8009450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009454:	1f18      	subs	r0, r3, #4
 8009456:	2b00      	cmp	r3, #0
 8009458:	bfbc      	itt	lt
 800945a:	580b      	ldrlt	r3, [r1, r0]
 800945c:	18c0      	addlt	r0, r0, r3
 800945e:	4770      	bx	lr

08009460 <__sread>:
 8009460:	b510      	push	{r4, lr}
 8009462:	460c      	mov	r4, r1
 8009464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009468:	f000 f894 	bl	8009594 <_read_r>
 800946c:	2800      	cmp	r0, #0
 800946e:	bfab      	itete	ge
 8009470:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009472:	89a3      	ldrhlt	r3, [r4, #12]
 8009474:	181b      	addge	r3, r3, r0
 8009476:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800947a:	bfac      	ite	ge
 800947c:	6563      	strge	r3, [r4, #84]	; 0x54
 800947e:	81a3      	strhlt	r3, [r4, #12]
 8009480:	bd10      	pop	{r4, pc}

08009482 <__swrite>:
 8009482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009486:	461f      	mov	r7, r3
 8009488:	898b      	ldrh	r3, [r1, #12]
 800948a:	05db      	lsls	r3, r3, #23
 800948c:	4605      	mov	r5, r0
 800948e:	460c      	mov	r4, r1
 8009490:	4616      	mov	r6, r2
 8009492:	d505      	bpl.n	80094a0 <__swrite+0x1e>
 8009494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009498:	2302      	movs	r3, #2
 800949a:	2200      	movs	r2, #0
 800949c:	f000 f868 	bl	8009570 <_lseek_r>
 80094a0:	89a3      	ldrh	r3, [r4, #12]
 80094a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094aa:	81a3      	strh	r3, [r4, #12]
 80094ac:	4632      	mov	r2, r6
 80094ae:	463b      	mov	r3, r7
 80094b0:	4628      	mov	r0, r5
 80094b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094b6:	f000 b817 	b.w	80094e8 <_write_r>

080094ba <__sseek>:
 80094ba:	b510      	push	{r4, lr}
 80094bc:	460c      	mov	r4, r1
 80094be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094c2:	f000 f855 	bl	8009570 <_lseek_r>
 80094c6:	1c43      	adds	r3, r0, #1
 80094c8:	89a3      	ldrh	r3, [r4, #12]
 80094ca:	bf15      	itete	ne
 80094cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80094ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80094d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80094d6:	81a3      	strheq	r3, [r4, #12]
 80094d8:	bf18      	it	ne
 80094da:	81a3      	strhne	r3, [r4, #12]
 80094dc:	bd10      	pop	{r4, pc}

080094de <__sclose>:
 80094de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e2:	f000 b813 	b.w	800950c <_close_r>
	...

080094e8 <_write_r>:
 80094e8:	b538      	push	{r3, r4, r5, lr}
 80094ea:	4d07      	ldr	r5, [pc, #28]	; (8009508 <_write_r+0x20>)
 80094ec:	4604      	mov	r4, r0
 80094ee:	4608      	mov	r0, r1
 80094f0:	4611      	mov	r1, r2
 80094f2:	2200      	movs	r2, #0
 80094f4:	602a      	str	r2, [r5, #0]
 80094f6:	461a      	mov	r2, r3
 80094f8:	f7f9 fa97 	bl	8002a2a <_write>
 80094fc:	1c43      	adds	r3, r0, #1
 80094fe:	d102      	bne.n	8009506 <_write_r+0x1e>
 8009500:	682b      	ldr	r3, [r5, #0]
 8009502:	b103      	cbz	r3, 8009506 <_write_r+0x1e>
 8009504:	6023      	str	r3, [r4, #0]
 8009506:	bd38      	pop	{r3, r4, r5, pc}
 8009508:	200003bc 	.word	0x200003bc

0800950c <_close_r>:
 800950c:	b538      	push	{r3, r4, r5, lr}
 800950e:	4d06      	ldr	r5, [pc, #24]	; (8009528 <_close_r+0x1c>)
 8009510:	2300      	movs	r3, #0
 8009512:	4604      	mov	r4, r0
 8009514:	4608      	mov	r0, r1
 8009516:	602b      	str	r3, [r5, #0]
 8009518:	f7f9 faa3 	bl	8002a62 <_close>
 800951c:	1c43      	adds	r3, r0, #1
 800951e:	d102      	bne.n	8009526 <_close_r+0x1a>
 8009520:	682b      	ldr	r3, [r5, #0]
 8009522:	b103      	cbz	r3, 8009526 <_close_r+0x1a>
 8009524:	6023      	str	r3, [r4, #0]
 8009526:	bd38      	pop	{r3, r4, r5, pc}
 8009528:	200003bc 	.word	0x200003bc

0800952c <_fstat_r>:
 800952c:	b538      	push	{r3, r4, r5, lr}
 800952e:	4d07      	ldr	r5, [pc, #28]	; (800954c <_fstat_r+0x20>)
 8009530:	2300      	movs	r3, #0
 8009532:	4604      	mov	r4, r0
 8009534:	4608      	mov	r0, r1
 8009536:	4611      	mov	r1, r2
 8009538:	602b      	str	r3, [r5, #0]
 800953a:	f7f9 fa9e 	bl	8002a7a <_fstat>
 800953e:	1c43      	adds	r3, r0, #1
 8009540:	d102      	bne.n	8009548 <_fstat_r+0x1c>
 8009542:	682b      	ldr	r3, [r5, #0]
 8009544:	b103      	cbz	r3, 8009548 <_fstat_r+0x1c>
 8009546:	6023      	str	r3, [r4, #0]
 8009548:	bd38      	pop	{r3, r4, r5, pc}
 800954a:	bf00      	nop
 800954c:	200003bc 	.word	0x200003bc

08009550 <_isatty_r>:
 8009550:	b538      	push	{r3, r4, r5, lr}
 8009552:	4d06      	ldr	r5, [pc, #24]	; (800956c <_isatty_r+0x1c>)
 8009554:	2300      	movs	r3, #0
 8009556:	4604      	mov	r4, r0
 8009558:	4608      	mov	r0, r1
 800955a:	602b      	str	r3, [r5, #0]
 800955c:	f7f9 fa9d 	bl	8002a9a <_isatty>
 8009560:	1c43      	adds	r3, r0, #1
 8009562:	d102      	bne.n	800956a <_isatty_r+0x1a>
 8009564:	682b      	ldr	r3, [r5, #0]
 8009566:	b103      	cbz	r3, 800956a <_isatty_r+0x1a>
 8009568:	6023      	str	r3, [r4, #0]
 800956a:	bd38      	pop	{r3, r4, r5, pc}
 800956c:	200003bc 	.word	0x200003bc

08009570 <_lseek_r>:
 8009570:	b538      	push	{r3, r4, r5, lr}
 8009572:	4d07      	ldr	r5, [pc, #28]	; (8009590 <_lseek_r+0x20>)
 8009574:	4604      	mov	r4, r0
 8009576:	4608      	mov	r0, r1
 8009578:	4611      	mov	r1, r2
 800957a:	2200      	movs	r2, #0
 800957c:	602a      	str	r2, [r5, #0]
 800957e:	461a      	mov	r2, r3
 8009580:	f7f9 fa96 	bl	8002ab0 <_lseek>
 8009584:	1c43      	adds	r3, r0, #1
 8009586:	d102      	bne.n	800958e <_lseek_r+0x1e>
 8009588:	682b      	ldr	r3, [r5, #0]
 800958a:	b103      	cbz	r3, 800958e <_lseek_r+0x1e>
 800958c:	6023      	str	r3, [r4, #0]
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	200003bc 	.word	0x200003bc

08009594 <_read_r>:
 8009594:	b538      	push	{r3, r4, r5, lr}
 8009596:	4d07      	ldr	r5, [pc, #28]	; (80095b4 <_read_r+0x20>)
 8009598:	4604      	mov	r4, r0
 800959a:	4608      	mov	r0, r1
 800959c:	4611      	mov	r1, r2
 800959e:	2200      	movs	r2, #0
 80095a0:	602a      	str	r2, [r5, #0]
 80095a2:	461a      	mov	r2, r3
 80095a4:	f7f9 fa24 	bl	80029f0 <_read>
 80095a8:	1c43      	adds	r3, r0, #1
 80095aa:	d102      	bne.n	80095b2 <_read_r+0x1e>
 80095ac:	682b      	ldr	r3, [r5, #0]
 80095ae:	b103      	cbz	r3, 80095b2 <_read_r+0x1e>
 80095b0:	6023      	str	r3, [r4, #0]
 80095b2:	bd38      	pop	{r3, r4, r5, pc}
 80095b4:	200003bc 	.word	0x200003bc

080095b8 <_init>:
 80095b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ba:	bf00      	nop
 80095bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095be:	bc08      	pop	{r3}
 80095c0:	469e      	mov	lr, r3
 80095c2:	4770      	bx	lr

080095c4 <_fini>:
 80095c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095c6:	bf00      	nop
 80095c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ca:	bc08      	pop	{r3}
 80095cc:	469e      	mov	lr, r3
 80095ce:	4770      	bx	lr
