0.6
2018.1
Apr  4 2018
19:30:32
F:/FPGA/Basys3/project/09_BCDcounter/prj/BCDcounter.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
F:/FPGA/Basys3/project/09_BCDcounter/prj/BCDcounter.srcs/sim_1/new/BCDcounter_tb.v,1527066520,verilog,,,,BCDcounter_tb,,,,,,,,
F:/FPGA/Basys3/project/09_BCDcounter/prj/BCDcounter.srcs/sim_1/new/BCDcounter_top_tb.v,1527068638,verilog,,,,BCDcounter_top_tb,,,,,,,,
F:/FPGA/Basys3/project/09_BCDcounter/prj/BCDcounter.srcs/sources_1/new/BCDcounter.v,1527065440,verilog,,F:/FPGA/Basys3/project/09_BCDcounter/prj/BCDcounter.srcs/sources_1/new/BCDcounter_top.v,,BCDcounter,,,,,,,,
F:/FPGA/Basys3/project/09_BCDcounter/prj/BCDcounter.srcs/sources_1/new/BCDcounter_top.v,1527068942,verilog,,F:/FPGA/Basys3/project/09_BCDcounter/prj/BCDcounter.srcs/sim_1/new/BCDcounter_top_tb.v,,BCDcounter_top,,,,,,,,
