read_vhdl {/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd}
read_verilog -sv {/home/mashahed/projects/cva6/cva6/core/include/cv64a6_imafdc_sv39_config_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/riscv_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/ariane_rvfi_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/std_cache_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/wt_cache_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/cvxif_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/register_interface/src/reg_intf.sv /home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/rvfi_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/ariane_soc_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/ariane_axi_pkg.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_pkg.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cf_math_pkg.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv}
read_verilog -sv {/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/cluster_clock_gating.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/common/mock_uart.sv /home/mashahed/projects/cva6/cva6/common/local/util/sram.sv}
read_verilog -sv {/home/mashahed/projects/cva6/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/instr_decoder.sv}
read_verilog -sv {/home/mashahed/projects/cva6/cva6/core/serdiv.sv /home/mashahed/projects/cva6/cva6/core/issue_stage.sv /home/mashahed/projects/cva6/cva6/core/cvxif_fu.sv /home/mashahed/projects/cva6/cva6/core/branch_unit.sv /home/mashahed/projects/cva6/cva6/core/ariane_regfile_ff.sv /home/mashahed/projects/cva6/cva6/core/dromajo_ram.sv /home/mashahed/projects/cva6/cva6/core/controller.sv /home/mashahed/projects/cva6/cva6/core/commit_stage.sv /home/mashahed/projects/cva6/cva6/core/re_name.sv /home/mashahed/projects/cva6/cva6/core/ariane.sv /home/mashahed/projects/cva6/cva6/core/csr_buffer.sv /home/mashahed/projects/cva6/cva6/core/decoder.sv /home/mashahed/projects/cva6/cva6/core/ex_stage.sv /home/mashahed/projects/cva6/cva6/core/scoreboard.sv /home/mashahed/projects/cva6/cva6/core/store_buffer.sv /home/mashahed/projects/cva6/cva6/core/store_unit.sv /home/mashahed/projects/cva6/cva6/core/mult.sv /home/mashahed/projects/cva6/cva6/core/axi_adapter.sv /home/mashahed/projects/cva6/cva6/core/fpu_wrap.sv /home/mashahed/projects/cva6/cva6/core/csr_regfile.sv /home/mashahed/projects/cva6/cva6/core/load_store_unit.sv /home/mashahed/projects/cva6/cva6/core/id_stage.sv /home/mashahed/projects/cva6/cva6/core/multiplier.sv /home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv /home/mashahed/projects/cva6/cva6/core/axi_shim.sv /home/mashahed/projects/cva6/cva6/core/alu.sv /home/mashahed/projects/cva6/cva6/core/instr_realign.sv /home/mashahed/projects/cva6/cva6/core/perf_counters.sv /home/mashahed/projects/cva6/cva6/core/cva6.sv /home/mashahed/projects/cva6/cva6/core/amo_buffer.sv /home/mashahed/projects/cva6/cva6/core/load_unit.sv /home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_fmt_slice.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_divsqrt_multi.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma_multi.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_classifier.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_noncomp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_block.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_rounding.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_top.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv /home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv /home/mashahed/projects/cva6/cva6/core/frontend/instr_scan.sv /home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv /home/mashahed/projects/cva6/cva6/core/frontend/bht.sv /home/mashahed/projects/cva6/cva6/core/frontend/btb.sv /home/mashahed/projects/cva6/cva6/core/frontend/ras.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/tag_cmp.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/cache_ctrl.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/amo_alu.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_axi_adapter.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/std_nbdcache.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_ctrl.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/miss_handler.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/std_cache_subsystem.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_missunit.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/cva6_icache.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_l15_adapter.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_mem.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_cache_subsystem.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv /home/mashahed/projects/cva6/cva6/corev_apu/bootrom/dromajo_bootrom.sv /home/mashahed/projects/cva6/cva6/corev_apu/clint/axi_lite_interface.sv /home/mashahed/projects/cva6/cva6/corev_apu/clint/clint.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_timer/apb_timer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_timer/timer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv /home/mashahed/projects/cva6/cva6/core/pmp/src/pmp_entry.sv /home/mashahed/projects/cva6/cva6/core/pmp/src/pmp.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/instr_decoder.sv /home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/rv_plic_target.sv /home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/rv_plic_gateway.sv /home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv /home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/plic_top.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_top.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv /home/mashahed/projects/cva6/cva6/corev_apu/register_interface/src/apb_to_reg.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_multicut.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/generic_fifo.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/pulp_sync.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/find_first_one.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen_bypass.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_mux.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_demux.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/exp_backoff.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/addr_decode.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_register.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_cut.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_join.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_delayer.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_to_axi_lite.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_id_prepend.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_err_slv.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_mux.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga-support/rtl/SyncSpRamBeNx64.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/unread.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/sync.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/sync_wedge.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/edge_detect.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_arbiter.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_arbiter_flushable.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v1.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/popcount.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/rrarbiter.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_delay.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lfsr.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lfsr_8bit.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lfsr_16bit.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/shift_reg.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_gating.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/cluster_clock_inverter.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_mux2.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/ariane_testharness.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/ariane_peripherals.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/rvfi_tracer.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/common/uart.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/common/SimDTM.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/common/SimJTAG.sv /home/mashahed/projects/cva6/cva6/core/mmu_sv39/tlb.sv /home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv /home/mashahed/projects/cva6/cva6/core/mmu_sv39/ptw.sv}
read_verilog -sv {/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/fan_ctrl.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_xilinx.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/bootrom/bootrom_32.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/ssio_ddr_in.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_rx.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/oddr.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_tx.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_core.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/iddr.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/framing_top.sv}
