{"filename": "verilator-5.032-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.032-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5403696", "isize": "33206384", "md5sum": "2148cf86b141a5c5c1d601dc8c5ba1f1", "sha256sum": "7409e4cddef5be98c1aa3e0849bd57194e729d3bc9fc87cbd70d9c84b3460f8d", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmeJGbEACgkQdxk/FSvb5qZpoQ//YUxxQ6aUgvIhSD2v8fT++xKTzv8EI7etHfOu4ng5UNUuIu06Ji4eZs86yOUz7AtFnMg0jEqZMJ2zhbTkz206kzFDZU6I4885DoNrMXfmj1XbRg9cRD+QcjCglIQK98GuWJNLzdWyZ/qLHwV5Pca7u+cTv1Q3m4sFRoN88x5mP0M78D4IMcBuiFwUDdXwliZpIYM5xipGI8x+8UIYneYIkzQUdnTsOJQllzWL3Q+THb+2oCTYEuiIyoe+aKmY4joHdcEAg3KIvZUpa8uF88V25jz4RMCcvhghgq0cEHMclJjIaQJa++o35OdqehHzUpAZY4B7WA2QQ7aAxM4cCPyGH4qPov0ENVpv3LfCoWYNMfK9uCKkDLoRizUvTQhUQvmMFidQBcjl0wjb+DfcMFVFiM6HvoZQM//o/UDur38G1JfpuSPIyiXoW3lP8Pnag+WFYYPNo4i64pklezXhPg5RKPPYLrrJFVJ+zMz2aS1aSXBlZmLadbmf36/TZXDHfS+wWEgiHx+oiH2HfOZnDy+ebqbDLWBlv2+j1swDHCIryZMT5OoVyRT//PQwBpu8jFvDKCV/N76q3efvnxH+m3yIRLQDRTNPLqqQ3iHnD/OzRnl3MitpazUFhni/H1N5g0w8IvIHgyZEpaaVJE1gq8zphA0nXLBjIaq+lpurs3LoEf8=", "url": "https://www.veripool.org/verilator/", "license": "LGPL", "arch": "aarch64", "builddate": "1737037919", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc"]}