#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Oct 28 08:40:45 2019
# Process ID: 12752
# Current directory: N:/ECE540/ECE540_Project2/Project2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5932 N:\ECE540\ECE540_Project2\Project2\project_2.xpr
# Log file: N:/ECE540/ECE540_Project2/Project2/vivado.log
# Journal file: N:/ECE540/ECE540_Project2/Project2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project N:/ECE540/ECE540_Project2/Project2/project_2.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {N:/ECE540/ECE540_Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/ECE540/ECE540_Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/ECE540/ECE540_Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
synth_design -rtl -name rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/ECE540/ECE540_Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
close_design
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/ECE540_Project2/orientation45.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 2 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_2 -dir n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/ECE540_Project2/orientation90.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_2]
generate_target {instantiation_template} [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
launch_runs -jobs 2 blk_mem_gen_2_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_3 -dir n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/ECE540_Project2/orientation135.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_3]
generate_target {instantiation_template} [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
launch_runs -jobs 2 blk_mem_gen_3_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_4 -dir n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/ECE540_Project2/orientation180.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_4]
generate_target {instantiation_template} [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_4] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci]
launch_runs -jobs 2 blk_mem_gen_4_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_5 -dir n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/ECE540_Project2/orientation225.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_5]
generate_target {instantiation_template} [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci]
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_5] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci]
launch_runs -jobs 2 blk_mem_gen_5_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {512}] [get_ips blk_mem_gen_0]
generate_target all [get_files  N:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files N:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files N:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {512}] [get_ips blk_mem_gen_1]
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_1_synth_1
launch_runs -jobs 2 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {512}] [get_ips blk_mem_gen_2]
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_2_synth_1
launch_runs -jobs 2 blk_mem_gen_2_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {512}] [get_ips blk_mem_gen_3]
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_3_synth_1
launch_runs -jobs 2 blk_mem_gen_3_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {512}] [get_ips blk_mem_gen_4]
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_4] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_4_synth_1
launch_runs -jobs 2 blk_mem_gen_4_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {512}] [get_ips blk_mem_gen_5]
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_5] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_5_synth_1
launch_runs -jobs 2 blk_mem_gen_5_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_6 -dir n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/ECE540_Project2/orientation225.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_6]
generate_target {instantiation_template} [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci]
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_6] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci]
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_7 -dir n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {N:/ECE540/ECE540_Project2/orientation315.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_7]
generate_target {instantiation_template} [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_7] }
export_ip_user_files -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci]
launch_runs -jobs 2 blk_mem_gen_7_synth_1
export_simulation -of_objects [get_files n:/ECE540/ECE540_Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci] -directory N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/ECE540/ECE540_Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/ECE540/ECE540_Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {N:/ECE540/ECE540_Project2/orientation270.coe}] [get_ips blk_mem_gen_6]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {N:/ECE540/ECE540_Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/ECE540/ECE540_Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/ECE540/ECE540_Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
