<h1 align="center">Hi ðŸ‘‹, I'm Chetan Somana</h1>
<h3 align="left">[Seasoned ASIC Verification Engineer with 2+ years of experience in automotive pmic, protocols like I2C, QSPI, AXI4 Lite, Dual port memory. I thrive in fast-paced environments where work culture and creativity are paramount. Aware of RTL2GDSII flow. Excellent coding / debugging skills in SV, UVM using the tool interactive debugger. Good knowledge in digital electronics, data structures, scripting and OOPS](https://github.com/chetansomana/chetansomana/tree/main).</h3>

- ðŸ“« How to reach me **chetan.somana@gmail.com** **7093879657**
- preview CV **https://github.com/chetansomana/chetansomana/blob/main/CV.md**
- download resume **https://github.com/chetansomana/chetansomana/blob/main/chetan_somana.pdf**

<h3 align="left">Connect with me:</h3>
<p align="left"> https://www.linkedin.com/in/chetan-somana/
</p>

<h3 align="left">Languages and Tools:</h3>
<p align="left"> <a href="https://www.linux.org/" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/linux/linux-original.svg" alt="linux" width="40" height="40"/> </a>

</p>
<p align="left">
  <a href="https://ieeexplore.ieee.org/document/8299595" target="_blank" rel="noreferrer"> <img src="https://github.com/chetansomana/vim_public/blob/master/1692033337201.png" alt="system verilog" width="40" height="40"/> </a>
</p>
  <p align="left">
  <a href="https://www.accellera.org/downloads/standards/uvm" target="_blank" rel="noreferrer"> <img src="https://github.com/chetansomana/vim_public/blob/master/uvm.jpg" alt="uvm" width="40" height="40"/> </a>
</p>

</p>
  <p align="left">
  <a href="https://www.cadence.com/en_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/xcelium-simulator.html" target="_blank" rel="noreferrer"> <img src="https://github.com/chetansomana/vim_public/blob/master/Cadence_Design_Systems_Xcelium_Infographic.jpg" alt="uvm" width="40" height="40"/> </a>
</p>

