
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814858 heartbeat IPC: 3.55258 cumulative IPC: 3.55258 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814861 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8446203 heartbeat IPC: 1.77578 cumulative IPC: 1.77578 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14074764 heartbeat IPC: 1.77665 cumulative IPC: 1.77621 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19694249 heartbeat IPC: 1.77952 cumulative IPC: 1.77732 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25348831 heartbeat IPC: 1.76848 cumulative IPC: 1.7751 (Simulation time: 0 hr 4 min 49 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 31003800 heartbeat IPC: 1.76836 cumulative IPC: 1.77375 (Simulation time: 0 hr 5 min 48 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36629081 heartbeat IPC: 1.77769 cumulative IPC: 1.7744 (Simulation time: 0 hr 6 min 49 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42234500 heartbeat IPC: 1.78399 cumulative IPC: 1.77576 (Simulation time: 0 hr 7 min 49 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47881419 heartbeat IPC: 1.77088 cumulative IPC: 1.77515 (Simulation time: 0 hr 8 min 49 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53490509 heartbeat IPC: 1.78282 cumulative IPC: 1.776 (Simulation time: 0 hr 9 min 50 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 59072621 heartbeat IPC: 1.79144 cumulative IPC: 1.77753 (Simulation time: 0 hr 10 min 51 sec) 
Finished CPU 0 instructions: 100000003 cycles: 56257761 cumulative IPC: 1.77753 (Simulation time: 0 hr 10 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77753 instructions: 100000003 cycles: 56257761
cpu0_DTLB TOTAL     ACCESS:   16100306  HIT:   15017237  MISS:    1083069
cpu0_DTLB LOAD      ACCESS:   10873045  HIT:    9807730  MISS:    1065315
cpu0_DTLB RFO       ACCESS:    5227261  HIT:    5209507  MISS:      17754
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.4678 cycles
cpu0_ITLB TOTAL     ACCESS:    1807119  HIT:    1807119  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1807119  HIT:    1807119  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1I TOTAL     ACCESS:    2750570  HIT:    2750570  MISS:          0
cpu0_L1I LOAD      ACCESS:    2750570  HIT:    2750570  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:    1083069  HIT:    1076099  MISS:       6970
cpu0_STLB LOAD      ACCESS:    1065315  HIT:    1060398  MISS:       4917
cpu0_STLB RFO       ACCESS:      17754  HIT:      15701  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.296 cycles
cpu0_L1D TOTAL     ACCESS:   18604519  HIT:   17943732  MISS:     660787
cpu0_L1D LOAD      ACCESS:   10915129  HIT:   10434397  MISS:     480732
cpu0_L1D RFO       ACCESS:    7682740  HIT:    7507321  MISS:     175419
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6650  HIT:       2014  MISS:       4636
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 137.359 cycles
cpu0_L2C TOTAL     ACCESS:     838855  HIT:     412671  MISS:     426184
cpu0_L2C LOAD      ACCESS:     480704  HIT:     198612  MISS:     282092
cpu0_L2C RFO       ACCESS:     175370  HIT:      37001  MISS:     138369
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178145  HIT:     172658  MISS:       5487
cpu0_L2C TRANSLATION ACCESS:       4636  HIT:       4400  MISS:        236
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 195.9 cycles
LLC TOTAL     ACCESS:     577550  HIT:     240356  MISS:     337194
LLC LOAD      ACCESS:     282092  HIT:      89511  MISS:     192581
LLC RFO       ACCESS:     138369  HIT:      62149  MISS:      76220
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156853  HIT:      88460  MISS:      68393
LLC TRANSLATION ACCESS:        236  HIT:        236  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 221.4 cycles
Insertion Distribution: 
	LOAD 20264 0 39647 154851 
	RFO 434 0 12546 73645 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 68461 
	 0 0 20 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      21115  ROW_BUFFER_MISS:     247686
 DBUS AVG_CONGESTED_CYCLE:    3.99425
 WQ ROW_BUFFER_HIT:       5850  ROW_BUFFER_MISS:      73272  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 205.614
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

