5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd add1.vcd -o add1.cdd -v add1.v
3 0 main main add1.v 1 17
2 1 6 120014 1 0 20008 0 0 32 64 14 40 0 0 0 0 0 0
2 2 6 e000e 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 3 6 a000a 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 4 6 50006 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 6 5000a 1 6 20208 3 4 32 0 aa aa aa aa aa aa aa aa
2 6 6 5000e 1 6 20208 2 5 32 0 aa aa aa aa aa aa aa aa
2 7 6 50014 1 6 20208 1 6 32 0 aa aa aa aa aa aa aa aa
2 8 6 10001 0 1 400 0 0 i
2 9 6 10014 1 37 100a 7 8
2 10 7 140016 1 0 20008 0 0 32 64 14 40 0 0 0 0 0 0
2 11 7 130013 1 4d 20008 10 0 32 64 aa aa aa aa aa aa aa aa
2 12 7 f000f 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 13 7 e000e 1 4d 20008 12 0 32 64 aa aa aa aa aa aa aa aa
2 14 7 a000a 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 15 7 50006 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 16 7 5000a 1 6 20208 14 15 32 0 aa aa aa aa aa aa aa aa
2 17 7 5000f 1 6 20208 13 16 32 0 aa aa aa aa aa aa aa aa
2 18 7 50016 1 6 20208 11 17 32 0 aa aa aa aa aa aa aa aa
2 19 7 10001 0 1 400 0 0 j
2 20 7 10016 1 37 a 18 19
1 i 0 3 30008 32 112 aa aa aa aa aa aa aa aa
1 j 0 3 3000b 32 112 aa aa aa aa aa aa aa aa
4 20 0 0
4 9 20 20
