// Seed: 240117818
module module_0;
  logic [7:0] id_1;
  always_comb @(*) begin : LABEL_0
    id_1[1] = -1'h0;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd69,
    parameter id_3 = 32'd73,
    parameter id_4 = 32'd76
) (
    id_1,
    _id_2,
    _id_3
);
  input wire _id_3;
  input wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  logic [ -1 'b0 : 1] _id_4;
  wire  [id_2 : id_4] id_5;
  parameter id_6 = 1'd0;
  wire [id_3 : 1] id_7;
endmodule
