// Seed: 918171317
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5
);
  assign id_3 = 1 == id_0;
  wire id_7;
  assign id_7 = id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output tri id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6 id_10,
    input wor id_7,
    output supply0 id_8
);
  always @(posedge id_5) begin : LABEL_0
    id_1 <= -1'b0;
  end
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4,
      id_8,
      id_4,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wire id_11;
endmodule
