INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dan/Desktop/electronics/vivado/06_demo_all.srcs/sources_1/imports/src/data_processing.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_processing
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dan/Desktop/electronics/vivado/06_demo_all.srcs/sources_1/imports/src/fpga_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fpga_top
