<html>
    <head>
        <style>
            header{
                text-align: right;
                margin-top: auto;
            }
            .profile{
margin-top: 10px;
                width: 20%;
  box-shadow: 0 4px 8px 0 rgba(0, 0, 0, 0.2), 0 6px 20px 0 rgba(0, 0, 0, 0.19);
  border-radius: 60px;
  
            }

        </style>
        <title>my resume</title>
    </head>
    <body>

        <header>
            <img src="me.jpg" class="profile">
            <h1 >
            SARAVANAKUMAR M
            </h1>
            <p >
               <b> Email </b>: <a href="mail@gmail.com">saravanakumar.m2023ece@sece.ac.in</a>
               <b> Phone </b>: 9342717551
                <b>Address</b>:Coimbatore
            </p>
        </header>
        <hr>

            <h2>Education</h2>
            <table border="1" cellpadding = "0" width="100%">
                <tr>
                    <th>Passed</th>
                    <th>Institution</th>
                    <th>Year</th>
                    <th>Percentage[CGPA]</th>
                </tr>
                <tr style="text-align: center;">
                    <td >ECE</td>
                    <td>Sri Eshwar College of Engineering</td>
                    <td>2023-2027</td>
                    <td>7.65</td>
                </tr>
                <tr style="text-align: center;">
                    <td >12</td>
                    <td>St.mary's hss</td>
                    <td>2021-2023</td>
                    <td>88.16</td>
                </tr>
            </table>
  
             <hr>
 <h2>Objective</h2>
 Worked on both design and verification. understanding all Verilog modelling and designing all basic designs in 
Verilog. written the test bench for the respective designs. Had a HANDS-ON-EXPERIENCE in designing the Async 
FIFO in Verilog and verified the design using verilog. 
<hr>
                <h2>Skills</h2>
                <ul>
                    <li><b>Programming languages</b>:C,C++,Java </li>
                    <li><b>Web Development</b>:HTML,CSS,JS,Reactjs</li>
                    <li><b>Database Management</b>:Mysql,Nosql,MongoDB</li>
                </ul>
           
    
  
        <hr>
     
            <h2>Projects</h2>
            <ul>
                <li>AMBA APB Protocol in  UVM </li>
                <li>64KB Single port RAM in SV</li>
                <li>Synthesis for 4-bit COUNTER </li>
       
</ul>
    <hr>

        <h2>Certifications</h2>
        <ul>
            <li>PHYSICAL DESIGN - VLSIGURU </li>
            <li>VLSI Design Flow: RTL TO GDS - NPTEL </li>
            <li>Intro to networking- cisco  </li>
        </ul>
   

<hr>
<br>
<footer style="text-align: center;"><b><i>
    <p>&copy;2027 saravanakaumar.All rights Reserved</p>
</footer>
    </body>
</html>