{
  "questions": [
    {
      "question": "In CMOS digital integrated circuits, what are the two fundamental categories of power dissipation?",
      "options": [
        "Capacitive and Inductive Power",
        "Conduction and Radiation Power",
        "Dynamic and Static Power",
        "Throughput and Latency Power",
        "Signal and Noise Power"
      ],
      "correct": 2
    },
    {
      "question": "In the context of multi-processor systems utilizing the MESI cache coherence protocol, what does the 'M' state for a cache line primarily indicate?",
      "options": [
        "The cache line is present in main memory but invalid in this cache.",
        "The cache line is Modified and only exists in this cache, and its content is different from main memory.",
        "The cache line is Shared across multiple caches and is identical to main memory.",
        "The cache line is Exclusive to this cache but is identical to main memory.",
        "The cache line has been Migrated to another processor's cache."
      ],
      "correct": 1
    },
    {
      "question": "What is the primary purpose of integrating 'scan chains' into a digital integrated circuit design?",
      "options": [
        "To improve the circuit's performance by reducing critical path delay.",
        "To provide a mechanism for real-time debugging during normal functional operation.",
        "To enable efficient testing of sequential logic elements by converting flip-flops into a large shift register during test mode.",
        "To reduce static power consumption by selectively disabling unused logic blocks.",
        "To allow dynamic reconfiguration of the circuit's functionality after manufacturing."
      ],
      "correct": 2
    },
    {
      "question": "In advanced out-of-order execution processors, what is the primary architectural technique known as 'register renaming' designed to mitigate?",
      "options": [
        "Branch prediction inaccuracies",
        "Data hazards such as Write-After-Write (WAW) and Write-After-Read (WAR)",
        "Instruction cache misses",
        "Structural hazards in functional units",
        "Memory access latency"
      ],
      "correct": 1
    },
    {
      "question": "In the advanced semiconductor manufacturing process, what is the primary role of Chemical Mechanical Planarization (CMP)?",
      "options": [
        "To grow a perfect crystalline silicon layer on the wafer.",
        "To deposit a photosensitive material for lithography.",
        "To remove contaminants from the wafer surface using chemical solvents.",
        "To create a globally flat surface across the wafer, essential for multi-layer interconnect formation and subsequent lithography steps.",
        "To implant ions into the silicon to change its electrical properties."
      ],
      "correct": 3
    }
  ]
}