Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jul 19 18:12:42 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_methodology -file sr_latch_methodology_drc_routed.rpt -pb sr_latch_methodology_drc_routed.pb -rpx sr_latch_methodology_drc_routed.rpx
| Design       : sr_latch
| Device       : xc7a50ticsg325-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 2
+-----------+----------+--------------------------------+--------+
| Rule      | Severity | Description                    | Checks |
+-----------+----------+--------------------------------+--------+
| TIMING-20 | Warning  | Non-clocked latch              | 1      |
| LATCH-1   | Advisory | Existing latches in the design | 1      |
+-----------+----------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch Q_reg cannot be properly analyzed as its control pin Q_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 1 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


