# Exercicio modulo de soma/subtracao em VHDL
- Implementado no Quartus Prime 20.1
----------------------------------------------

## Flow Summary
  - Family: Cyclone V
  - Total pins: 14
  - Total registers: 0
  
