Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 14:54:52 2020
| Host         : GCS running 64-bit unknown
| Command      : report_timing -file slack.rpt
| Design       : fire4_5_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[47].mac_i/mul_out_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.571ns (15.118%)  route 3.206ns (84.882%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3371, unset)         0.508     0.508    clk
    SLICE_X56Y134        FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y134        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[3]/Q
                         net (fo=15714, estimated)    2.284     3.046    u_2/Q[3]
    SLICE_X24Y186        LUT6 (Prop_lut6_I3_O)        0.043     3.089 r  u_2/g2_b4__44/O
                         net (fo=1, routed)           0.000     3.089    u_2/u1/mul_out_reg_i_33__16_1
    SLICE_X24Y186        MUXF7 (Prop_muxf7_I0_O)      0.112     3.201 r  u_2/u1/p_0_out_inferred__46/mul_out_reg_i_69/O
                         net (fo=1, estimated)        0.224     3.425    u_2/u1_n_1090
    SLICE_X25Y188        LUT5 (Prop_lut5_I1_O)        0.119     3.544 r  u_2/mul_out_reg_i_33__16/O
                         net (fo=1, estimated)        0.132     3.676    u_2/kernels_4[47][4]
    SLICE_X25Y188        LUT5 (Prop_lut5_I0_O)        0.043     3.719 r  u_2/mul_out_reg_i_10__89/O
                         net (fo=1, estimated)        0.566     4.285    genblk1[47].mac_i/B[4]
    DSP48_X1Y72          DSP48E1                                      r  genblk1[47].mac_i/mul_out_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=3371, unset)         0.483     3.483    genblk1[47].mac_i/clk
    DSP48_X1Y72          DSP48E1                                      r  genblk1[47].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    DSP48_X1Y72          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.275     3.172    genblk1[47].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 -1.113    




