_ZNK3dlx15InstructionInfo15GetArgumentTypeEN3phi7integerIhEE:
  168|   674k|        {
  169|   674k|            PHI_ASSERT(index < 3u);
  170|       |
  171|   674k|            switch (index.unsafe())
  172|   674k|            {
  173|   284k|                case 0:
  ------------------
  |  Branch (173:17): [True: 284k, False: 389k]
  ------------------
  174|   284k|                    return m_Arg1Type;
  175|       |
  176|   197k|                case 1:
  ------------------
  |  Branch (176:17): [True: 197k, False: 477k]
  ------------------
  177|   197k|                    return m_Arg2Type;
  178|       |
  179|   192k|                case 2:
  ------------------
  |  Branch (179:17): [True: 192k, False: 481k]
  ------------------
  180|   192k|                    return m_Arg3Type;
  181|       |
  182|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  183|      0|                default:
  ------------------
  |  Branch (183:17): [True: 0, False: 674k]
  ------------------
  184|      0|                    PHI_ASSERT_NOT_REACHED();
  185|      0|                    return m_Arg1Type;
  186|   674k|#endif
  187|   674k|            }
  188|   674k|        }
_ZNK3dlx15InstructionInfo28GetNumberOfRequiredArgumentsEv:
  194|   182k|        {
  195|   182k|            phi::u8 number_of_argument_required = static_cast<std::uint8_t>(0u);
  196|       |
  197|       |            // Count the number of argument we need
  198|   182k|            if (m_Arg1Type != ArgumentType::None)
  ------------------
  |  Branch (198:17): [True: 172k, False: 10.5k]
  ------------------
  199|   172k|            {
  200|   172k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  201|   172k|            }
  202|   182k|            if (m_Arg2Type != ArgumentType::None)
  ------------------
  |  Branch (202:17): [True: 137k, False: 44.9k]
  ------------------
  203|   137k|            {
  204|   137k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  205|   137k|            }
  206|   182k|            if (m_Arg3Type != ArgumentType::None)
  ------------------
  |  Branch (206:17): [True: 89.3k, False: 93.2k]
  ------------------
  207|  89.3k|            {
  208|  89.3k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  209|  89.3k|            }
  210|       |
  211|   182k|            return number_of_argument_required;
  212|   182k|        }
_ZNK3dlx15InstructionInfo21GetRegisterAccessTypeEv:
  215|  6.10M|        {
  216|  6.10M|            return m_RegisterAccessType;
  217|  6.10M|        }
_ZNK3dlx15InstructionInfo11GetExecutorEv:
  220|   182k|        {
  221|   182k|            return m_Executor;
  222|   182k|        }
_ZN3dlxanENS_12ArgumentTypeES0_:
   37|  18.3M|    {
   38|  18.3M|        using underlying_t = phi::underlying_type_t<ArgumentType>;
   39|       |
   40|  18.3M|        return static_cast<ArgumentType>(static_cast<underlying_t>(lhs) &
   41|  18.3M|                                         static_cast<underlying_t>(rhs));
   42|  18.3M|    }
_ZN3dlx20ArgumentTypeIncludesENS_12ArgumentTypeES0_:
   54|  18.3M|    {
   55|  18.3M|        using underlying_t = std::underlying_type_t<ArgumentType>;
   56|       |
   57|  18.3M|        return static_cast<underlying_t>(type & test) != 0;
   58|  18.3M|    }

_ZN3dlx11MemoryBlock10MemoryByteC2Ev:
   17|  1.00k|            {}

_ZN3dlx9enum_nameINS_6OpCodeEEEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEET_:
  204|   626k|    {
  205|   626k|        switch (value)
  206|   626k|        {
  207|      0|#define DLX_ENUM_OPCODE_IMPL(name)                                                                 \
  208|      0|    case OpCode::name:                                                                             \
  209|      0|        return #name;
  210|       |
  211|      0|            DLX_ENUM_OPCODE
  ------------------
  |  |   15|   164k|    DLX_ENUM_OPCODE_IMPL(ADD)                                                                      \
  |  |  ------------------
  |  |  |  |  208|   164k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 164k, False: 462k]
  |  |  |  |  ------------------
  |  |  |  |  209|   164k|        return #name;
  |  |  ------------------
  |  |   16|   164k|    DLX_ENUM_OPCODE_IMPL(ADDI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  10.8k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 10.8k, False: 615k]
  |  |  |  |  ------------------
  |  |  |  |  209|  10.8k|        return #name;
  |  |  ------------------
  |  |   17|  10.8k|    DLX_ENUM_OPCODE_IMPL(ADDU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  3.95k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 3.95k, False: 622k]
  |  |  |  |  ------------------
  |  |  |  |  209|  3.95k|        return #name;
  |  |  ------------------
  |  |   18|  4.46k|    DLX_ENUM_OPCODE_IMPL(ADDUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  4.46k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 4.46k, False: 622k]
  |  |  |  |  ------------------
  |  |  |  |  209|  4.46k|        return #name;
  |  |  ------------------
  |  |   19|  16.7k|    DLX_ENUM_OPCODE_IMPL(ADDF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  16.7k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 16.7k, False: 610k]
  |  |  |  |  ------------------
  |  |  |  |  209|  16.7k|        return #name;
  |  |  ------------------
  |  |   20|  16.7k|    DLX_ENUM_OPCODE_IMPL(ADDD)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  14.7k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 14.7k, False: 612k]
  |  |  |  |  ------------------
  |  |  |  |  209|  14.7k|        return #name;
  |  |  ------------------
  |  |   21|  14.7k|                                                                                                   \
  |  |   22|  14.7k|    /* Sub */                                                                                      \
  |  |   23|  14.7k|    DLX_ENUM_OPCODE_IMPL(SUB)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  13.4k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 13.4k, False: 613k]
  |  |  |  |  ------------------
  |  |  |  |  209|  13.4k|        return #name;
  |  |  ------------------
  |  |   24|  13.4k|    DLX_ENUM_OPCODE_IMPL(SUBI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  2.09k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.09k, False: 624k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.09k|        return #name;
  |  |  ------------------
  |  |   25|  10.1k|    DLX_ENUM_OPCODE_IMPL(SUBU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  10.1k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 10.1k, False: 616k]
  |  |  |  |  ------------------
  |  |  |  |  209|  10.1k|        return #name;
  |  |  ------------------
  |  |   26|  10.1k|    DLX_ENUM_OPCODE_IMPL(SUBUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    288|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 288, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    288|        return #name;
  |  |  ------------------
  |  |   27|  13.2k|    DLX_ENUM_OPCODE_IMPL(SUBF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  13.2k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 13.2k, False: 613k]
  |  |  |  |  ------------------
  |  |  |  |  209|  13.2k|        return #name;
  |  |  ------------------
  |  |   28|  13.2k|    DLX_ENUM_OPCODE_IMPL(SUBD)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  2.31k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.31k, False: 624k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.31k|        return #name;
  |  |  ------------------
  |  |   29|  2.31k|                                                                                                   \
  |  |   30|  2.31k|    /* Multiplication */                                                                           \
  |  |   31|  2.31k|    DLX_ENUM_OPCODE_IMPL(MULT)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  2.06k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.06k, False: 624k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.06k|        return #name;
  |  |  ------------------
  |  |   32|  2.06k|    DLX_ENUM_OPCODE_IMPL(MULTI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    850|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 850, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    850|        return #name;
  |  |  ------------------
  |  |   33|  9.59k|    DLX_ENUM_OPCODE_IMPL(MULTU)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  9.59k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 9.59k, False: 617k]
  |  |  |  |  ------------------
  |  |  |  |  209|  9.59k|        return #name;
  |  |  ------------------
  |  |   34|  9.59k|    DLX_ENUM_OPCODE_IMPL(MULTUI)                                                                   \
  |  |  ------------------
  |  |  |  |  208|    452|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 452, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    452|        return #name;
  |  |  ------------------
  |  |   35|  4.36k|    DLX_ENUM_OPCODE_IMPL(MULTF)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  4.36k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 4.36k, False: 622k]
  |  |  |  |  ------------------
  |  |  |  |  209|  4.36k|        return #name;
  |  |  ------------------
  |  |   36|  4.36k|    DLX_ENUM_OPCODE_IMPL(MULTD)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    213|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 213, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    213|        return #name;
  |  |  ------------------
  |  |   37|    213|                                                                                                   \
  |  |   38|    213|    /* Division */                                                                                 \
  |  |   39|    213|    DLX_ENUM_OPCODE_IMPL(DIV)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    130|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 130, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    130|        return #name;
  |  |  ------------------
  |  |   40|    229|    DLX_ENUM_OPCODE_IMPL(DIVI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    229|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 229, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    229|        return #name;
  |  |  ------------------
  |  |   41|    229|    DLX_ENUM_OPCODE_IMPL(DIVU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    171|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 171, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    171|        return #name;
  |  |  ------------------
  |  |   42|  12.5k|    DLX_ENUM_OPCODE_IMPL(DIVUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  12.5k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 12.5k, False: 614k]
  |  |  |  |  ------------------
  |  |  |  |  209|  12.5k|        return #name;
  |  |  ------------------
  |  |   43|  12.5k|    DLX_ENUM_OPCODE_IMPL(DIVF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     97|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 97, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     97|        return #name;
  |  |  ------------------
  |  |   44|    388|    DLX_ENUM_OPCODE_IMPL(DIVD)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    388|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 388, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    388|        return #name;
  |  |  ------------------
  |  |   45|    388|                                                                                                   \
  |  |   46|    388|    /* Shift left (logical) */                                                                     \
  |  |   47|  1.06k|    DLX_ENUM_OPCODE_IMPL(SLL)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  1.06k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.06k, False: 625k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.06k|        return #name;
  |  |  ------------------
  |  |   48|  1.06k|    DLX_ENUM_OPCODE_IMPL(SLLI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    495|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 495, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    495|        return #name;
  |  |  ------------------
  |  |   49|    495|                                                                                                   \
  |  |   50|    495|    /* Shift right (logical) */                                                                    \
  |  |   51|  11.2k|    DLX_ENUM_OPCODE_IMPL(SRL)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  11.2k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 11.2k, False: 615k]
  |  |  |  |  ------------------
  |  |  |  |  209|  11.2k|        return #name;
  |  |  ------------------
  |  |   52|  16.7k|    DLX_ENUM_OPCODE_IMPL(SRLI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  16.7k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 16.7k, False: 610k]
  |  |  |  |  ------------------
  |  |  |  |  209|  16.7k|        return #name;
  |  |  ------------------
  |  |   53|  16.7k|                                                                                                   \
  |  |   54|  16.7k|    /* Shift left (arithmetic) */                                                                  \
  |  |   55|  16.7k|    DLX_ENUM_OPCODE_IMPL(SLA)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  6.52k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 6.52k, False: 620k]
  |  |  |  |  ------------------
  |  |  |  |  209|  6.52k|        return #name;
  |  |  ------------------
  |  |   56|  6.52k|    DLX_ENUM_OPCODE_IMPL(SLAI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    154|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 154, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    154|        return #name;
  |  |  ------------------
  |  |   57|    154|                                                                                                   \
  |  |   58|    154|    /* Shift right (arithmetic) */                                                                 \
  |  |   59|    175|    DLX_ENUM_OPCODE_IMPL(SRA)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    175|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 175, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    175|        return #name;
  |  |  ------------------
  |  |   60|  1.48k|    DLX_ENUM_OPCODE_IMPL(SRAI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  1.48k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.48k, False: 625k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.48k|        return #name;
  |  |  ------------------
  |  |   61|  1.48k|                                                                                                   \
  |  |   62|  1.48k|    /* Logic */                                                                                    \
  |  |   63|  1.48k|                                                                                                   \
  |  |   64|  1.48k|    /* And */                                                                                      \
  |  |   65|  1.48k|    DLX_ENUM_OPCODE_IMPL(AND)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     97|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 97, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     97|        return #name;
  |  |  ------------------
  |  |   66|  6.00k|    DLX_ENUM_OPCODE_IMPL(ANDI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  6.00k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 6.00k, False: 620k]
  |  |  |  |  ------------------
  |  |  |  |  209|  6.00k|        return #name;
  |  |  ------------------
  |  |   67|  6.00k|                                                                                                   \
  |  |   68|  6.00k|    /* Or */                                                                                       \
  |  |   69|  6.00k|    DLX_ENUM_OPCODE_IMPL(OR)                                                                       \
  |  |  ------------------
  |  |  |  |  208|    590|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 590, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    590|        return #name;
  |  |  ------------------
  |  |   70|    590|    DLX_ENUM_OPCODE_IMPL(ORI)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    112|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 112, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    112|        return #name;
  |  |  ------------------
  |  |   71|    112|                                                                                                   \
  |  |   72|    112|    /* XOR */                                                                                      \
  |  |   73|  1.98k|    DLX_ENUM_OPCODE_IMPL(XOR)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  1.98k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.98k, False: 624k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.98k|        return #name;
  |  |  ------------------
  |  |   74|  2.62k|    DLX_ENUM_OPCODE_IMPL(XORI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  2.62k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.62k, False: 624k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.62k|        return #name;
  |  |  ------------------
  |  |   75|  2.62k|                                                                                                   \
  |  |   76|  2.62k|    /* Set conditionals */                                                                         \
  |  |   77|  2.62k|                                                                                                   \
  |  |   78|  2.62k|    /* Less than */                                                                                \
  |  |   79|  2.62k|    DLX_ENUM_OPCODE_IMPL(SLT)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    625|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 625, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    625|        return #name;
  |  |  ------------------
  |  |   80|  11.4k|    DLX_ENUM_OPCODE_IMPL(SLTI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  11.4k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 11.4k, False: 615k]
  |  |  |  |  ------------------
  |  |  |  |  209|  11.4k|        return #name;
  |  |  ------------------
  |  |   81|  11.4k|    DLX_ENUM_OPCODE_IMPL(SLTU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    980|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 980, False: 625k]
  |  |  |  |  ------------------
  |  |  |  |  209|    980|        return #name;
  |  |  ------------------
  |  |   82|    980|    DLX_ENUM_OPCODE_IMPL(SLTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    150|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 150, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    150|        return #name;
  |  |  ------------------
  |  |   83|    150|    DLX_ENUM_OPCODE_IMPL(LTF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     89|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 89, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     89|        return #name;
  |  |  ------------------
  |  |   84|    436|    DLX_ENUM_OPCODE_IMPL(LTD)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    436|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 436, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    436|        return #name;
  |  |  ------------------
  |  |   85|    436|                                                                                                   \
  |  |   86|    436|    /* Greater than */                                                                             \
  |  |   87|  6.41k|    DLX_ENUM_OPCODE_IMPL(SGT)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  6.41k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 6.41k, False: 620k]
  |  |  |  |  ------------------
  |  |  |  |  209|  6.41k|        return #name;
  |  |  ------------------
  |  |   88|  6.41k|    DLX_ENUM_OPCODE_IMPL(SGTI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    248|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 248, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    248|        return #name;
  |  |  ------------------
  |  |   89|  3.45k|    DLX_ENUM_OPCODE_IMPL(SGTU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  3.45k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 3.45k, False: 623k]
  |  |  |  |  ------------------
  |  |  |  |  209|  3.45k|        return #name;
  |  |  ------------------
  |  |   90|  3.45k|    DLX_ENUM_OPCODE_IMPL(SGTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    114|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 114, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    114|        return #name;
  |  |  ------------------
  |  |   91|  1.53k|    DLX_ENUM_OPCODE_IMPL(GTF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  1.53k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.53k, False: 625k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.53k|        return #name;
  |  |  ------------------
  |  |   92|  12.1k|    DLX_ENUM_OPCODE_IMPL(GTD)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  12.1k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 12.1k, False: 614k]
  |  |  |  |  ------------------
  |  |  |  |  209|  12.1k|        return #name;
  |  |  ------------------
  |  |   93|  12.1k|                                                                                                   \
  |  |   94|  12.1k|    /* Less than or equal */                                                                       \
  |  |   95|  12.1k|    DLX_ENUM_OPCODE_IMPL(SLE)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  2.22k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.22k, False: 624k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.22k|        return #name;
  |  |  ------------------
  |  |   96|  2.22k|    DLX_ENUM_OPCODE_IMPL(SLEI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    501|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 501, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    501|        return #name;
  |  |  ------------------
  |  |   97|  2.42k|    DLX_ENUM_OPCODE_IMPL(SLEU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  2.42k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.42k, False: 624k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.42k|        return #name;
  |  |  ------------------
  |  |   98|  2.42k|    DLX_ENUM_OPCODE_IMPL(SLEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  1.23k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.23k, False: 625k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.23k|        return #name;
  |  |  ------------------
  |  |   99|  1.23k|    DLX_ENUM_OPCODE_IMPL(LEF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    667|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 667, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    667|        return #name;
  |  |  ------------------
  |  |  100|  7.03k|    DLX_ENUM_OPCODE_IMPL(LED)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  7.03k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 7.03k, False: 619k]
  |  |  |  |  ------------------
  |  |  |  |  209|  7.03k|        return #name;
  |  |  ------------------
  |  |  101|  7.03k|                                                                                                   \
  |  |  102|  7.03k|    /* Greater than or equal */                                                                    \
  |  |  103|  18.8k|    DLX_ENUM_OPCODE_IMPL(SGE)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  18.8k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 18.8k, False: 607k]
  |  |  |  |  ------------------
  |  |  |  |  209|  18.8k|        return #name;
  |  |  ------------------
  |  |  104|  18.8k|    DLX_ENUM_OPCODE_IMPL(SGEI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  7.73k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 7.73k, False: 619k]
  |  |  |  |  ------------------
  |  |  |  |  209|  7.73k|        return #name;
  |  |  ------------------
  |  |  105|  7.73k|    DLX_ENUM_OPCODE_IMPL(SGEU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    312|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 312, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    312|        return #name;
  |  |  ------------------
  |  |  106|  14.7k|    DLX_ENUM_OPCODE_IMPL(SGEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  14.7k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 14.7k, False: 612k]
  |  |  |  |  ------------------
  |  |  |  |  209|  14.7k|        return #name;
  |  |  ------------------
  |  |  107|  14.7k|    DLX_ENUM_OPCODE_IMPL(GEF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     87|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 87, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     87|        return #name;
  |  |  ------------------
  |  |  108|    130|    DLX_ENUM_OPCODE_IMPL(GED)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    130|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 130, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    130|        return #name;
  |  |  ------------------
  |  |  109|    130|                                                                                                   \
  |  |  110|    130|    /* Equal */                                                                                    \
  |  |  111|    130|    DLX_ENUM_OPCODE_IMPL(SEQ)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    102|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 102, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    102|        return #name;
  |  |  ------------------
  |  |  112|  4.48k|    DLX_ENUM_OPCODE_IMPL(SEQI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  4.48k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 4.48k, False: 622k]
  |  |  |  |  ------------------
  |  |  |  |  209|  4.48k|        return #name;
  |  |  ------------------
  |  |  113|  24.6k|    DLX_ENUM_OPCODE_IMPL(SEQU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  24.6k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 24.6k, False: 602k]
  |  |  |  |  ------------------
  |  |  |  |  209|  24.6k|        return #name;
  |  |  ------------------
  |  |  114|  24.6k|    DLX_ENUM_OPCODE_IMPL(SEQUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  12.0k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 12.0k, False: 614k]
  |  |  |  |  ------------------
  |  |  |  |  209|  12.0k|        return #name;
  |  |  ------------------
  |  |  115|  12.0k|    DLX_ENUM_OPCODE_IMPL(EQF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  9.99k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 9.99k, False: 616k]
  |  |  |  |  ------------------
  |  |  |  |  209|  9.99k|        return #name;
  |  |  ------------------
  |  |  116|  9.99k|    DLX_ENUM_OPCODE_IMPL(EQD)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     84|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 84, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     84|        return #name;
  |  |  ------------------
  |  |  117|     84|                                                                                                   \
  |  |  118|     84|    /* Not equal */                                                                                \
  |  |  119|  16.5k|    DLX_ENUM_OPCODE_IMPL(SNE)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  16.5k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 16.5k, False: 610k]
  |  |  |  |  ------------------
  |  |  |  |  209|  16.5k|        return #name;
  |  |  ------------------
  |  |  120|  16.5k|    DLX_ENUM_OPCODE_IMPL(SNEI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    128|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 128, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    128|        return #name;
  |  |  ------------------
  |  |  121|    216|    DLX_ENUM_OPCODE_IMPL(SNEU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    216|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 216, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    216|        return #name;
  |  |  ------------------
  |  |  122|    585|    DLX_ENUM_OPCODE_IMPL(SNEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    585|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 585, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    585|        return #name;
  |  |  ------------------
  |  |  123|    585|    DLX_ENUM_OPCODE_IMPL(NEF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    127|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 127, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    127|        return #name;
  |  |  ------------------
  |  |  124|    127|    DLX_ENUM_OPCODE_IMPL(NED)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     94|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 94, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     94|        return #name;
  |  |  ------------------
  |  |  125|     94|                                                                                                   \
  |  |  126|     94|    /* Conditional branching */                                                                    \
  |  |  127|    125|    DLX_ENUM_OPCODE_IMPL(BEQZ)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    125|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 125, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    125|        return #name;
  |  |  ------------------
  |  |  128|    125|    DLX_ENUM_OPCODE_IMPL(BNEZ)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    109|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 109, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    109|        return #name;
  |  |  ------------------
  |  |  129|    109|    DLX_ENUM_OPCODE_IMPL(BFPT)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    100|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 100, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    100|        return #name;
  |  |  ------------------
  |  |  130|  26.3k|    DLX_ENUM_OPCODE_IMPL(BFPF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  26.3k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 26.3k, False: 600k]
  |  |  |  |  ------------------
  |  |  |  |  209|  26.3k|        return #name;
  |  |  ------------------
  |  |  131|  26.3k|                                                                                                   \
  |  |  132|  26.3k|    /* Unconditional branching */                                                                  \
  |  |  133|  26.3k|    DLX_ENUM_OPCODE_IMPL(J)                                                                        \
  |  |  ------------------
  |  |  |  |  208|  5.14k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 5.14k, False: 621k]
  |  |  |  |  ------------------
  |  |  |  |  209|  5.14k|        return #name;
  |  |  ------------------
  |  |  134|  5.14k|    DLX_ENUM_OPCODE_IMPL(JR)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 83, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     83|        return #name;
  |  |  ------------------
  |  |  135|  5.76k|    DLX_ENUM_OPCODE_IMPL(JAL)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  5.76k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 5.76k, False: 621k]
  |  |  |  |  ------------------
  |  |  |  |  209|  5.76k|        return #name;
  |  |  ------------------
  |  |  136|  5.76k|    DLX_ENUM_OPCODE_IMPL(JALR)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  4.76k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 4.76k, False: 622k]
  |  |  |  |  ------------------
  |  |  |  |  209|  4.76k|        return #name;
  |  |  ------------------
  |  |  137|  4.76k|                                                                                                   \
  |  |  138|  4.76k|    /* Loading data */                                                                             \
  |  |  139|  4.76k|    DLX_ENUM_OPCODE_IMPL(LHI)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  4.65k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 4.65k, False: 622k]
  |  |  |  |  ------------------
  |  |  |  |  209|  4.65k|        return #name;
  |  |  ------------------
  |  |  140|  4.65k|    DLX_ENUM_OPCODE_IMPL(LB)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     87|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 87, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     87|        return #name;
  |  |  ------------------
  |  |  141|     97|    DLX_ENUM_OPCODE_IMPL(LBU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     97|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 97, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     97|        return #name;
  |  |  ------------------
  |  |  142|     97|    DLX_ENUM_OPCODE_IMPL(LH)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     81|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 81, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     81|        return #name;
  |  |  ------------------
  |  |  143|  7.96k|    DLX_ENUM_OPCODE_IMPL(LHU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  7.96k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 7.96k, False: 618k]
  |  |  |  |  ------------------
  |  |  |  |  209|  7.96k|        return #name;
  |  |  ------------------
  |  |  144|  16.1k|    DLX_ENUM_OPCODE_IMPL(LW)                                                                       \
  |  |  ------------------
  |  |  |  |  208|  16.1k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 16.1k, False: 610k]
  |  |  |  |  ------------------
  |  |  |  |  209|  16.1k|        return #name;
  |  |  ------------------
  |  |  145|  16.1k|    DLX_ENUM_OPCODE_IMPL(LWU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 67, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     67|        return #name;
  |  |  ------------------
  |  |  146|    119|    DLX_ENUM_OPCODE_IMPL(LF)                                                                       \
  |  |  ------------------
  |  |  |  |  208|    119|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 119, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    119|        return #name;
  |  |  ------------------
  |  |  147|    683|    DLX_ENUM_OPCODE_IMPL(LD)                                                                       \
  |  |  ------------------
  |  |  |  |  208|    683|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 683, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    683|        return #name;
  |  |  ------------------
  |  |  148|    683|                                                                                                   \
  |  |  149|    683|    /* Storing data */                                                                             \
  |  |  150|  2.28k|    DLX_ENUM_OPCODE_IMPL(SB)                                                                       \
  |  |  ------------------
  |  |  |  |  208|  2.28k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.28k, False: 624k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.28k|        return #name;
  |  |  ------------------
  |  |  151|  2.28k|    DLX_ENUM_OPCODE_IMPL(SBU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     90|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 90, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     90|        return #name;
  |  |  ------------------
  |  |  152|     90|    DLX_ENUM_OPCODE_IMPL(SH)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     78|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 78, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     78|        return #name;
  |  |  ------------------
  |  |  153|  7.36k|    DLX_ENUM_OPCODE_IMPL(SHU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  7.36k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 7.36k, False: 619k]
  |  |  |  |  ------------------
  |  |  |  |  209|  7.36k|        return #name;
  |  |  ------------------
  |  |  154|  7.36k|    DLX_ENUM_OPCODE_IMPL(SW)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     66|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 66, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     66|        return #name;
  |  |  ------------------
  |  |  155|  4.64k|    DLX_ENUM_OPCODE_IMPL(SWU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  4.64k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 4.64k, False: 622k]
  |  |  |  |  ------------------
  |  |  |  |  209|  4.64k|        return #name;
  |  |  ------------------
  |  |  156|  9.49k|    DLX_ENUM_OPCODE_IMPL(SF)                                                                       \
  |  |  ------------------
  |  |  |  |  208|  9.49k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 9.49k, False: 617k]
  |  |  |  |  ------------------
  |  |  |  |  209|  9.49k|        return #name;
  |  |  ------------------
  |  |  157|  9.49k|    DLX_ENUM_OPCODE_IMPL(SD)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     97|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 97, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     97|        return #name;
  |  |  ------------------
  |  |  158|     97|                                                                                                   \
  |  |  159|     97|    /* Moving data */                                                                              \
  |  |  160|    508|    DLX_ENUM_OPCODE_IMPL(MOVD)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    508|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 508, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    508|        return #name;
  |  |  ------------------
  |  |  161|    508|    DLX_ENUM_OPCODE_IMPL(MOVF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    423|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 423, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    423|        return #name;
  |  |  ------------------
  |  |  162|  1.10k|    DLX_ENUM_OPCODE_IMPL(MOVFP2I)                                                                  \
  |  |  ------------------
  |  |  |  |  208|  1.10k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.10k, False: 625k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.10k|        return #name;
  |  |  ------------------
  |  |  163|  15.1k|    DLX_ENUM_OPCODE_IMPL(MOVI2FP)                                                                  \
  |  |  ------------------
  |  |  |  |  208|  15.1k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 15.1k, False: 611k]
  |  |  |  |  ------------------
  |  |  |  |  209|  15.1k|        return #name;
  |  |  ------------------
  |  |  164|  15.1k|                                                                                                   \
  |  |  165|  15.1k|    /* Converting data */                                                                          \
  |  |  166|  15.1k|    DLX_ENUM_OPCODE_IMPL(CVTF2D)                                                                   \
  |  |  ------------------
  |  |  |  |  208|     90|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 90, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     90|        return #name;
  |  |  ------------------
  |  |  167|     97|    DLX_ENUM_OPCODE_IMPL(CVTF2I)                                                                   \
  |  |  ------------------
  |  |  |  |  208|     97|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 97, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     97|        return #name;
  |  |  ------------------
  |  |  168|     97|    DLX_ENUM_OPCODE_IMPL(CVTD2F)                                                                   \
  |  |  ------------------
  |  |  |  |  208|     85|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 85, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     85|        return #name;
  |  |  ------------------
  |  |  169|    674|    DLX_ENUM_OPCODE_IMPL(CVTD2I)                                                                   \
  |  |  ------------------
  |  |  |  |  208|    674|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 674, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    674|        return #name;
  |  |  ------------------
  |  |  170|    674|    DLX_ENUM_OPCODE_IMPL(CVTI2F)                                                                   \
  |  |  ------------------
  |  |  |  |  208|     98|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 98, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|     98|        return #name;
  |  |  ------------------
  |  |  171|    400|    DLX_ENUM_OPCODE_IMPL(CVTI2D)                                                                   \
  |  |  ------------------
  |  |  |  |  208|    400|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 400, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    400|        return #name;
  |  |  ------------------
  |  |  172|    400|                                                                                                   \
  |  |  173|    400|    /* Other */                                                                                    \
  |  |  174|  5.56k|    DLX_ENUM_OPCODE_IMPL(TRAP)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  5.56k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 5.56k, False: 621k]
  |  |  |  |  ------------------
  |  |  |  |  209|  5.56k|        return #name;
  |  |  ------------------
  |  |  175|  5.56k|    DLX_ENUM_OPCODE_IMPL(HALT)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    559|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 559, False: 626k]
  |  |  |  |  ------------------
  |  |  |  |  209|    559|        return #name;
  |  |  ------------------
  |  |  176|  5.68k|    DLX_ENUM_OPCODE_IMPL(NOP)
  |  |  ------------------
  |  |  |  |  208|  5.68k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 5.68k, False: 621k]
  |  |  |  |  ------------------
  |  |  |  |  209|  5.68k|        return #name;
  |  |  ------------------
  ------------------
  212|       |
  213|      0|#undef DLX_ENUM_OPCODE_IMPL
  214|       |
  215|      0|            default:
  ------------------
  |  Branch (215:13): [True: 0, False: 626k]
  ------------------
  216|      0|                PHI_ASSERT_NOT_REACHED();
  217|   626k|        }
  218|   626k|    }

_ZN3dlx20IsReservedIdentifierEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   30|  33.2k|    {
   31|  33.2k|        if (StringToIntRegister(token) != IntRegisterID::None)
  ------------------
  |  Branch (31:13): [True: 323, False: 32.9k]
  ------------------
   32|    323|        {
   33|    323|            return true;
   34|    323|        }
   35|       |
   36|  32.9k|        if (StringToFloatRegister(token) != FloatRegisterID::None)
  ------------------
  |  Branch (36:13): [True: 103, False: 32.8k]
  ------------------
   37|    103|        {
   38|    103|            return true;
   39|    103|        }
   40|       |
   41|  32.8k|        if (StringToOpCode(token) != OpCode::NONE)
  ------------------
  |  Branch (41:13): [True: 834, False: 32.0k]
  ------------------
   42|    834|        {
   43|    834|            return true;
   44|    834|        }
   45|       |
   46|  32.0k|        if (IsFPSR(token))
  ------------------
  |  Branch (46:13): [True: 0, False: 32.0k]
  ------------------
   47|      0|        {
   48|      0|            return true;
   49|      0|        }
   50|       |
   51|  32.0k|        return false;
   52|  32.0k|    }
_ZN3dlx17IsValidIdentifierEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   55|  32.0k|    {
   56|  32.0k|        if (token.is_empty())
  ------------------
  |  Branch (56:13): [True: 0, False: 32.0k]
  ------------------
   57|      0|        {
   58|      0|            return false;
   59|      0|        }
   60|       |
   61|  32.0k|        const char first_char = token.at(0u);
   62|       |
   63|  32.0k|        if (token.length() == 1u)
  ------------------
  |  Branch (63:13): [True: 1.32k, False: 30.6k]
  ------------------
   64|  1.32k|        {
   65|  1.32k|            return phi::is_alpha(first_char);
   66|  1.32k|        }
   67|       |
   68|  30.6k|        phi::boolean just_under_scores = (first_char == '_');
   69|  30.6k|        if (!phi::is_alpha(first_char) && (first_char != '_'))
  ------------------
  |  Branch (69:13): [True: 5.24k, False: 25.4k]
  |  Branch (69:13): [True: 5.04k, False: 25.6k]
  |  Branch (69:43): [True: 5.04k, False: 196]
  ------------------
   70|  5.04k|        {
   71|  5.04k|            return false;
   72|  5.04k|        }
   73|       |
   74|   161k|        for (std::size_t index{1u}; index < token.length(); ++index)
  ------------------
  |  Branch (74:37): [True: 146k, False: 14.2k]
  ------------------
   75|   146k|        {
   76|   146k|            const char c{token.at(index)};
   77|       |
   78|   146k|            if (phi::is_alpha_numeric(c))
  ------------------
  |  Branch (78:17): [True: 55.9k, False: 90.9k]
  ------------------
   79|  55.9k|            {
   80|  55.9k|                just_under_scores = false;
   81|  55.9k|            }
   82|  90.9k|            else if (c == '_')
  ------------------
  |  Branch (82:22): [True: 79.4k, False: 11.4k]
  ------------------
   83|  79.4k|            {
   84|  79.4k|                continue;
   85|  79.4k|            }
   86|  11.4k|            else
   87|  11.4k|            {
   88|  11.4k|                return false;
   89|  11.4k|            }
   90|   146k|        }
   91|       |
   92|  14.2k|        return !just_under_scores;
   93|  25.6k|    }
_ZN3dlx11ParseNumberEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   99|  1.15M|    {
  100|  1.15M|        if (token.is_empty())
  ------------------
  |  Branch (100:13): [True: 0, False: 1.15M]
  ------------------
  101|      0|        {
  102|      0|            return {};
  103|      0|        }
  104|       |
  105|  1.15M|        if (token.length() == 1u)
  ------------------
  |  Branch (105:13): [True: 59.5k, False: 1.09M]
  ------------------
  106|  59.5k|        {
  107|  59.5k|            if (phi::is_digit(token.at(0u)))
  ------------------
  |  Branch (107:17): [True: 34.5k, False: 24.9k]
  ------------------
  108|  34.5k|            {
  109|  34.5k|                return static_cast<std::int16_t>(token.at(0u) - '0');
  110|  34.5k|            }
  111|       |
  112|  24.9k|            return {};
  113|  59.5k|        }
  114|       |
  115|       |        // Disallow trailing seperators
  116|  1.09M|        if (token.at(token.length() - 1u) == '\'')
  ------------------
  |  Branch (116:13): [True: 306, False: 1.09M]
  ------------------
  117|    306|        {
  118|    306|            return {};
  119|    306|        }
  120|       |
  121|  1.09M|        std::int32_t number{0};
  122|  1.09M|        phi::boolean is_negative{false};
  123|  1.09M|        phi::boolean starts_with_zero{false};
  124|  1.09M|        phi::boolean parsing_binary{false};
  125|  1.09M|        phi::boolean parsing_octal{false};
  126|  1.09M|        phi::boolean parsing_hexadecimal{false};
  127|  1.09M|        phi::boolean parsed_something{false};
  128|  1.09M|        phi::boolean parsed_separator{false};
  129|       |
  130|       |        // TODO: Move x'th character checks out of the for loop
  131|       |
  132|  1.25M|        for (std::size_t index{0u}; index < token.length(); ++index)
  ------------------
  |  Branch (132:37): [True: 1.23M, False: 15.7k]
  ------------------
  133|  1.23M|        {
  134|  1.23M|            const char c{token.at(index)};
  135|       |
  136|       |            // First character
  137|  1.23M|            if (index == 0u)
  ------------------
  |  Branch (137:17): [True: 1.09M, False: 139k]
  ------------------
  138|  1.09M|            {
  139|  1.09M|                if (c == '+')
  ------------------
  |  Branch (139:21): [True: 67, False: 1.09M]
  ------------------
  140|     67|                {
  141|     67|                    continue;
  142|     67|                }
  143|       |
  144|  1.09M|                if (c == '-')
  ------------------
  |  Branch (144:21): [True: 874, False: 1.09M]
  ------------------
  145|    874|                {
  146|    874|                    is_negative = true;
  147|    874|                    continue;
  148|    874|                }
  149|       |
  150|  1.09M|                if (c == '0')
  ------------------
  |  Branch (150:21): [True: 70.1k, False: 1.02M]
  ------------------
  151|  70.1k|                {
  152|  70.1k|                    starts_with_zero = true;
  153|  70.1k|                    continue;
  154|  70.1k|                }
  155|       |
  156|  1.02M|                if (c == '\'')
  ------------------
  |  Branch (156:21): [True: 67, False: 1.02M]
  ------------------
  157|     67|                {
  158|     67|                    return {};
  159|     67|                }
  160|  1.02M|            }
  161|       |
  162|       |            // Second character
  163|  1.16M|            if (index == 1u)
  ------------------
  |  Branch (163:17): [True: 71.8k, False: 1.09M]
  ------------------
  164|  71.8k|            {
  165|  71.8k|                if (starts_with_zero)
  ------------------
  |  Branch (165:21): [True: 70.1k, False: 1.73k]
  ------------------
  166|  70.1k|                {
  167|       |                    // Binary
  168|  70.1k|                    if (c == 'b' || c == 'B')
  ------------------
  |  Branch (168:25): [True: 7.95k, False: 62.1k]
  |  Branch (168:37): [True: 6.71k, False: 55.4k]
  ------------------
  169|  14.6k|                    {
  170|  14.6k|                        parsing_binary = true;
  171|  14.6k|                        continue;
  172|  14.6k|                    }
  173|       |
  174|       |                    // Hexadecimal
  175|  55.4k|                    if (c == 'x' || c == 'X')
  ------------------
  |  Branch (175:25): [True: 20.2k, False: 35.2k]
  |  Branch (175:37): [True: 1.82k, False: 33.4k]
  ------------------
  176|  22.0k|                    {
  177|  22.0k|                        parsing_hexadecimal = true;
  178|  22.0k|                        continue;
  179|  22.0k|                    }
  180|       |
  181|       |                    // Octal
  182|  33.4k|                    parsing_octal = true;
  183|  33.4k|                }
  184|  71.8k|            }
  185|       |
  186|       |            // Handle seperators
  187|  1.12M|            if (c == '\'')
  ------------------
  |  Branch (187:17): [True: 139, False: 1.12M]
  ------------------
  188|    139|            {
  189|    139|                if (parsed_separator)
  ------------------
  |  Branch (189:21): [True: 66, False: 73]
  ------------------
  190|     66|                {
  191|     66|                    return {};
  192|     66|                }
  193|       |
  194|     73|                parsed_separator = true;
  195|     73|                continue;
  196|    139|            }
  197|       |
  198|       |            // Check for over/underflow
  199|  1.12M|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (199:17): [True: 884, False: 1.12M]
  |  Branch (199:32): [True: 0, False: 884]
  ------------------
  200|      0|            {
  201|       |                // Would underflow
  202|      0|                return {};
  203|      0|            }
  204|  1.12M|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (204:17): [True: 1.12M, False: 884]
  |  Branch (204:17): [True: 0, False: 1.12M]
  |  Branch (204:33): [True: 0, False: 1.12M]
  ------------------
  205|      0|            {
  206|       |                // Would overflow
  207|      0|                return {};
  208|      0|            }
  209|       |
  210|  1.12M|            parsed_separator = false;
  211|  1.12M|            parsed_something = true;
  212|       |
  213|  1.12M|            if (parsing_binary)
  ------------------
  |  Branch (213:17): [True: 20.6k, False: 1.10M]
  ------------------
  214|  20.6k|            {
  215|  20.6k|                if (!phi::is_binary_digit(c))
  ------------------
  |  Branch (215:21): [True: 7.27k, False: 13.4k]
  ------------------
  216|  7.27k|                {
  217|  7.27k|                    return {};
  218|  7.27k|                }
  219|       |
  220|  13.4k|                number <<= 1;
  221|  13.4k|                number |= (c - '0');
  222|  13.4k|            }
  223|  1.10M|            else if (parsing_octal)
  ------------------
  |  Branch (223:22): [True: 41.5k, False: 1.06M]
  ------------------
  224|  41.5k|            {
  225|  41.5k|                if (!phi::is_octal_digit(c))
  ------------------
  |  Branch (225:21): [True: 31.0k, False: 10.5k]
  ------------------
  226|  31.0k|                {
  227|  31.0k|                    return {};
  228|  31.0k|                }
  229|       |
  230|  10.5k|                number <<= 3;
  231|  10.5k|                number |= (c - '0');
  232|  10.5k|            }
  233|  1.06M|            else if (parsing_hexadecimal)
  ------------------
  |  Branch (233:22): [True: 38.3k, False: 1.02M]
  ------------------
  234|  38.3k|            {
  235|  38.3k|                if (!phi::is_hex_digit(c))
  ------------------
  |  Branch (235:21): [True: 16.3k, False: 21.9k]
  ------------------
  236|  16.3k|                {
  237|  16.3k|                    return {};
  238|  16.3k|                }
  239|       |
  240|  21.9k|                number <<= 4;
  241|  21.9k|                number |= phi::hex_digit_value(c).unsafe();
  242|  21.9k|            }
  243|  1.02M|            else
  244|  1.02M|            {
  245|  1.02M|                if (!phi::is_digit(c))
  ------------------
  |  Branch (245:21): [True: 1.02M, False: 1.46k]
  ------------------
  246|  1.02M|                {
  247|  1.02M|                    return {};
  248|  1.02M|                }
  249|       |
  250|       |                // Disallow leading zeros
  251|  1.46k|                if (number == 0 && c == '0')
  ------------------
  |  Branch (251:21): [True: 969, False: 494]
  |  Branch (251:36): [True: 67, False: 902]
  ------------------
  252|     67|                {
  253|     67|                    return {};
  254|     67|                }
  255|       |
  256|  1.39k|                number *= 10;
  257|  1.39k|                number += (c - '0');
  258|  1.39k|            }
  259|  1.12M|        }
  260|       |
  261|  15.7k|        if (parsed_something)
  ------------------
  |  Branch (261:13): [True: 14.5k, False: 1.22k]
  ------------------
  262|  14.5k|        {
  263|       |            // Check for over/underflow
  264|  14.5k|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (264:17): [True: 104, False: 14.4k]
  |  Branch (264:32): [True: 0, False: 104]
  ------------------
  265|      0|            {
  266|       |                // Would underflow
  267|      0|                return {};
  268|      0|            }
  269|  14.5k|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (269:17): [True: 14.4k, False: 104]
  |  Branch (269:17): [True: 0, False: 14.5k]
  |  Branch (269:33): [True: 0, False: 14.4k]
  ------------------
  270|      0|            {
  271|       |                // Would overflow
  272|      0|                return {};
  273|      0|            }
  274|       |
  275|  14.5k|            if (is_negative)
  ------------------
  |  Branch (275:17): [True: 104, False: 14.4k]
  ------------------
  276|    104|            {
  277|    104|                return static_cast<std::int16_t>(-number);
  278|    104|            }
  279|       |
  280|  14.4k|            return static_cast<std::int16_t>(number);
  281|  14.5k|        }
  282|       |
  283|  1.22k|        return {};
  284|  15.7k|    }

_ZN3dlx9enum_nameINS_13IntRegisterIDEEEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEET_:
   95|  88.1k|    {
   96|  88.1k|        switch (value)
   97|  88.1k|        {
   98|      0|#define DLX_ENUM_INT_REGISTER_ID_IMPL(name)                                                        \
   99|      0|    case IntRegisterID::name:                                                                      \
  100|      0|        return #name;
  101|       |
  102|      0|            DLX_ENUM_INT_REGISTER_ID
  ------------------
  |  |   13|  10.0k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R0)                                                              \
  |  |  ------------------
  |  |  |  |   99|  10.0k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 10.0k, False: 78.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|  10.0k|        return #name;
  |  |  ------------------
  |  |   14|  25.4k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R1)                                                              \
  |  |  ------------------
  |  |  |  |   99|  25.4k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 25.4k, False: 62.6k]
  |  |  |  |  ------------------
  |  |  |  |  100|  25.4k|        return #name;
  |  |  ------------------
  |  |   15|  25.4k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R2)                                                              \
  |  |  ------------------
  |  |  |  |   99|    352|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 352, False: 87.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|    352|        return #name;
  |  |  ------------------
  |  |   16|  7.32k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R3)                                                              \
  |  |  ------------------
  |  |  |  |   99|  7.32k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 7.32k, False: 80.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|  7.32k|        return #name;
  |  |  ------------------
  |  |   17|  7.32k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R4)                                                              \
  |  |  ------------------
  |  |  |  |   99|    667|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 667, False: 87.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|    667|        return #name;
  |  |  ------------------
  |  |   18|  4.97k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R5)                                                              \
  |  |  ------------------
  |  |  |  |   99|  4.97k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 4.97k, False: 83.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|  4.97k|        return #name;
  |  |  ------------------
  |  |   19|  4.97k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R6)                                                              \
  |  |  ------------------
  |  |  |  |   99|     91|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 91, False: 88.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|     91|        return #name;
  |  |  ------------------
  |  |   20|     91|    DLX_ENUM_INT_REGISTER_ID_IMPL(R7)                                                              \
  |  |  ------------------
  |  |  |  |   99|     89|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 89, False: 88.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|     89|        return #name;
  |  |  ------------------
  |  |   21|    584|    DLX_ENUM_INT_REGISTER_ID_IMPL(R8)                                                              \
  |  |  ------------------
  |  |  |  |   99|    584|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 584, False: 87.5k]
  |  |  |  |  ------------------
  |  |  |  |  100|    584|        return #name;
  |  |  ------------------
  |  |   22|    584|    DLX_ENUM_INT_REGISTER_ID_IMPL(R9)                                                              \
  |  |  ------------------
  |  |  |  |   99|    514|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 514, False: 87.6k]
  |  |  |  |  ------------------
  |  |  |  |  100|    514|        return #name;
  |  |  ------------------
  |  |   23|    514|    DLX_ENUM_INT_REGISTER_ID_IMPL(R10)                                                             \
  |  |  ------------------
  |  |  |  |   99|     69|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 69, False: 88.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|     69|        return #name;
  |  |  ------------------
  |  |   24|    158|    DLX_ENUM_INT_REGISTER_ID_IMPL(R11)                                                             \
  |  |  ------------------
  |  |  |  |   99|    158|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 158, False: 87.9k]
  |  |  |  |  ------------------
  |  |  |  |  100|    158|        return #name;
  |  |  ------------------
  |  |   25|    158|    DLX_ENUM_INT_REGISTER_ID_IMPL(R12)                                                             \
  |  |  ------------------
  |  |  |  |   99|     77|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 77, False: 88.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|     77|        return #name;
  |  |  ------------------
  |  |   26|    710|    DLX_ENUM_INT_REGISTER_ID_IMPL(R13)                                                             \
  |  |  ------------------
  |  |  |  |   99|    710|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 710, False: 87.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|    710|        return #name;
  |  |  ------------------
  |  |   27|    710|    DLX_ENUM_INT_REGISTER_ID_IMPL(R14)                                                             \
  |  |  ------------------
  |  |  |  |   99|    238|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 238, False: 87.8k]
  |  |  |  |  ------------------
  |  |  |  |  100|    238|        return #name;
  |  |  ------------------
  |  |   28|  1.08k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R15)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.08k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.08k, False: 87.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.08k|        return #name;
  |  |  ------------------
  |  |   29|  18.8k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R16)                                                             \
  |  |  ------------------
  |  |  |  |   99|  18.8k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 18.8k, False: 69.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|  18.8k|        return #name;
  |  |  ------------------
  |  |   30|  18.8k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R17)                                                             \
  |  |  ------------------
  |  |  |  |   99|    129|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 129, False: 87.9k]
  |  |  |  |  ------------------
  |  |  |  |  100|    129|        return #name;
  |  |  ------------------
  |  |   31|    129|    DLX_ENUM_INT_REGISTER_ID_IMPL(R18)                                                             \
  |  |  ------------------
  |  |  |  |   99|    121|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 121, False: 88.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    121|        return #name;
  |  |  ------------------
  |  |   32|    121|    DLX_ENUM_INT_REGISTER_ID_IMPL(R19)                                                             \
  |  |  ------------------
  |  |  |  |   99|     13|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 13, False: 88.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     13|        return #name;
  |  |  ------------------
  |  |   33|    848|    DLX_ENUM_INT_REGISTER_ID_IMPL(R20)                                                             \
  |  |  ------------------
  |  |  |  |   99|    848|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 848, False: 87.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|    848|        return #name;
  |  |  ------------------
  |  |   34|  1.36k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R21)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.36k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.36k, False: 86.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.36k|        return #name;
  |  |  ------------------
  |  |   35|  1.36k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R22)                                                             \
  |  |  ------------------
  |  |  |  |   99|      4|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 4, False: 88.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|      4|        return #name;
  |  |  ------------------
  |  |   36|  3.92k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R23)                                                             \
  |  |  ------------------
  |  |  |  |   99|  3.92k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 3.92k, False: 84.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|  3.92k|        return #name;
  |  |  ------------------
  |  |   37|  3.92k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R24)                                                             \
  |  |  ------------------
  |  |  |  |   99|     72|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 72, False: 88.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|     72|        return #name;
  |  |  ------------------
  |  |   38|     72|    DLX_ENUM_INT_REGISTER_ID_IMPL(R25)                                                             \
  |  |  ------------------
  |  |  |  |   99|     28|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 28, False: 88.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|     28|        return #name;
  |  |  ------------------
  |  |   39|  1.64k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R26)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.64k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.64k, False: 86.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.64k|        return #name;
  |  |  ------------------
  |  |   40|  3.46k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R27)                                                             \
  |  |  ------------------
  |  |  |  |   99|  3.46k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 3.46k, False: 84.6k]
  |  |  |  |  ------------------
  |  |  |  |  100|  3.46k|        return #name;
  |  |  ------------------
  |  |   41|  3.46k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R28)                                                             \
  |  |  ------------------
  |  |  |  |   99|     33|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 33, False: 88.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|     33|        return #name;
  |  |  ------------------
  |  |   42|     33|    DLX_ENUM_INT_REGISTER_ID_IMPL(R29)                                                             \
  |  |  ------------------
  |  |  |  |   99|     20|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 20, False: 88.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     20|        return #name;
  |  |  ------------------
  |  |   43|  4.71k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R30)                                                             \
  |  |  ------------------
  |  |  |  |   99|  4.71k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 4.71k, False: 83.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|  4.71k|        return #name;
  |  |  ------------------
  |  |   44|  4.71k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R31)
  |  |  ------------------
  |  |  |  |   99|    324|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 324, False: 87.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|    324|        return #name;
  |  |  ------------------
  ------------------
  103|       |
  104|      0|#undef DLX_ENUM_INT_REGISTER_ID_IMPL
  105|       |
  106|      0|            default:
  ------------------
  |  Branch (106:13): [True: 0, False: 88.1k]
  ------------------
  107|      0|                PHI_ASSERT_NOT_REACHED();
  108|  88.1k|        }
  109|  88.1k|    }
_ZN3dlx9enum_nameINS_15FloatRegisterIDEEEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEET_:
  130|  46.4k|    {
  131|  46.4k|        switch (value)
  132|  46.4k|        {
  133|      0|#define DLX_ENUM_FLOAT_REGISTER_ID_IMPL(name)                                                      \
  134|      0|    case FloatRegisterID::name:                                                                    \
  135|      0|        return #name;
  136|       |
  137|      0|            DLX_ENUM_FLOAT_REGISTER_ID
  ------------------
  |  |   47|  13.5k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F0)                                                            \
  |  |  ------------------
  |  |  |  |  134|  13.5k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 13.5k, False: 32.9k]
  |  |  |  |  ------------------
  |  |  |  |  135|  13.5k|        return #name;
  |  |  ------------------
  |  |   48|  13.5k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F1)                                                            \
  |  |  ------------------
  |  |  |  |  134|  5.45k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5.45k, False: 41.0k]
  |  |  |  |  ------------------
  |  |  |  |  135|  5.45k|        return #name;
  |  |  ------------------
  |  |   49|  5.45k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F2)                                                            \
  |  |  ------------------
  |  |  |  |  134|     14|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 14, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|     14|        return #name;
  |  |  ------------------
  |  |   50|     23|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F3)                                                            \
  |  |  ------------------
  |  |  |  |  134|     23|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 23, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|     23|        return #name;
  |  |  ------------------
  |  |   51|     23|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F4)                                                            \
  |  |  ------------------
  |  |  |  |  134|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 6, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|      6|        return #name;
  |  |  ------------------
  |  |   52|    120|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F5)                                                            \
  |  |  ------------------
  |  |  |  |  134|    120|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 120, False: 46.3k]
  |  |  |  |  ------------------
  |  |  |  |  135|    120|        return #name;
  |  |  ------------------
  |  |   53|    120|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F6)                                                            \
  |  |  ------------------
  |  |  |  |  134|     16|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 16, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|     16|        return #name;
  |  |  ------------------
  |  |   54|     16|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F7)                                                            \
  |  |  ------------------
  |  |  |  |  134|      8|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 8, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|      8|        return #name;
  |  |  ------------------
  |  |   55|    148|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F8)                                                            \
  |  |  ------------------
  |  |  |  |  134|    148|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 148, False: 46.3k]
  |  |  |  |  ------------------
  |  |  |  |  135|    148|        return #name;
  |  |  ------------------
  |  |   56|  4.57k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F9)                                                            \
  |  |  ------------------
  |  |  |  |  134|  4.57k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 4.57k, False: 41.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|  4.57k|        return #name;
  |  |  ------------------
  |  |   57|  4.57k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F10)                                                           \
  |  |  ------------------
  |  |  |  |  134|     11|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 11, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|     11|        return #name;
  |  |  ------------------
  |  |   58|     11|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F11)                                                           \
  |  |  ------------------
  |  |  |  |  134|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 2, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|      2|        return #name;
  |  |  ------------------
  |  |   59|      2|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F12)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   60|      8|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F13)                                                           \
  |  |  ------------------
  |  |  |  |  134|      8|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 8, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|      8|        return #name;
  |  |  ------------------
  |  |   61|      8|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F14)                                                           \
  |  |  ------------------
  |  |  |  |  134|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 2, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|      2|        return #name;
  |  |  ------------------
  |  |   62|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F15)                                                           \
  |  |  ------------------
  |  |  |  |  134|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|      5|        return #name;
  |  |  ------------------
  |  |   63|  4.04k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F16)                                                           \
  |  |  ------------------
  |  |  |  |  134|  4.04k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 4.04k, False: 42.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|  4.04k|        return #name;
  |  |  ------------------
  |  |   64|  4.04k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F17)                                                           \
  |  |  ------------------
  |  |  |  |  134|    754|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 754, False: 45.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|    754|        return #name;
  |  |  ------------------
  |  |   65|    754|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F18)                                                           \
  |  |  ------------------
  |  |  |  |  134|    279|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 279, False: 46.1k]
  |  |  |  |  ------------------
  |  |  |  |  135|    279|        return #name;
  |  |  ------------------
  |  |   66|    279|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F19)                                                           \
  |  |  ------------------
  |  |  |  |  134|     30|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 30, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|     30|        return #name;
  |  |  ------------------
  |  |   67|  9.81k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F20)                                                           \
  |  |  ------------------
  |  |  |  |  134|  9.81k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 9.81k, False: 36.6k]
  |  |  |  |  ------------------
  |  |  |  |  135|  9.81k|        return #name;
  |  |  ------------------
  |  |   68|  9.81k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F21)                                                           \
  |  |  ------------------
  |  |  |  |  134|    785|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 785, False: 45.6k]
  |  |  |  |  ------------------
  |  |  |  |  135|    785|        return #name;
  |  |  ------------------
  |  |   69|    785|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F22)                                                           \
  |  |  ------------------
  |  |  |  |  134|     20|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 20, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|     20|        return #name;
  |  |  ------------------
  |  |   70|     21|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F23)                                                           \
  |  |  ------------------
  |  |  |  |  134|     21|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 21, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|     21|        return #name;
  |  |  ------------------
  |  |   71|    725|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F24)                                                           \
  |  |  ------------------
  |  |  |  |  134|    725|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 725, False: 45.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|    725|        return #name;
  |  |  ------------------
  |  |   72|    725|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F25)                                                           \
  |  |  ------------------
  |  |  |  |  134|     20|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 20, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|     20|        return #name;
  |  |  ------------------
  |  |   73|  5.59k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F26)                                                           \
  |  |  ------------------
  |  |  |  |  134|  5.59k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5.59k, False: 40.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|  5.59k|        return #name;
  |  |  ------------------
  |  |   74|  5.59k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F27)                                                           \
  |  |  ------------------
  |  |  |  |  134|    204|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 204, False: 46.2k]
  |  |  |  |  ------------------
  |  |  |  |  135|    204|        return #name;
  |  |  ------------------
  |  |   75|    204|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F28)                                                           \
  |  |  ------------------
  |  |  |  |  134|     19|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 19, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|     19|        return #name;
  |  |  ------------------
  |  |   76|     19|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F29)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 46.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   77|    161|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F30)                                                           \
  |  |  ------------------
  |  |  |  |  134|    161|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 161, False: 46.3k]
  |  |  |  |  ------------------
  |  |  |  |  135|    161|        return #name;
  |  |  ------------------
  |  |   78|    161|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F31)
  |  |  ------------------
  |  |  |  |  134|     85|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 85, False: 46.3k]
  |  |  |  |  ------------------
  |  |  |  |  135|     85|        return #name;
  |  |  ------------------
  ------------------
  138|       |
  139|      0|#undef DLX_ENUM_FLOAT_REGISTER_ID_IMPL
  140|       |
  141|      0|            default:
  ------------------
  |  Branch (141:13): [True: 0, False: 46.4k]
  ------------------
  142|      0|                PHI_ASSERT_NOT_REACHED();
  143|  46.4k|        }
  144|  46.4k|    }

_ZN3dlx14StatusRegister9SetStatusEN3phi7booleanE:
   11|   638k|        {
   12|   638k|            m_Value = value;
   13|   638k|        }
_ZNK3dlx14StatusRegister3GetEv:
   16|   934k|        {
   17|   934k|            return m_Value;
   18|   934k|        }

Parser.cpp:_ZNK3dlx11TokenStream19find_first_token_ifIZNS_6Parser5ParseERS0_E3$_0EEPKNS_5TokenET_:
   58|  9.18k|        {
   59|       |#if defined(PHI_DEBUG)
   60|       |            PHI_ASSERT(m_Finialized);
   61|       |#endif
   62|       |
   63|  9.18k|            for (const Token& token : m_Tokens)
  ------------------
  |  Branch (63:37): [True: 91.0k, False: 0]
  ------------------
   64|  91.0k|            {
   65|  91.0k|                if (pred(token))
  ------------------
  |  Branch (65:21): [True: 9.18k, False: 81.8k]
  ------------------
   66|  9.18k|                {
   67|  9.18k|                    return &token;
   68|  9.18k|                }
   69|  91.0k|            }
   70|       |
   71|      0|            return nullptr;
   72|  9.18k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5Token4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEERNS4_7integerImEESC_EEEvDpOT_:
   24|   921k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   921k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   921k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5TokenEEEEvDpOT_:
   24|  1.50M|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|  1.50M|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  1.50M|        }
_ZN3dlx11TokenStream12emplace_backIJRNS_5Token4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEERNS5_7integerImEESD_EEEvDpOT_:
   24|   125k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   125k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   125k|        }

_ZN3dlx13FloatRegister8SetValueEN3phi14floating_pointIfEE:
   10|   691k|    {
   11|   691k|        m_Value = val;
   12|   691k|    }
_ZNK3dlx13FloatRegister8GetValueEv:
   15|  2.66M|    {
   16|  2.66M|        return m_Value;
   17|  2.66M|    }

_ZN3dlx11InstructionC2ERKNS_15InstructionInfoEN3phi7integerImEE:
   19|   182k|    {}
_ZN3dlx11Instruction11SetArgumentEN3phi7integerIhEENS_19InstructionArgumentE:
   24|  39.6k|    {
   25|  39.6k|        PHI_ASSERT(argument_number < 3u);
   26|       |
   27|  39.6k|        switch (argument_number.unsafe())
   28|  39.6k|        {
   29|  18.1k|            case 0u:
  ------------------
  |  Branch (29:13): [True: 18.1k, False: 21.5k]
  ------------------
   30|  18.1k|                m_Arg1 = argument;
   31|  18.1k|                break;
   32|  12.3k|            case 1u:
  ------------------
  |  Branch (32:13): [True: 12.3k, False: 27.2k]
  ------------------
   33|  12.3k|                m_Arg2 = argument;
   34|  12.3k|                break;
   35|  9.11k|            case 2u:
  ------------------
  |  Branch (35:13): [True: 9.11k, False: 30.4k]
  ------------------
   36|  9.11k|                m_Arg3 = argument;
   37|  9.11k|                break;
   38|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
   39|      0|            default:
  ------------------
  |  Branch (39:13): [True: 0, False: 39.6k]
  ------------------
   40|      0|                PHI_ASSERT_NOT_REACHED();
   41|  39.6k|#endif
   42|  39.6k|        }
   43|  39.6k|    }
_ZNK3dlx11Instruction7ExecuteERNS_9ProcessorE:
   83|  6.10M|    {
   84|  6.10M|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   85|  6.10M|    }
_ZNK3dlx11Instruction7GetInfoEv:
   88|  6.10M|    {
   89|  6.10M|        return m_Info;
   90|  6.10M|    }

_ZN3dlx19InstructionArgumentC2Ev:
   24|   587k|    {}
_ZNK3dlx19InstructionArgument7GetTypeEv:
   27|  36.6M|    {
   28|  36.6M|        return m_Type;
   29|  36.6M|    }
_ZNK3dlx19InstructionArgument13AsRegisterIntEv:
   77|  8.19M|    {
   78|  8.19M|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   79|       |
   80|  8.19M|        return register_int;
   81|  8.19M|    }
_ZNK3dlx19InstructionArgument15AsRegisterFloatEv:
   84|  1.99M|    {
   85|  1.99M|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   86|       |
   87|  1.99M|        return register_float;
   88|  1.99M|    }
_ZNK3dlx19InstructionArgument16AsImmediateValueEv:
   92|  1.70M|    {
   93|  1.70M|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   94|       |
   95|  1.70M|        return immediate_value;
   96|  1.70M|    }
_ZNK3dlx19InstructionArgument7AsLabelEv:
  107|  1.17M|    {
  108|  1.17M|        PHI_ASSERT(m_Type == ArgumentType::Label);
  109|       |
  110|  1.17M|        return label;
  111|  1.17M|    }
_ZN3dlx39ConstructInstructionArgumentRegisterIntENS_13IntRegisterIDE:
  170|  24.3k|    {
  171|  24.3k|        InstructionArgument arg;
  172|  24.3k|        arg.m_Type                   = ArgumentType::IntRegister;
  173|  24.3k|        arg.register_int.register_id = id;
  174|  24.3k|        return arg;
  175|  24.3k|    }
_ZN3dlx41ConstructInstructionArgumentRegisterFloatENS_15FloatRegisterIDE:
  178|  4.97k|    {
  179|  4.97k|        InstructionArgument arg;
  180|  4.97k|        arg.m_Type                     = ArgumentType::FloatRegister;
  181|  4.97k|        arg.register_float.register_id = id;
  182|  4.97k|        return arg;
  183|  4.97k|    }
_ZN3dlx42ConstructInstructionArgumentImmediateValueEs:
  186|  7.12k|    {
  187|  7.12k|        InstructionArgument arg;
  188|  7.12k|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  189|  7.12k|        arg.immediate_value.signed_value = value;
  190|  7.12k|        return arg;
  191|  7.12k|    }
_ZN3dlx33ConstructInstructionArgumentLabelEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  204|  3.16k|    {
  205|  3.16k|        InstructionArgument arg;
  206|  3.16k|        arg.m_Type           = ArgumentType::Label;
  207|  3.16k|        arg.label.label_name = label_name;
  208|  3.16k|        return arg;
  209|  3.16k|    }

_ZN3dlx4impl3ADDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  350|   311k|        {
  351|   311k|            const auto& dest_reg = arg1.AsRegisterInt();
  352|   311k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  353|   311k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  354|       |
  355|   311k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  356|   311k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  357|       |
  358|   311k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  359|   311k|        }
_ZN3dlx4impl4ADDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  363|  47.0k|        {
  364|  47.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  365|  47.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  366|  47.0k|            const auto& imm_value = arg3.AsImmediateValue();
  367|       |
  368|  47.0k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  369|       |
  370|  47.0k|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  371|  47.0k|        }
_ZN3dlx4impl4ADDUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  375|  48.0k|        {
  376|  48.0k|            const auto& dest_reg = arg1.AsRegisterInt();
  377|  48.0k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  378|  48.0k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  379|       |
  380|  48.0k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  381|  48.0k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  382|       |
  383|  48.0k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  384|  48.0k|        }
_ZN3dlx4impl5ADDUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  388|  20.7k|        {
  389|  20.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  390|  20.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  391|  20.7k|            const auto& imm_value = arg3.AsImmediateValue();
  392|       |
  393|  20.7k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  394|       |
  395|  20.7k|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  396|  20.7k|        }
_ZN3dlx4impl4ADDFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  400|  24.0k|        {
  401|  24.0k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  402|  24.0k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  403|  24.0k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  404|       |
  405|  24.0k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  406|  24.0k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  407|       |
  408|  24.0k|            const phi::f32 new_value = lhs_value + rhs_value;
  409|       |
  410|  24.0k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  411|  24.0k|        }
_ZN3dlx4impl4ADDDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  415|  18.8k|        {
  416|  18.8k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  417|  18.8k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  418|  18.8k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  419|       |
  420|  18.8k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  421|  18.8k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  422|       |
  423|  18.8k|            const phi::f64 new_value = lhs_value + rhs_value;
  424|       |
  425|  18.8k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  426|  18.8k|        }
_ZN3dlx4impl3SUBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  430|  56.7k|        {
  431|  56.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  432|  56.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  433|  56.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  434|       |
  435|  56.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  436|  56.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  437|       |
  438|  56.7k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  439|  56.7k|        }
_ZN3dlx4impl4SUBIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  443|  11.6k|        {
  444|  11.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  445|  11.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  446|  11.6k|            const auto& imm_value = arg3.AsImmediateValue();
  447|       |
  448|  11.6k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  449|       |
  450|  11.6k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  451|  11.6k|        }
_ZN3dlx4impl4SUBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  455|   162k|        {
  456|   162k|            const auto& dest_reg = arg1.AsRegisterInt();
  457|   162k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  458|   162k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  459|       |
  460|   162k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  461|   162k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  462|       |
  463|   162k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  464|   162k|        }
_ZN3dlx4impl5SUBUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  468|  19.6k|        {
  469|  19.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  470|  19.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  471|  19.6k|            const auto& imm_value = arg3.AsImmediateValue();
  472|       |
  473|  19.6k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  474|       |
  475|  19.6k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  476|  19.6k|        }
_ZN3dlx4impl4SUBFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  480|  23.6k|        {
  481|  23.6k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  482|  23.6k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  483|  23.6k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  484|       |
  485|  23.6k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  486|  23.6k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  487|       |
  488|  23.6k|            const phi::f32 new_value = lhs_value - rhs_value;
  489|       |
  490|  23.6k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  491|  23.6k|        }
_ZN3dlx4impl4SUBDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  495|  23.3k|        {
  496|  23.3k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  497|  23.3k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  498|  23.3k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  499|       |
  500|  23.3k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  501|  23.3k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  502|       |
  503|  23.3k|            const phi::f64 new_value = lhs_value - rhs_value;
  504|       |
  505|  23.3k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  506|  23.3k|        }
_ZN3dlx4impl4MULTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  510|  63.6k|        {
  511|  63.6k|            const auto& dest_reg = arg1.AsRegisterInt();
  512|  63.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  513|  63.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  514|       |
  515|  63.6k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  516|  63.6k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  517|       |
  518|  63.6k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  519|  63.6k|        }
_ZN3dlx4impl5MULTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  523|  32.0k|        {
  524|  32.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  525|  32.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  526|  32.0k|            const auto& imm_value = arg3.AsImmediateValue();
  527|       |
  528|  32.0k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  529|       |
  530|  32.0k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  531|  32.0k|        }
_ZN3dlx4impl5MULTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  535|  26.7k|        {
  536|  26.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  537|  26.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  538|  26.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  539|       |
  540|  26.7k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  541|  26.7k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  542|       |
  543|  26.7k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  544|  26.7k|        }
_ZN3dlx4impl6MULTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  548|  61.4k|        {
  549|  61.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
  550|  61.4k|            const auto& src_reg   = arg2.AsRegisterInt();
  551|  61.4k|            const auto& imm_value = arg3.AsImmediateValue();
  552|       |
  553|  61.4k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  554|       |
  555|  61.4k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  556|  61.4k|        }
_ZN3dlx4impl5MULTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  560|  27.6k|        {
  561|  27.6k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  562|  27.6k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  563|  27.6k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  564|       |
  565|  27.6k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  566|  27.6k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  567|       |
  568|  27.6k|            const phi::f32 new_value = lhs_value * rhs_value;
  569|       |
  570|  27.6k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  571|  27.6k|        }
_ZN3dlx4impl5MULTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  575|  19.5k|        {
  576|  19.5k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  577|  19.5k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  578|  19.5k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  579|       |
  580|  19.5k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  581|  19.5k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  582|       |
  583|  19.5k|            const phi::f64 new_value = lhs_value * rhs_value;
  584|       |
  585|  19.5k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  586|  19.5k|        }
_ZN3dlx4impl3DIVERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  590|  5.01k|        {
  591|  5.01k|            const auto& dest_reg = arg1.AsRegisterInt();
  592|  5.01k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  593|  5.01k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  594|       |
  595|  5.01k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  596|  5.01k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  597|       |
  598|  5.01k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  599|  5.01k|        }
_ZN3dlx4impl4DIVIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  603|      1|        {
  604|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  605|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  606|      1|            const auto& imm_value = arg3.AsImmediateValue();
  607|       |
  608|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  609|       |
  610|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  611|      1|        }
_ZN3dlx4impl4DIVUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  615|  10.0k|        {
  616|  10.0k|            const auto& dest_reg = arg1.AsRegisterInt();
  617|  10.0k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  618|  10.0k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  619|       |
  620|  10.0k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  621|  10.0k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  622|       |
  623|  10.0k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  624|  10.0k|        }
_ZN3dlx4impl5DIVUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  628|      1|        {
  629|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  630|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  631|      1|            const auto& imm_value = arg3.AsImmediateValue();
  632|       |
  633|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  634|       |
  635|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  636|      1|        }
_ZN3dlx4impl4DIVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  640|      1|        {
  641|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  642|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  643|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  644|       |
  645|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  646|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  647|       |
  648|      1|            if (rhs_value.unsafe() == 0.0f)
  ------------------
  |  Branch (648:17): [True: 1, False: 0]
  ------------------
  649|      1|            {
  650|      1|                processor.Raise(Exception::DivideByZero);
  651|      1|                return;
  652|      1|            }
  653|       |
  654|      0|            const phi::f32 new_value = lhs_value / rhs_value;
  655|       |
  656|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  657|      0|        }
_ZN3dlx4impl4DIVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  661|      1|        {
  662|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  663|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  664|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  665|       |
  666|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  667|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  668|       |
  669|      1|            if (rhs_value.unsafe() == 0.0)
  ------------------
  |  Branch (669:17): [True: 1, False: 0]
  ------------------
  670|      1|            {
  671|      1|                processor.Raise(Exception::DivideByZero);
  672|      1|                return;
  673|      1|            }
  674|       |
  675|      0|            const phi::f64 new_value = lhs_value / rhs_value;
  676|       |
  677|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  678|      0|        }
_ZN3dlx4impl3SLLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  682|  86.0k|        {
  683|  86.0k|            const auto& dest_reg = arg1.AsRegisterInt();
  684|  86.0k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  685|  86.0k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  686|       |
  687|  86.0k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  688|  86.0k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  689|       |
  690|  86.0k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  691|  86.0k|        }
_ZN3dlx4impl4SLLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  695|  22.7k|        {
  696|  22.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  697|  22.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  698|  22.7k|            const auto& imm_value = arg3.AsImmediateValue();
  699|       |
  700|  22.7k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  701|  22.7k|            phi::i32 shift_value = imm_value.signed_value;
  702|       |
  703|  22.7k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  704|  22.7k|        }
_ZN3dlx4impl3SRLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  708|  68.2k|        {
  709|  68.2k|            const auto& dest_reg = arg1.AsRegisterInt();
  710|  68.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  711|  68.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  712|       |
  713|  68.2k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  714|  68.2k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  715|       |
  716|  68.2k|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  717|  68.2k|        }
_ZN3dlx4impl4SRLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  721|  33.9k|        {
  722|  33.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  723|  33.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  724|  33.9k|            const auto& imm_value = arg3.AsImmediateValue();
  725|       |
  726|  33.9k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  727|  33.9k|            phi::i32 shift_value = imm_value.signed_value;
  728|       |
  729|  33.9k|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  730|  33.9k|        }
_ZN3dlx4impl3SLAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  734|  81.7k|        {
  735|  81.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  736|  81.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  737|  81.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  738|       |
  739|  81.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  740|  81.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  741|       |
  742|  81.7k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  743|  81.7k|        }
_ZN3dlx4impl4SLAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  747|  27.9k|        {
  748|  27.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  749|  27.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  750|  27.9k|            const auto& imm_value = arg3.AsImmediateValue();
  751|       |
  752|  27.9k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  753|  27.9k|            phi::i32 shift_value = imm_value.signed_value;
  754|       |
  755|  27.9k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  756|  27.9k|        }
_ZN3dlx4impl3SRAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  760|  73.7k|        {
  761|  73.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  762|  73.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  763|  73.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  764|       |
  765|  73.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  766|  73.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  767|       |
  768|  73.7k|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  769|  73.7k|        }
_ZN3dlx4impl4SRAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  773|  27.9k|        {
  774|  27.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  775|  27.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  776|  27.9k|            const auto& imm_value = arg3.AsImmediateValue();
  777|       |
  778|  27.9k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  779|  27.9k|            phi::i32 shift_value = imm_value.signed_value;
  780|       |
  781|  27.9k|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  782|  27.9k|        }
_ZN3dlx4impl3ANDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  786|  33.3k|        {
  787|  33.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  788|  33.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  789|  33.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  790|       |
  791|  33.3k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  792|  33.3k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  793|  33.3k|            phi::i32 new_value = lhs_value.unsafe() & rhs_value.unsafe();
  794|       |
  795|  33.3k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  796|  33.3k|        }
_ZN3dlx4impl4ANDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  800|   102k|        {
  801|   102k|            const auto& dest_reg  = arg1.AsRegisterInt();
  802|   102k|            const auto& src_reg   = arg2.AsRegisterInt();
  803|   102k|            const auto& imm_value = arg3.AsImmediateValue();
  804|       |
  805|   102k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  806|   102k|            phi::i32 new_value = src_value.unsafe() & imm_value.signed_value.unsafe();
  807|       |
  808|   102k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  809|   102k|        }
_ZN3dlx4impl2ORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  813|  13.5k|        {
  814|  13.5k|            const auto& dest_reg = arg1.AsRegisterInt();
  815|  13.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  816|  13.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  817|       |
  818|  13.5k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  819|  13.5k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  820|  13.5k|            phi::i32 new_value = lhs_value.unsafe() | rhs_value.unsafe();
  821|       |
  822|  13.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  823|  13.5k|        }
_ZN3dlx4impl3ORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  827|  19.1k|        {
  828|  19.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
  829|  19.1k|            const auto& src_reg   = arg2.AsRegisterInt();
  830|  19.1k|            const auto& imm_value = arg3.AsImmediateValue();
  831|       |
  832|  19.1k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  833|  19.1k|            phi::i32 new_value = src_value.unsafe() | imm_value.signed_value.unsafe();
  834|       |
  835|  19.1k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  836|  19.1k|        }
_ZN3dlx4impl3XORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  840|  20.8k|        {
  841|  20.8k|            const auto& dest_reg = arg1.AsRegisterInt();
  842|  20.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  843|  20.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  844|       |
  845|  20.8k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  846|  20.8k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  847|  20.8k|            phi::i32 new_value = lhs_value.unsafe() ^ rhs_value.unsafe();
  848|       |
  849|  20.8k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  850|  20.8k|        }
_ZN3dlx4impl4XORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  854|   403k|        {
  855|   403k|            const auto& dest_reg  = arg1.AsRegisterInt();
  856|   403k|            const auto& src_reg   = arg2.AsRegisterInt();
  857|   403k|            const auto& imm_value = arg3.AsImmediateValue();
  858|       |
  859|   403k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  860|   403k|            phi::i32 new_value = src_value.unsafe() ^ imm_value.signed_value.unsafe();
  861|       |
  862|   403k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  863|   403k|        }
_ZN3dlx4impl3SLTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  867|  12.3k|        {
  868|  12.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  869|  12.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  870|  12.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  871|       |
  872|  12.3k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  873|  12.3k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  874|       |
  875|  12.3k|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
  ------------------
  |  Branch (875:41): [True: 1, False: 12.3k]
  ------------------
  876|       |
  877|  12.3k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  878|  12.3k|        }
_ZN3dlx4impl4SLTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  882|  29.5k|        {
  883|  29.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
  884|  29.5k|            const auto& src_reg   = arg2.AsRegisterInt();
  885|  29.5k|            const auto& imm_value = arg3.AsImmediateValue();
  886|       |
  887|  29.5k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  888|       |
  889|  29.5k|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (889:41): [True: 0, False: 29.5k]
  ------------------
  890|       |
  891|  29.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  892|  29.5k|        }
_ZN3dlx4impl4SLTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  896|  11.7k|        {
  897|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  898|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  899|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  900|       |
  901|  11.7k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  902|  11.7k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  903|       |
  904|  11.7k|            const phi::u32 new_value = (lhs_value < rhs_value ? 1u : 0u);
  ------------------
  |  Branch (904:41): [True: 1, False: 11.7k]
  ------------------
  905|       |
  906|  11.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  907|  11.7k|        }
_ZN3dlx4impl5SLTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  911|   101k|        {
  912|   101k|            const auto& dest_reg  = arg1.AsRegisterInt();
  913|   101k|            const auto& src_reg   = arg2.AsRegisterInt();
  914|   101k|            const auto& imm_value = arg3.AsImmediateValue();
  915|       |
  916|   101k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  917|       |
  918|   101k|            const phi::u32 new_value = (src_value < imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (918:41): [True: 0, False: 101k]
  ------------------
  919|       |
  920|   101k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  921|   101k|        }
_ZN3dlx4impl3LTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  925|  11.7k|        {
  926|  11.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  927|  11.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  928|       |
  929|  11.7k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  930|  11.7k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  931|       |
  932|  11.7k|            const phi::boolean new_value = (lhs_value < rhs_value);
  933|       |
  934|  11.7k|            processor.SetFPSRValue(new_value);
  935|  11.7k|        }
_ZN3dlx4impl3LTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  939|  28.7k|        {
  940|  28.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  941|  28.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  942|       |
  943|  28.7k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  944|  28.7k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  945|       |
  946|  28.7k|            const phi::boolean new_value = (lhs_value < rhs_value);
  947|       |
  948|  28.7k|            processor.SetFPSRValue(new_value);
  949|  28.7k|        }
_ZN3dlx4impl3SGTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  953|  11.7k|        {
  954|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  955|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  956|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  957|       |
  958|  11.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  959|  11.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  960|       |
  961|  11.7k|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
  ------------------
  |  Branch (961:41): [True: 0, False: 11.7k]
  ------------------
  962|       |
  963|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  964|  11.7k|        }
_ZN3dlx4impl4SGTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  968|  34.2k|        {
  969|  34.2k|            const auto& dest_reg  = arg1.AsRegisterInt();
  970|  34.2k|            const auto& src_reg   = arg2.AsRegisterInt();
  971|  34.2k|            const auto& imm_value = arg3.AsImmediateValue();
  972|       |
  973|  34.2k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  974|       |
  975|  34.2k|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (975:41): [True: 1.00k, False: 33.1k]
  ------------------
  976|       |
  977|  34.2k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  978|  34.2k|        }
_ZN3dlx4impl4SGTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  982|  11.4k|        {
  983|  11.4k|            const auto& dest_reg = arg1.AsRegisterInt();
  984|  11.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  985|  11.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  986|       |
  987|  11.4k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  988|  11.4k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  989|       |
  990|  11.4k|            const phi::u32 new_value = (lhs_value > rhs_value ? 1u : 0u);
  ------------------
  |  Branch (990:41): [True: 0, False: 11.4k]
  ------------------
  991|       |
  992|  11.4k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  993|  11.4k|        }
_ZN3dlx4impl5SGTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  997|  24.7k|        {
  998|  24.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  999|  24.7k|            const auto& src_reg   = arg2.AsRegisterInt();
 1000|  24.7k|            const auto& imm_value = arg3.AsImmediateValue();
 1001|       |
 1002|  24.7k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1003|       |
 1004|  24.7k|            const phi::u32 new_value = (src_value > imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1004:41): [True: 0, False: 24.7k]
  ------------------
 1005|       |
 1006|  24.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1007|  24.7k|        }
_ZN3dlx4impl3GTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1011|   119k|        {
 1012|   119k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1013|   119k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1014|       |
 1015|   119k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1016|   119k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1017|       |
 1018|   119k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1019|       |
 1020|   119k|            processor.SetFPSRValue(new_value);
 1021|   119k|        }
_ZN3dlx4impl3GTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1025|   261k|        {
 1026|   261k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1027|   261k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1028|       |
 1029|   261k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1030|   261k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1031|       |
 1032|   261k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1033|       |
 1034|   261k|            processor.SetFPSRValue(new_value);
 1035|   261k|        }
_ZN3dlx4impl3SLEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1039|  11.8k|        {
 1040|  11.8k|            const auto& dest_reg = arg1.AsRegisterInt();
 1041|  11.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1042|  11.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1043|       |
 1044|  11.8k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1045|  11.8k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1046|       |
 1047|  11.8k|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1047:41): [True: 11.8k, False: 2]
  ------------------
 1048|       |
 1049|  11.8k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1050|  11.8k|        }
_ZN3dlx4impl4SLEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1054|  22.7k|        {
 1055|  22.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1056|  22.7k|            const auto& src_reg   = arg2.AsRegisterInt();
 1057|  22.7k|            const auto& imm_value = arg3.AsImmediateValue();
 1058|       |
 1059|  22.7k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1060|       |
 1061|  22.7k|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1061:41): [True: 22.7k, False: 0]
  ------------------
 1062|       |
 1063|  22.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1064|  22.7k|        }
_ZN3dlx4impl4SLEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1068|  17.8k|        {
 1069|  17.8k|            const auto& dest_reg = arg1.AsRegisterInt();
 1070|  17.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1071|  17.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1072|       |
 1073|  17.8k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1074|  17.8k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1075|       |
 1076|  17.8k|            const phi::u32 new_value = (lhs_value <= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1076:41): [True: 17.8k, False: 0]
  ------------------
 1077|       |
 1078|  17.8k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1079|  17.8k|        }
_ZN3dlx4impl5SLEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1083|   169k|        {
 1084|   169k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1085|   169k|            const auto& src_reg   = arg2.AsRegisterInt();
 1086|   169k|            const auto& imm_value = arg3.AsImmediateValue();
 1087|       |
 1088|   169k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1089|       |
 1090|   169k|            const phi::u32 new_value = (src_value <= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1090:41): [True: 136k, False: 32.8k]
  ------------------
 1091|       |
 1092|   169k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1093|   169k|        }
_ZN3dlx4impl3LEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1097|  20.9k|        {
 1098|  20.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1099|  20.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1100|       |
 1101|  20.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1102|  20.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1103|       |
 1104|  20.9k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1105|       |
 1106|  20.9k|            processor.SetFPSRValue(new_value);
 1107|  20.9k|        }
_ZN3dlx4impl3LEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1111|  45.9k|        {
 1112|  45.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1113|  45.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1114|       |
 1115|  45.9k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1116|  45.9k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1117|       |
 1118|  45.9k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1119|       |
 1120|  45.9k|            processor.SetFPSRValue(new_value);
 1121|  45.9k|        }
_ZN3dlx4impl3SGEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1125|  13.4k|        {
 1126|  13.4k|            const auto& dest_reg = arg1.AsRegisterInt();
 1127|  13.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1128|  13.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1129|       |
 1130|  13.4k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1131|  13.4k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1132|       |
 1133|  13.4k|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1133:41): [True: 13.4k, False: 0]
  ------------------
 1134|       |
 1135|  13.4k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1136|  13.4k|        }
_ZN3dlx4impl4SGEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1140|   276k|        {
 1141|   276k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1142|   276k|            const auto& src_reg   = arg2.AsRegisterInt();
 1143|   276k|            const auto& imm_value = arg3.AsImmediateValue();
 1144|       |
 1145|   276k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1146|       |
 1147|   276k|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1147:41): [True: 273k, False: 2.08k]
  ------------------
 1148|       |
 1149|   276k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1150|   276k|        }
_ZN3dlx4impl4SGEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1154|  13.6k|        {
 1155|  13.6k|            const auto& dest_reg = arg1.AsRegisterInt();
 1156|  13.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1157|  13.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1158|       |
 1159|  13.6k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1160|  13.6k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1161|       |
 1162|  13.6k|            const phi::u32 new_value = (lhs_value >= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1162:41): [True: 13.6k, False: 0]
  ------------------
 1163|       |
 1164|  13.6k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1165|  13.6k|        }
_ZN3dlx4impl5SGEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1169|  25.9k|        {
 1170|  25.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1171|  25.9k|            const auto& src_reg   = arg2.AsRegisterInt();
 1172|  25.9k|            const auto& imm_value = arg3.AsImmediateValue();
 1173|       |
 1174|  25.9k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1175|       |
 1176|  25.9k|            const phi::u32 new_value = (src_value >= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1176:41): [True: 25.9k, False: 0]
  ------------------
 1177|       |
 1178|  25.9k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1179|  25.9k|        }
_ZN3dlx4impl3GEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1183|  32.3k|        {
 1184|  32.3k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1185|  32.3k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1186|       |
 1187|  32.3k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1188|  32.3k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1189|       |
 1190|  32.3k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1191|       |
 1192|  32.3k|            processor.SetFPSRValue(new_value);
 1193|  32.3k|        }
_ZN3dlx4impl3GEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1197|  28.5k|        {
 1198|  28.5k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1199|  28.5k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1200|       |
 1201|  28.5k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1202|  28.5k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1203|       |
 1204|  28.5k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1205|       |
 1206|  28.5k|            processor.SetFPSRValue(new_value);
 1207|  28.5k|        }
_ZN3dlx4impl3SEQERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1211|  21.5k|        {
 1212|  21.5k|            const auto& dest_reg = arg1.AsRegisterInt();
 1213|  21.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1214|  21.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1215|       |
 1216|  21.5k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1217|  21.5k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1218|       |
 1219|  21.5k|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
  ------------------
  |  Branch (1219:41): [True: 20.0k, False: 1.42k]
  ------------------
 1220|       |
 1221|  21.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1222|  21.5k|        }
_ZN3dlx4impl4SEQIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1226|  20.4k|        {
 1227|  20.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1228|  20.4k|            const auto& src_reg   = arg2.AsRegisterInt();
 1229|  20.4k|            const auto& imm_value = arg3.AsImmediateValue();
 1230|       |
 1231|  20.4k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1232|       |
 1233|  20.4k|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1233:41): [True: 20.4k, False: 0]
  ------------------
 1234|       |
 1235|  20.4k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1236|  20.4k|        }
_ZN3dlx4impl4SEQUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1240|   110k|        {
 1241|   110k|            const auto& dest_reg = arg1.AsRegisterInt();
 1242|   110k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1243|   110k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1244|       |
 1245|   110k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1246|   110k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1247|       |
 1248|   110k|            const phi::u32 new_value = (lhs_value == rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1248:41): [True: 96.7k, False: 13.6k]
  ------------------
 1249|       |
 1250|   110k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1251|   110k|        }
_ZN3dlx4impl5SEQUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1255|  64.1k|        {
 1256|  64.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1257|  64.1k|            const auto& src_reg   = arg2.AsRegisterInt();
 1258|  64.1k|            const auto& imm_value = arg3.AsImmediateValue();
 1259|       |
 1260|  64.1k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1261|       |
 1262|  64.1k|            const phi::u32 new_value = (src_value == imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1262:41): [True: 64.1k, False: 0]
  ------------------
 1263|       |
 1264|  64.1k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1265|  64.1k|        }
_ZN3dlx4impl3EQFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1269|  29.9k|        {
 1270|  29.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1271|  29.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1272|       |
 1273|  29.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1274|  29.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1275|       |
 1276|  29.9k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1277|       |
 1278|  29.9k|            processor.SetFPSRValue(new_value);
 1279|  29.9k|        }
_ZN3dlx4impl3EQDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1283|  17.9k|        {
 1284|  17.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1285|  17.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1286|       |
 1287|  17.9k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1288|  17.9k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1289|       |
 1290|  17.9k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1291|       |
 1292|  17.9k|            processor.SetFPSRValue(new_value);
 1293|  17.9k|        }
_ZN3dlx4impl3SNEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1297|  18.8k|        {
 1298|  18.8k|            const auto& dest_reg = arg1.AsRegisterInt();
 1299|  18.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1300|  18.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1301|       |
 1302|  18.8k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1303|  18.8k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1304|       |
 1305|  18.8k|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
  ------------------
  |  Branch (1305:41): [True: 1, False: 18.8k]
  ------------------
 1306|       |
 1307|  18.8k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1308|  18.8k|        }
_ZN3dlx4impl4SNEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1312|  34.2k|        {
 1313|  34.2k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1314|  34.2k|            const auto& src_reg   = arg2.AsRegisterInt();
 1315|  34.2k|            const auto& imm_value = arg3.AsImmediateValue();
 1316|       |
 1317|  34.2k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1318|       |
 1319|  34.2k|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1319:41): [True: 0, False: 34.2k]
  ------------------
 1320|       |
 1321|  34.2k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1322|  34.2k|        }
_ZN3dlx4impl4SNEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1326|  30.5k|        {
 1327|  30.5k|            const auto& dest_reg = arg1.AsRegisterInt();
 1328|  30.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1329|  30.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1330|       |
 1331|  30.5k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1332|  30.5k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1333|       |
 1334|  30.5k|            const phi::u32 new_value = (lhs_value != rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1334:41): [True: 2, False: 30.5k]
  ------------------
 1335|       |
 1336|  30.5k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1337|  30.5k|        }
_ZN3dlx4impl5SNEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1341|  60.3k|        {
 1342|  60.3k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1343|  60.3k|            const auto& src_reg   = arg2.AsRegisterInt();
 1344|  60.3k|            const auto& imm_value = arg3.AsImmediateValue();
 1345|       |
 1346|  60.3k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1347|       |
 1348|  60.3k|            const phi::u32 new_value = (src_value != imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1348:41): [True: 11.2k, False: 49.1k]
  ------------------
 1349|       |
 1350|  60.3k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1351|  60.3k|        }
_ZN3dlx4impl3NEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1355|  13.5k|        {
 1356|  13.5k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1357|  13.5k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1358|       |
 1359|  13.5k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1360|  13.5k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1361|       |
 1362|  13.5k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1363|       |
 1364|  13.5k|            processor.SetFPSRValue(new_value);
 1365|  13.5k|        }
_ZN3dlx4impl3NEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1369|  17.5k|        {
 1370|  17.5k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1371|  17.5k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1372|       |
 1373|  17.5k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1374|  17.5k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1375|       |
 1376|  17.5k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1377|       |
 1378|  17.5k|            processor.SetFPSRValue(new_value);
 1379|  17.5k|        }
_ZN3dlx4impl4BEQZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1383|  69.7k|        {
 1384|  69.7k|            const auto& test_reg   = arg1.AsRegisterInt();
 1385|  69.7k|            const auto& jump_label = arg2.AsLabel();
 1386|       |
 1387|  69.7k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1388|       |
 1389|  69.7k|            if (test_value == 0)
  ------------------
  |  Branch (1389:17): [True: 49.4k, False: 20.3k]
  ------------------
 1390|  49.4k|            {
 1391|  49.4k|                JumpToLabel(processor, jump_label.label_name);
 1392|  49.4k|            }
 1393|  69.7k|        }
_ZN3dlx4impl4BNEZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1397|  65.9k|        {
 1398|  65.9k|            const auto& test_reg   = arg1.AsRegisterInt();
 1399|  65.9k|            const auto& jump_label = arg2.AsLabel();
 1400|       |
 1401|  65.9k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1402|       |
 1403|  65.9k|            if (test_value != 0)
  ------------------
  |  Branch (1403:17): [True: 36.6k, False: 29.3k]
  ------------------
 1404|  36.6k|            {
 1405|  36.6k|                JumpToLabel(processor, jump_label.label_name);
 1406|  36.6k|            }
 1407|  65.9k|        }
_ZN3dlx4impl4BFPTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1411|  37.8k|        {
 1412|  37.8k|            const auto& jump_label = arg1.AsLabel();
 1413|       |
 1414|  37.8k|            phi::boolean test_value = processor.GetFPSRValue();
 1415|       |
 1416|  37.8k|            if (test_value)
  ------------------
  |  Branch (1416:17): [True: 22.7k, False: 15.0k]
  ------------------
 1417|  22.7k|            {
 1418|  22.7k|                JumpToLabel(processor, jump_label.label_name);
 1419|  22.7k|            }
 1420|  37.8k|        }
_ZN3dlx4impl4BFPFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1424|   896k|        {
 1425|   896k|            const auto& jump_label = arg1.AsLabel();
 1426|       |
 1427|   896k|            phi::boolean test_value = processor.GetFPSRValue();
 1428|       |
 1429|   896k|            if (!test_value)
  ------------------
  |  Branch (1429:17): [True: 876k, False: 19.4k]
  ------------------
 1430|   876k|            {
 1431|   876k|                JumpToLabel(processor, jump_label.label_name);
 1432|   876k|            }
 1433|   896k|        }
_ZN3dlx4impl1JERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1437|  64.1k|        {
 1438|  64.1k|            const auto& jump_label = arg1.AsLabel();
 1439|       |
 1440|  64.1k|            JumpToLabel(processor, jump_label.label_name);
 1441|  64.1k|        }
_ZN3dlx4impl2JRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1445|  44.6k|        {
 1446|  44.6k|            const auto& jump_register = arg1.AsRegisterInt();
 1447|       |
 1448|  44.6k|            JumpToRegister(processor, jump_register.register_id);
 1449|  44.6k|        }
_ZN3dlx4impl3JALERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1453|  44.4k|        {
 1454|  44.4k|            const auto& jump_label = arg1.AsLabel();
 1455|       |
 1456|  44.4k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1457|  44.4k|                                                  processor.GetNextProgramCounter());
 1458|       |
 1459|  44.4k|            JumpToLabel(processor, jump_label.label_name);
 1460|  44.4k|        }
_ZN3dlx4impl4JALRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1464|   545k|        {
 1465|   545k|            const auto& jump_register = arg1.AsRegisterInt();
 1466|       |
 1467|   545k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1468|   545k|                                                  processor.GetNextProgramCounter());
 1469|       |
 1470|   545k|            JumpToRegister(processor, jump_register.register_id);
 1471|   545k|        }
_ZN3dlx4impl3LHIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1475|  13.5k|        {
 1476|  13.5k|            const IntRegisterID dest_reg  = arg1.AsRegisterInt().register_id;
 1477|  13.5k|            std::int32_t        imm_value = arg2.AsImmediateValue().signed_value.unsafe();
 1478|       |
 1479|  13.5k|            imm_value = static_cast<std::int32_t>((imm_value << 16) & 0xFFFF0000);
 1480|       |
 1481|  13.5k|            processor.IntRegisterSetSignedValue(dest_reg, imm_value);
 1482|  13.5k|        }
_ZN3dlx4impl2LBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1486|      1|        {
 1487|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1488|       |
 1489|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1490|       |
 1491|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1491:17): [True: 0, False: 1]
  ------------------
 1492|      0|            {
 1493|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1494|      0|                return;
 1495|      0|            }
 1496|       |
 1497|      1|            phi::i32 address = optional_address.value();
 1498|       |
 1499|      1|            auto optional_value =
 1500|      1|                    processor.GetMemory().LoadByte(static_cast<std::size_t>(address.unsafe()));
 1501|       |
 1502|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1502:17): [True: 1, False: 0]
  ------------------
 1503|      1|            {
 1504|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1505|      1|                DLX_ERROR("Failed to load byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1506|      1|                return;
 1507|      1|            }
 1508|       |
 1509|      0|            phi::i32 value = optional_value.value();
 1510|       |
 1511|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1512|      0|        }
_ZN3dlx4impl3LBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1516|      1|        {
 1517|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1518|       |
 1519|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1520|       |
 1521|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1521:17): [True: 0, False: 1]
  ------------------
 1522|      0|            {
 1523|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1524|      0|                return;
 1525|      0|            }
 1526|       |
 1527|      1|            phi::i32 address = optional_address.value();
 1528|       |
 1529|      1|            auto optional_value = processor.GetMemory().LoadUnsignedByte(
 1530|      1|                    static_cast<std::size_t>(address.unsafe()));
 1531|       |
 1532|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1532:17): [True: 1, False: 0]
  ------------------
 1533|      1|            {
 1534|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1535|      1|                DLX_ERROR("Failed to load unsigned byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1536|      1|                return;
 1537|      1|            }
 1538|       |
 1539|      0|            phi::u32 value = optional_value.value();
 1540|       |
 1541|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1542|      0|        }
_ZN3dlx4impl2LHERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1546|      1|        {
 1547|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1548|       |
 1549|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1550|       |
 1551|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1551:17): [True: 0, False: 1]
  ------------------
 1552|      0|            {
 1553|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1554|      0|                return;
 1555|      0|            }
 1556|       |
 1557|      1|            phi::i32 address = optional_address.value();
 1558|       |
 1559|      1|            auto optional_value =
 1560|      1|                    processor.GetMemory().LoadHalfWord(static_cast<std::size_t>(address.unsafe()));
 1561|       |
 1562|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1562:17): [True: 1, False: 0]
  ------------------
 1563|      1|            {
 1564|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1565|      1|                DLX_ERROR("Failed to load half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1566|      1|                return;
 1567|      1|            }
 1568|       |
 1569|      0|            phi::i32 value = optional_value.value();
 1570|       |
 1571|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1572|      0|        }
_ZN3dlx4impl3LHUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1576|      1|        {
 1577|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1578|       |
 1579|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1580|       |
 1581|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1581:17): [True: 0, False: 1]
  ------------------
 1582|      0|            {
 1583|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1584|      0|                return;
 1585|      0|            }
 1586|       |
 1587|      1|            phi::i32 address = optional_address.value();
 1588|       |
 1589|      1|            auto optional_value = processor.GetMemory().LoadUnsignedHalfWord(
 1590|      1|                    static_cast<std::size_t>(address.unsafe()));
 1591|       |
 1592|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1592:17): [True: 1, False: 0]
  ------------------
 1593|      1|            {
 1594|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1595|      1|                DLX_ERROR("Failed to load unsigned half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1596|      1|                return;
 1597|      1|            }
 1598|       |
 1599|      0|            phi::u32 value = optional_value.value();
 1600|       |
 1601|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1602|      0|        }
_ZN3dlx4impl2LWERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1606|      1|        {
 1607|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1608|       |
 1609|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1610|       |
 1611|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1611:17): [True: 0, False: 1]
  ------------------
 1612|      0|            {
 1613|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1614|      0|                return;
 1615|      0|            }
 1616|       |
 1617|      1|            phi::i32 address = optional_address.value();
 1618|       |
 1619|      1|            auto optional_value =
 1620|      1|                    processor.GetMemory().LoadWord(static_cast<std::size_t>(address.unsafe()));
 1621|       |
 1622|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1622:17): [True: 1, False: 0]
  ------------------
 1623|      1|            {
 1624|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1625|      1|                DLX_ERROR("Failed to load word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1626|      1|                return;
 1627|      1|            }
 1628|       |
 1629|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1630|      0|        }
_ZN3dlx4impl3LWUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1634|      1|        {
 1635|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1636|       |
 1637|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1638|       |
 1639|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1639:17): [True: 0, False: 1]
  ------------------
 1640|      0|            {
 1641|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1642|      0|                return;
 1643|      0|            }
 1644|       |
 1645|      1|            phi::i32 address = optional_address.value();
 1646|       |
 1647|      1|            auto optional_value = processor.GetMemory().LoadUnsignedWord(
 1648|      1|                    static_cast<std::size_t>(address.unsafe()));
 1649|       |
 1650|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1650:17): [True: 1, False: 0]
  ------------------
 1651|      1|            {
 1652|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1653|      1|                DLX_ERROR("Failed to load unsigned word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1654|      1|                return;
 1655|      1|            }
 1656|       |
 1657|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1658|      0|        }
_ZN3dlx4impl2LFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1662|      1|        {
 1663|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1664|       |
 1665|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1666|       |
 1667|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1667:17): [True: 0, False: 1]
  ------------------
 1668|      0|            {
 1669|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1670|      0|                return;
 1671|      0|            }
 1672|       |
 1673|      1|            phi::i32 address = optional_address.value();
 1674|       |
 1675|      1|            auto optional_value =
 1676|      1|                    processor.GetMemory().LoadFloat(static_cast<std::size_t>(address.unsafe()));
 1677|       |
 1678|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1678:17): [True: 1, False: 0]
  ------------------
 1679|      1|            {
 1680|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1681|      1|                DLX_ERROR("Failed to load float at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1682|      1|                return;
 1683|      1|            }
 1684|       |
 1685|      0|            processor.FloatRegisterSetFloatValue(dest_reg.register_id, optional_value.value());
 1686|      0|        }
_ZN3dlx4impl2LDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1690|      1|        {
 1691|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1692|       |
 1693|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1694|       |
 1695|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1695:17): [True: 0, False: 1]
  ------------------
 1696|      0|            {
 1697|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1698|      0|                return;
 1699|      0|            }
 1700|       |
 1701|      1|            phi::i32 address = optional_address.value();
 1702|       |
 1703|      1|            auto optional_value =
 1704|      1|                    processor.GetMemory().LoadDouble(static_cast<std::size_t>(address.unsafe()));
 1705|       |
 1706|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1706:17): [True: 1, False: 0]
  ------------------
 1707|      1|            {
 1708|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1709|      1|                DLX_ERROR("Failed to load double at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1710|      1|                return;
 1711|      1|            }
 1712|       |
 1713|      0|            processor.FloatRegisterSetDoubleValue(dest_reg.register_id, optional_value.value());
 1714|      0|        }
_ZN3dlx4impl4MOVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1938|  24.3k|        {
 1939|  24.3k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1940|  24.3k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1941|       |
 1942|  24.3k|            const phi::f32 source_value = processor.FloatRegisterGetFloatValue(source_reg);
 1943|       |
 1944|  24.3k|            processor.FloatRegisterSetFloatValue(dest_reg, source_value);
 1945|  24.3k|        }
_ZN3dlx4impl4MOVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1949|  7.94k|        {
 1950|  7.94k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1951|  7.94k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1952|       |
 1953|  7.94k|            const phi::f64 source_value = processor.FloatRegisterGetDoubleValue(source_reg);
 1954|       |
 1955|  7.94k|            processor.FloatRegisterSetDoubleValue(dest_reg, source_value);
 1956|  7.94k|        }
_ZN3dlx4impl7MOVFP2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1960|  12.2k|        {
 1961|  12.2k|            const IntRegisterID   dest_reg   = arg1.AsRegisterInt().register_id;
 1962|  12.2k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1963|       |
 1964|  12.2k|            const float source_value = processor.FloatRegisterGetFloatValue(source_reg).unsafe();
 1965|       |
 1966|  12.2k|            const std::int32_t moved_value = *reinterpret_cast<const std::int32_t*>(&source_value);
 1967|       |
 1968|  12.2k|            processor.IntRegisterSetSignedValue(dest_reg, moved_value);
 1969|  12.2k|        }
_ZN3dlx4impl7MOVI2FPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1973|  19.6k|        {
 1974|  19.6k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1975|  19.6k|            const IntRegisterID   source_reg = arg2.AsRegisterInt().register_id;
 1976|       |
 1977|  19.6k|            const std::int32_t source_value =
 1978|  19.6k|                    processor.IntRegisterGetSignedValue(source_reg).unsafe();
 1979|       |
 1980|  19.6k|            const float moved_value = *reinterpret_cast<const float*>(&source_value);
 1981|       |
 1982|  19.6k|            processor.FloatRegisterSetFloatValue(dest_reg, moved_value);
 1983|  19.6k|        }
_ZN3dlx4impl6CVTF2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1987|  16.1k|        {
 1988|  16.1k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 1989|  16.1k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 1990|       |
 1991|  16.1k|            const phi::f32 src_value = processor.FloatRegisterGetFloatValue(src_reg);
 1992|       |
 1993|  16.1k|            processor.FloatRegisterSetDoubleValue(dest_reg, src_value);
 1994|  16.1k|        }
_ZN3dlx4impl6CVTF2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1998|  25.2k|        {
 1999|  25.2k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2000|  25.2k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2001|       |
 2002|  25.2k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2003|  25.2k|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2004|  25.2k|            const float        converted_value_float =
 2005|  25.2k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2006|       |
 2007|  25.2k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2008|  25.2k|        }
_ZN3dlx4impl6CVTD2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2012|  19.3k|        {
 2013|  19.3k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2014|  19.3k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2015|       |
 2016|  19.3k|            const double src_value       = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2017|  19.3k|            const float  converted_value = static_cast<float>(src_value);
 2018|       |
 2019|  19.3k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value);
 2020|  19.3k|        }
_ZN3dlx4impl6CVTD2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2024|  23.7k|        {
 2025|  23.7k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2026|  23.7k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2027|       |
 2028|  23.7k|            const double       src_value = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2029|  23.7k|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2030|  23.7k|            const float        converted_value_float =
 2031|  23.7k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2032|       |
 2033|  23.7k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2034|  23.7k|        }
_ZN3dlx4impl6CVTI2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2038|  18.4k|        {
 2039|  18.4k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2040|  18.4k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2041|       |
 2042|  18.4k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2043|  18.4k|            const std::int32_t converted_value_int =
 2044|  18.4k|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2045|  18.4k|            const float converted_value_float = static_cast<float>(converted_value_int);
 2046|       |
 2047|  18.4k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2048|  18.4k|        }
_ZN3dlx4impl6CVTI2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2052|  11.7k|        {
 2053|  11.7k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2054|  11.7k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2055|       |
 2056|  11.7k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2057|  11.7k|            const std::int32_t converted_value_int =
 2058|  11.7k|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2059|  11.7k|            const double converted_value_double = static_cast<double>(converted_value_int);
 2060|       |
 2061|  11.7k|            processor.FloatRegisterSetDoubleValue(dest_reg, converted_value_double);
 2062|  11.7k|        }
_ZN3dlx4impl4TRAPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2066|      1|        {
 2067|      1|            processor.Raise(Exception::Trap);
 2068|      1|        }
_ZN3dlx4impl4HALTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2072|      9|        {
 2073|      9|            processor.Raise(Exception::Halt);
 2074|      9|        }
_ZN3dlx4impl3NOPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2078|   333k|        {
 2079|       |            /* Do nothing */
 2080|   333k|        }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  168|   358k|    {
  169|   358k|        phi::i64 res = phi::i64(lhs) + rhs;
  170|       |
  171|   358k|        SafeWriteInteger(processor, dest_reg, res);
  172|   358k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIlEE:
  123|   527k|    {
  124|   527k|        static const constexpr phi::i64 min = phi::i32::limits_type::min();
  125|   527k|        static const constexpr phi::i64 max = phi::i32::limits_type::max();
  126|       |
  127|       |        // Check for underflow
  128|   527k|        if (value < min)
  ------------------
  |  Branch (128:13): [True: 22.9k, False: 504k]
  ------------------
  129|  22.9k|        {
  130|  22.9k|            processor.Raise(Exception::Underflow);
  131|       |
  132|  22.9k|            value = max + (value % (min - 1));
  133|  22.9k|        }
  134|       |        // Check for overflow
  135|   504k|        else if (value > max)
  ------------------
  |  Branch (135:18): [True: 21.5k, False: 483k]
  ------------------
  136|  21.5k|        {
  137|  21.5k|            processor.Raise(Exception::Overflow);
  138|       |
  139|  21.5k|            value = min + (value % (max + 1));
  140|  21.5k|        }
  141|       |
  142|   527k|        PHI_ASSERT(value >= min);
  143|   527k|        PHI_ASSERT(value <= max);
  144|       |
  145|   527k|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<std::int32_t>(value.unsafe()));
  146|   527k|    }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  176|  68.8k|    {
  177|  68.8k|        phi::u64 res = phi::u64(lhs) + rhs;
  178|       |
  179|  68.8k|        SafeWriteInteger(processor, dest_reg, res);
  180|  68.8k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerImEE:
  150|   349k|    {
  151|   349k|        static constexpr const phi::u64 max = phi::u32::limits_type::max();
  152|       |
  153|       |        // Check for overflow
  154|   349k|        if (value > max)
  ------------------
  |  Branch (154:13): [True: 29.3k, False: 320k]
  ------------------
  155|  29.3k|        {
  156|  29.3k|            processor.Raise(Exception::Overflow);
  157|       |
  158|  29.3k|            value %= max + 1u;
  159|  29.3k|        }
  160|       |
  161|   349k|        PHI_ASSERT(value <= max);
  162|       |
  163|   349k|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<std::uint32_t>(value.unsafe()));
  164|   349k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  184|  68.4k|    {
  185|  68.4k|        phi::i64 res = phi::i64(lhs) - rhs;
  186|       |
  187|  68.4k|        SafeWriteInteger(processor, dest_reg, res);
  188|  68.4k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  192|   182k|    {
  193|   182k|        constexpr phi::u32 max = phi::u32::limits_type::max();
  194|       |
  195|   182k|        if (lhs < rhs)
  ------------------
  |  Branch (195:13): [True: 71.6k, False: 110k]
  ------------------
  196|  71.6k|        {
  197|  71.6k|            processor.Raise(Exception::Underflow);
  198|       |
  199|  71.6k|            phi::u64 res = max - rhs + lhs + 1u;
  200|  71.6k|            SafeWriteInteger(processor, dest_reg, res);
  201|  71.6k|            return;
  202|  71.6k|        }
  203|       |
  204|   110k|        phi::u64 res = phi::u64(lhs) - rhs;
  205|       |
  206|   110k|        SafeWriteInteger(processor, dest_reg, res);
  207|   110k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  211|  95.6k|    {
  212|  95.6k|        phi::i64 res = phi::i64(lhs) * rhs;
  213|       |
  214|  95.6k|        SafeWriteInteger(processor, dest_reg, res);
  215|  95.6k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  219|  88.1k|    {
  220|  88.1k|        phi::u64 res = phi::u64(lhs) * rhs;
  221|       |
  222|  88.1k|        SafeWriteInteger(processor, dest_reg, res);
  223|  88.1k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  227|  5.01k|    {
  228|  5.01k|        if (rhs == 0)
  ------------------
  |  Branch (228:13): [True: 2, False: 5.01k]
  ------------------
  229|      2|        {
  230|      2|            processor.Raise(Exception::DivideByZero);
  231|      2|            return;
  232|      2|        }
  233|       |
  234|  5.01k|        phi::i64 res = phi::i64(lhs) / rhs;
  235|       |
  236|  5.01k|        SafeWriteInteger(processor, dest_reg, res);
  237|  5.01k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  241|  10.0k|    {
  242|  10.0k|        if (rhs == 0u)
  ------------------
  |  Branch (242:13): [True: 2, False: 10.0k]
  ------------------
  243|      2|        {
  244|      2|            processor.Raise(Exception::DivideByZero);
  245|      2|            return;
  246|      2|        }
  247|       |
  248|  10.0k|        phi::u64 res = phi::u64(lhs) / rhs;
  249|       |
  250|  10.0k|        SafeWriteInteger(processor, dest_reg, res);
  251|  10.0k|    }
InstructionImplementation.cpp:_ZN3dlxL9ShiftLeftERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  324|   218k|    {
  325|   218k|        if (shift > 31)
  ------------------
  |  Branch (325:13): [True: 9.46k, False: 209k]
  ------------------
  326|  9.46k|        {
  327|  9.46k|            processor.Raise(Exception::BadShift);
  328|       |
  329|       |            // Just set register to 0
  330|  9.46k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  331|  9.46k|            return;
  332|  9.46k|        }
  333|       |
  334|       |        // Negative shifts are undefined behavior
  335|   209k|        if (shift < 0)
  ------------------
  |  Branch (335:13): [True: 18.0k, False: 191k]
  ------------------
  336|  18.0k|        {
  337|  18.0k|            processor.Raise(Exception::BadShift);
  338|  18.0k|            return;
  339|  18.0k|        }
  340|       |
  341|   191k|        phi::i32 new_value = base.unsafe() << shift.unsafe();
  342|       |
  343|   191k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  344|   191k|    }
InstructionImplementation.cpp:_ZN3dlxL17ShiftRightLogicalERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  255|   102k|    {
  256|       |        // Prevent undefined behavior by shifting by more than 31
  257|   102k|        if (shift > 31)
  ------------------
  |  Branch (257:13): [True: 9.68k, False: 92.5k]
  ------------------
  258|  9.68k|        {
  259|  9.68k|            processor.Raise(Exception::BadShift);
  260|       |
  261|       |            // Just set register to 0
  262|  9.68k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  263|  9.68k|            return;
  264|  9.68k|        }
  265|       |
  266|       |        // Do nothing when shifting by zero to prevent undefined behavior
  267|  92.5k|        if (shift == 0)
  ------------------
  |  Branch (267:13): [True: 60.9k, False: 31.6k]
  ------------------
  268|  60.9k|        {
  269|  60.9k|            processor.IntRegisterSetSignedValue(dest_reg, base);
  270|  60.9k|            return;
  271|  60.9k|        }
  272|       |
  273|       |        // Negative shifts are undefiend behavior
  274|  31.6k|        if (shift < 0)
  ------------------
  |  Branch (274:13): [True: 4.84k, False: 26.8k]
  ------------------
  275|  4.84k|        {
  276|  4.84k|            processor.Raise(Exception::BadShift);
  277|  4.84k|            return;
  278|  4.84k|        }
  279|       |
  280|  26.8k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  281|       |
  282|  26.8k|        new_value = clear_top_n_bits(new_value.unsafe(), shift.unsafe());
  283|       |
  284|  26.8k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  285|  26.8k|    }
InstructionImplementation.cpp:_ZN3dlxL16clear_top_n_bitsEii:
   28|  26.8k|    {
   29|  26.8k|        PHI_ASSERT(n > 0 && n < 32, "Would invoke undefined behavior");
   30|       |
   31|  26.8k|        return value & ~(-1 << (32 - n));
   32|  26.8k|    }
InstructionImplementation.cpp:_ZN3dlxL20ShiftRightArithmeticERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  289|   101k|    {
  290|       |        // Prevent undefined behavior by shifting by more than 31
  291|   101k|        if (shift > 31)
  ------------------
  |  Branch (291:13): [True: 9.25k, False: 92.4k]
  ------------------
  292|  9.25k|        {
  293|  9.25k|            processor.Raise(Exception::BadShift);
  294|       |
  295|       |            // Is negative ie. sign bit is set
  296|  9.25k|            if (base < 0)
  ------------------
  |  Branch (296:17): [True: 3.19k, False: 6.06k]
  ------------------
  297|  3.19k|            {
  298|       |                // Set every byte to 1
  299|  3.19k|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  300|  3.19k|            }
  301|  6.06k|            else
  302|  6.06k|            {
  303|       |                // Set every byte to 0
  304|  6.06k|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  305|  6.06k|            }
  306|  9.25k|            return;
  307|  9.25k|        }
  308|       |
  309|       |        // Negative shifts are undefined behavior
  310|  92.4k|        if (shift < 0)
  ------------------
  |  Branch (310:13): [True: 17.9k, False: 74.4k]
  ------------------
  311|  17.9k|        {
  312|  17.9k|            processor.Raise(Exception::BadShift);
  313|  17.9k|            return;
  314|  17.9k|        }
  315|       |
  316|  74.4k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  317|       |
  318|  74.4k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  319|  74.4k|    }
InstructionImplementation.cpp:_ZN3dlxL11JumpToLabelERNS_9ProcessorEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   37|  1.09M|    {
   38|       |        // Lookup the label
   39|  1.09M|        const phi::observer_ptr<ParsedProgram> program = processor.GetCurrentProgramm();
   40|  1.09M|        PHI_ASSERT(program != nullptr);
   41|  1.09M|        PHI_ASSERT(!label_name.is_empty(), "Can't jump to empty label");
   42|       |
   43|  1.09M|        if (program->m_JumpData.find(label_name) == program->m_JumpData.end())
  ------------------
  |  Branch (43:13): [True: 47, False: 1.09M]
  ------------------
   44|     47|        {
   45|     47|            DLX_ERROR("Unable to find jump label {}", label_name);
  ------------------
  |  |    9|     47|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   46|     47|            processor.Raise(Exception::UnknownLabel);
   47|     47|            return;
   48|     47|        }
   49|       |
   50|  1.09M|        const std::uint32_t jump_point = program->m_JumpData.at(label_name);
   51|  1.09M|        PHI_ASSERT(jump_point < program->m_Instructions.size(), "Jump point out of bounds");
   52|       |
   53|       |        // Set program counter
   54|  1.09M|        processor.SetNextProgramCounter(jump_point);
   55|  1.09M|    }
InstructionImplementation.cpp:_ZN3dlxL14JumpToRegisterERNS_9ProcessorENS_13IntRegisterIDE:
   58|   589k|    {
   59|   589k|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   60|       |
   61|   589k|        phi::u32 max_address =
   62|   589k|                static_cast<std::uint32_t>(processor.GetCurrentProgramm()->m_Instructions.size());
   63|   589k|        if (address >= max_address)
  ------------------
  |  Branch (63:13): [True: 11, False: 589k]
  ------------------
   64|     11|        {
   65|     11|            processor.Raise(Exception::AddressOutOfBounds);
   66|     11|            return;
   67|     11|        }
   68|       |
   69|   589k|        processor.SetNextProgramCounter(address.unsafe());
   70|   589k|    }
InstructionImplementation.cpp:_ZN3dlxL19GetLoadStoreAddressERNS_9ProcessorENS_19InstructionArgumentE:
   99|      8|    {
  100|      8|        if (argument.GetType() == ArgumentType::ImmediateInteger)
  ------------------
  |  Branch (100:13): [True: 8, False: 0]
  ------------------
  101|      8|        {
  102|      8|            const auto& imm_value = argument.AsImmediateValue();
  103|       |
  104|      8|            if (imm_value.signed_value < 0)
  ------------------
  |  Branch (104:17): [True: 0, False: 8]
  ------------------
  105|      0|            {
  106|      0|                return {};
  107|      0|            }
  108|       |
  109|      8|            return imm_value.signed_value;
  110|      8|        }
  111|       |
  112|      0|        PHI_ASSERT(argument.GetType() == ArgumentType::AddressDisplacement);
  113|       |
  114|      0|        const auto& adr_displacement = argument.AsAddressDisplacement();
  115|      0|        return CalculateDisplacementAddress(processor, adr_displacement);
  116|      8|    }

_ZNK3dlx15InstructionInfo7ExecuteERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
   11|  6.10M|    {
   12|  6.10M|        PHI_ASSERT(m_Executor, "No execution function defined");
   13|       |
   14|       |        // Make sure non arguments are marked as unknown
   15|  6.10M|        PHI_ASSERT(arg1.GetType() != ArgumentType::Unknown, "Arg1 type is unknown");
   16|  6.10M|        PHI_ASSERT(arg2.GetType() != ArgumentType::Unknown, "Arg2 type is unknown");
   17|  6.10M|        PHI_ASSERT(arg3.GetType() != ArgumentType::Unknown, "Arg3 type is unknown");
   18|       |
   19|       |        // Make sure argument types match
   20|  6.10M|        PHI_ASSERT(ArgumentTypeIncludes(arg1.GetType(), m_Arg1Type),
   21|  6.10M|                   "Unexpected argument type for arg1");
   22|  6.10M|        PHI_ASSERT(ArgumentTypeIncludes(arg2.GetType(), m_Arg2Type),
   23|  6.10M|                   "Unexpected argument type for arg2");
   24|  6.10M|        PHI_ASSERT(ArgumentTypeIncludes(arg3.GetType(), m_Arg3Type),
   25|  6.10M|                   "Unexpected argument type for arg3");
   26|       |
   27|       |        // Execute the instruction using the specified executor
   28|  6.10M|        m_Executor(processor, arg1, arg2, arg3);
   29|  6.10M|    }

_ZN3dlx20LookUpIntructionInfoENS_6OpCodeE:
  452|   182k|    {
  453|   182k|        return instruction_table.at(static_cast<std::size_t>(instruction));
  454|   182k|    }

_ZN3dlx11IntRegisterC2Ev:
   13|     32|    {}
_ZN3dlx11IntRegister14SetSignedValueEN3phi7integerIiEE:
   16|  1.86M|    {
   17|  1.86M|        m_ValueSigned = val;
   18|  1.86M|    }
_ZN3dlx11IntRegister16SetUnsignedValueEN3phi7integerIjEE:
   21|  1.30M|    {
   22|  1.30M|        m_ValueUnsigned = val;
   23|  1.30M|    }
_ZNK3dlx11IntRegister14GetSignedValueEv:
   26|  3.10M|    {
   27|  3.10M|        return m_ValueSigned;
   28|  3.10M|    }
_ZNK3dlx11IntRegister16GetUnsignedValueEv:
   31|  2.02M|    {
   32|  2.02M|        return m_ValueUnsigned;
   33|  2.02M|    }
_ZNK3dlx11IntRegister10IsReadOnlyEv:
   36|  3.61M|    {
   37|  3.61M|        return m_IsReadOnly;
   38|  3.61M|    }
_ZN3dlx11IntRegister11SetReadOnlyEN3phi7booleanE:
   41|      1|    {
   42|      1|        m_IsReadOnly = read_only;
   43|      1|    }

_ZN3dlx11MemoryBlockC2EN3phi7integerImEES3_:
   16|      1|    {
   17|      1|        m_Values.resize(starting_size.unsafe());
   18|      1|    }
_ZNK3dlx11MemoryBlock8LoadByteEN3phi7integerImEE:
   21|      1|    {
   22|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (22:13): [True: 1, False: 0]
  ------------------
   23|      1|        {
   24|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   25|      1|            return {};
   26|      1|        }
   27|       |
   28|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   29|       |
   30|      0|        return m_Values[raw_address].signed_value;
   31|      1|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedByteEN3phi7integerImEE:
   34|      1|    {
   35|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (35:13): [True: 1, False: 0]
  ------------------
   36|      1|        {
   37|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   38|      1|            return {};
   39|      1|        }
   40|       |
   41|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   42|      0|        return m_Values[raw_address].unsigned_value;
   43|      1|    }
_ZNK3dlx11MemoryBlock12LoadHalfWordEN3phi7integerImEE:
   46|      1|    {
   47|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (47:13): [True: 1, False: 0]
  ------------------
   48|      1|        {
   49|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   50|      1|            return {};
   51|      1|        }
   52|       |
   53|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   54|       |
   55|      0|        if (!IsAddressAlignedCorrectly(raw_address, 2u))
  ------------------
  |  Branch (55:13): [True: 0, False: 0]
  ------------------
   56|      0|        {
   57|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   58|      0|            return {};
   59|      0|        }
   60|       |
   61|      0|        return *reinterpret_cast<const std::int16_t*>(&m_Values[raw_address].signed_value);
   62|      0|    }
_ZNK3dlx11MemoryBlock20LoadUnsignedHalfWordEN3phi7integerImEE:
   65|      1|    {
   66|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (66:13): [True: 1, False: 0]
  ------------------
   67|      1|        {
   68|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   69|      1|            return {};
   70|      1|        }
   71|       |
   72|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   73|       |
   74|      0|        if (!IsAddressAlignedCorrectly(raw_address, 2u))
  ------------------
  |  Branch (74:13): [True: 0, False: 0]
  ------------------
   75|      0|        {
   76|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   77|      0|            return {};
   78|      0|        }
   79|       |
   80|      0|        return *reinterpret_cast<const std::uint16_t*>(&m_Values[raw_address].unsigned_value);
   81|      0|    }
_ZNK3dlx11MemoryBlock8LoadWordEN3phi7integerImEE:
   84|      1|    {
   85|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (85:13): [True: 1, False: 0]
  ------------------
   86|      1|        {
   87|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   88|      1|            return {};
   89|      1|        }
   90|       |
   91|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   92|       |
   93|      0|        if (!IsAddressAlignedCorrectly(raw_address, 4u))
  ------------------
  |  Branch (93:13): [True: 0, False: 0]
  ------------------
   94|      0|        {
   95|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   96|      0|            return {};
   97|      0|        }
   98|       |
   99|      0|        return *reinterpret_cast<const std::int32_t*>(&m_Values[raw_address].signed_value);
  100|      0|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedWordEN3phi7integerImEE:
  103|      1|    {
  104|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (104:13): [True: 1, False: 0]
  ------------------
  105|      1|        {
  106|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  107|      1|            return {};
  108|      1|        }
  109|       |
  110|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  111|       |
  112|      0|        if (!IsAddressAlignedCorrectly(raw_address, 4u))
  ------------------
  |  Branch (112:13): [True: 0, False: 0]
  ------------------
  113|      0|        {
  114|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  115|      0|            return {};
  116|      0|        }
  117|       |
  118|      0|        return *reinterpret_cast<const std::uint32_t*>(&m_Values[raw_address].unsigned_value);
  119|      0|    }
_ZNK3dlx11MemoryBlock9LoadFloatEN3phi7integerImEE:
  122|      1|    {
  123|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (123:13): [True: 1, False: 0]
  ------------------
  124|      1|        {
  125|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  126|      1|            return {};
  127|      1|        }
  128|       |
  129|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  130|       |
  131|      0|        if (!IsAddressAlignedCorrectly(raw_address, sizeof(phi::f32)))
  ------------------
  |  Branch (131:13): [True: 0, False: 0]
  ------------------
  132|      0|        {
  133|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  134|      0|            return {};
  135|      0|        }
  136|       |
  137|      0|        return *reinterpret_cast<const float*>(&m_Values[raw_address].signed_value);
  138|      0|    }
_ZNK3dlx11MemoryBlock10LoadDoubleEN3phi7integerImEE:
  141|      1|    {
  142|      1|        if (!IsAddressValid(address, 8u))
  ------------------
  |  Branch (142:13): [True: 1, False: 0]
  ------------------
  143|      1|        {
  144|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  145|      1|            return {};
  146|      1|        }
  147|       |
  148|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  149|       |
  150|      0|        if (!IsAddressAlignedCorrectly(raw_address, sizeof(phi::f64)))
  ------------------
  |  Branch (150:13): [True: 0, False: 0]
  ------------------
  151|      0|        {
  152|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  153|      0|            return {};
  154|      0|        }
  155|       |
  156|      0|        return *reinterpret_cast<const double*>(&m_Values[(raw_address)].signed_value);
  157|      0|    }
_ZNK3dlx11MemoryBlock14IsAddressValidEN3phi7integerImEES3_:
  268|      8|    {
  269|       |        // Cannot access anything before the starting address
  270|      8|        if (address < m_StartingAddress)
  ------------------
  |  Branch (270:13): [True: 8, False: 0]
  ------------------
  271|      8|        {
  272|      8|            return false;
  273|      8|        }
  274|       |
  275|       |        // Check if addres + size will overflow
  276|      0|        if (phi::detail::will_addition_error(phi::detail::arithmetic_tag_for<phi::size_t>{},
  ------------------
  |  Branch (276:13): [True: 0, False: 0]
  ------------------
  277|      0|                                             address.unsafe(), size.unsafe()))
  278|      0|        {
  279|      0|            return false;
  280|      0|        }
  281|       |
  282|       |        // Check if m_StartingAddress + m_Values.size() will overflow
  283|      0|        if (phi::detail::will_addition_error(phi::detail::arithmetic_tag_for<phi::size_t>{},
  ------------------
  |  Branch (283:13): [True: 0, False: 0]
  ------------------
  284|      0|                                             m_StartingAddress.unsafe(), m_Values.size()))
  285|      0|        {
  286|      0|            return false;
  287|      0|        }
  288|       |
  289|       |        // Check if address is out of bounds
  290|      0|        if ((address + size) > (m_StartingAddress + m_Values.size()))
  ------------------
  |  Branch (290:13): [True: 0, False: 0]
  ------------------
  291|      0|        {
  292|      0|            return false;
  293|      0|        }
  294|       |
  295|       |        // Otherwise this is a valid address
  296|      0|        return true;
  297|      0|    }
_ZN3dlx11MemoryBlock5ClearEv:
  306|  9.06k|    {
  307|  9.06k|        for (auto& val : m_Values)
  ------------------
  |  Branch (307:24): [True: 9.06M, False: 9.06k]
  ------------------
  308|  9.06M|        {
  309|  9.06M|            val.signed_value = 0;
  310|  9.06M|        }
  311|  9.06k|    }

_ZN3dlx14StringToOpCodeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   23|   988k|    {
   24|   988k|        switch (token.length().unsafe())
   25|   988k|        {
   26|       |            // 1 character OpCodes
   27|  26.4k|            case 1: {
  ------------------
  |  Branch (27:13): [True: 26.4k, False: 962k]
  ------------------
   28|  26.4k|                const char c1 = token[0u];
   29|       |
   30|  26.4k|                if (ice(c1, 'J'))
  ------------------
  |  Branch (30:21): [True: 14.4k, False: 12.0k]
  ------------------
   31|  14.4k|                {
   32|  14.4k|                    return OpCode::J;
   33|  14.4k|                }
   34|  12.0k|                break;
   35|  26.4k|            }
   36|       |
   37|       |            // 2 character OpCodes
   38|  62.1k|            case 2: {
  ------------------
  |  Branch (38:13): [True: 62.1k, False: 926k]
  ------------------
   39|  62.1k|                const char c1 = token[0u];
   40|  62.1k|                const char c2 = token[1u];
   41|       |
   42|  62.1k|                switch (c1)
  ------------------
  |  Branch (42:25): [True: 23.9k, False: 38.2k]
  ------------------
   43|  62.1k|                {
   44|    244|                    case 'J':
  ------------------
  |  Branch (44:21): [True: 244, False: 61.9k]
  ------------------
   45|    453|                    case 'j':
  ------------------
  |  Branch (45:21): [True: 209, False: 61.9k]
  ------------------
   46|    453|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (46:29): [True: 149, False: 304]
  ------------------
   47|    149|                        {
   48|    149|                            return OpCode::JR;
   49|    149|                        }
   50|    304|                        break;
   51|       |
   52|  17.4k|                    case 'L':
  ------------------
  |  Branch (52:21): [True: 17.4k, False: 44.7k]
  ------------------
   53|  17.8k|                    case 'l':
  ------------------
  |  Branch (53:21): [True: 457, False: 61.6k]
  ------------------
   54|  17.8k|                        switch (c2)
  ------------------
  |  Branch (54:33): [True: 179, False: 17.6k]
  ------------------
   55|  17.8k|                        {
   56|     74|                            case 'B':
  ------------------
  |  Branch (56:29): [True: 74, False: 17.7k]
  ------------------
   57|    192|                            case 'b':
  ------------------
  |  Branch (57:29): [True: 118, False: 17.7k]
  ------------------
   58|    192|                                return OpCode::LB;
   59|    683|                            case 'D':
  ------------------
  |  Branch (59:29): [True: 683, False: 17.1k]
  ------------------
   60|    749|                            case 'd':
  ------------------
  |  Branch (60:29): [True: 66, False: 17.7k]
  ------------------
   61|    749|                                return OpCode::LD;
   62|    119|                            case 'F':
  ------------------
  |  Branch (62:29): [True: 119, False: 17.7k]
  ------------------
   63|    315|                            case 'f':
  ------------------
  |  Branch (63:29): [True: 196, False: 17.6k]
  ------------------
   64|    315|                                return OpCode::LF;
   65|     81|                            case 'H':
  ------------------
  |  Branch (65:29): [True: 81, False: 17.7k]
  ------------------
   66|    237|                            case 'h':
  ------------------
  |  Branch (66:29): [True: 156, False: 17.7k]
  ------------------
   67|    237|                                return OpCode::LH;
   68|  16.1k|                            case 'W':
  ------------------
  |  Branch (68:29): [True: 16.1k, False: 1.73k]
  ------------------
   69|  16.1k|                            case 'w':
  ------------------
  |  Branch (69:29): [True: 66, False: 17.7k]
  ------------------
   70|  16.1k|                                return OpCode::LW;
   71|  17.8k|                        }
   72|    179|                        break;
   73|    590|                    case 'O':
  ------------------
  |  Branch (73:21): [True: 590, False: 61.5k]
  ------------------
   74|  6.79k|                    case 'o':
  ------------------
  |  Branch (74:21): [True: 6.20k, False: 55.9k]
  ------------------
   75|  6.79k|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (75:29): [True: 824, False: 5.97k]
  ------------------
   76|    824|                        {
   77|    824|                            return OpCode::OR;
   78|    824|                        }
   79|  5.97k|                        break;
   80|  12.2k|                    case 'S':
  ------------------
  |  Branch (80:21): [True: 12.2k, False: 49.9k]
  ------------------
   81|  13.1k|                    case 's':
  ------------------
  |  Branch (81:21): [True: 880, False: 61.2k]
  ------------------
   82|  13.1k|                        switch (c2)
  ------------------
  |  Branch (82:33): [True: 135, False: 12.9k]
  ------------------
   83|  13.1k|                        {
   84|  2.28k|                            case 'B':
  ------------------
  |  Branch (84:29): [True: 2.28k, False: 10.8k]
  ------------------
   85|  2.35k|                            case 'b':
  ------------------
  |  Branch (85:29): [True: 69, False: 13.0k]
  ------------------
   86|  2.35k|                                return OpCode::SB;
   87|     97|                            case 'D':
  ------------------
  |  Branch (87:29): [True: 97, False: 13.0k]
  ------------------
   88|    665|                            case 'd':
  ------------------
  |  Branch (88:29): [True: 568, False: 12.5k]
  ------------------
   89|    665|                                return OpCode::SD;
   90|  9.49k|                            case 'F':
  ------------------
  |  Branch (90:29): [True: 9.49k, False: 3.61k]
  ------------------
   91|  9.62k|                            case 'f':
  ------------------
  |  Branch (91:29): [True: 130, False: 12.9k]
  ------------------
   92|  9.62k|                                return OpCode::SF;
   93|     78|                            case 'H':
  ------------------
  |  Branch (93:29): [True: 78, False: 13.0k]
  ------------------
   94|    190|                            case 'h':
  ------------------
  |  Branch (94:29): [True: 112, False: 12.9k]
  ------------------
   95|    190|                                return OpCode::SH;
   96|     69|                            case 'w':
  ------------------
  |  Branch (96:29): [True: 69, False: 13.0k]
  ------------------
   97|    135|                            case 'W':
  ------------------
  |  Branch (97:29): [True: 66, False: 13.0k]
  ------------------
   98|    135|                                return OpCode::SW;
   99|  13.1k|                        }
  100|    135|                        break;
  101|  62.1k|                }
  102|  30.5k|                break;
  103|  62.1k|            }
  104|       |
  105|       |            // 3 character OpCodes
  106|   426k|            case 3: {
  ------------------
  |  Branch (106:13): [True: 426k, False: 562k]
  ------------------
  107|   426k|                const char c1 = token[0u];
  108|   426k|                const char c2 = token[1u];
  109|   426k|                const char c3 = token[2u];
  110|       |
  111|   426k|                switch (c1)
  ------------------
  |  Branch (111:25): [True: 45.7k, False: 380k]
  ------------------
  112|   426k|                {
  113|   157k|                    case 'A':
  ------------------
  |  Branch (113:21): [True: 157k, False: 268k]
  ------------------
  114|   157k|                    case 'a':
  ------------------
  |  Branch (114:21): [True: 106, False: 425k]
  ------------------
  115|   157k|                        if (ice(c2, 'D') && ice(c3, 'D'))
  ------------------
  |  Branch (115:29): [True: 157k, False: 244]
  |  Branch (115:29): [True: 157k, False: 351]
  |  Branch (115:45): [True: 157k, False: 107]
  ------------------
  116|   157k|                        {
  117|   157k|                            return OpCode::ADD;
  118|   157k|                        }
  119|    351|                        else if (ice(c2, 'N') && ice(c3, 'D'))
  ------------------
  |  Branch (119:34): [True: 229, False: 122]
  |  Branch (119:34): [True: 163, False: 188]
  |  Branch (119:50): [True: 163, False: 66]
  ------------------
  120|    163|                        {
  121|    163|                            return OpCode::AND;
  122|    163|                        }
  123|    188|                        break;
  124|       |
  125|    190|                    case 'D':
  ------------------
  |  Branch (125:21): [True: 190, False: 425k]
  ------------------
  126|    365|                    case 'd':
  ------------------
  |  Branch (126:21): [True: 175, False: 425k]
  ------------------
  127|    365|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (127:29): [True: 262, False: 103]
  |  Branch (127:29): [True: 196, False: 169]
  |  Branch (127:45): [True: 196, False: 66]
  ------------------
  128|    196|                        {
  129|    196|                            return OpCode::DIV;
  130|    196|                        }
  131|    169|                        break;
  132|       |
  133|  10.1k|                    case 'E':
  ------------------
  |  Branch (133:21): [True: 10.1k, False: 415k]
  ------------------
  134|  10.2k|                    case 'e':
  ------------------
  |  Branch (134:21): [True: 175, False: 425k]
  ------------------
  135|  10.2k|                        if (ice(c2, 'Q'))
  ------------------
  |  Branch (135:29): [True: 10.1k, False: 164]
  ------------------
  136|  10.1k|                        {
  137|  10.1k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (137:33): [True: 149, False: 9.97k]
  ------------------
  138|    149|                            {
  139|    149|                                return OpCode::EQD;
  140|    149|                            }
  141|  9.97k|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (141:38): [True: 9.90k, False: 66]
  ------------------
  142|  9.90k|                            {
  143|  9.90k|                                return OpCode::EQF;
  144|  9.90k|                            }
  145|  10.1k|                        }
  146|    230|                        break;
  147|       |
  148|  13.8k|                    case 'G':
  ------------------
  |  Branch (148:21): [True: 13.8k, False: 412k]
  ------------------
  149|  14.4k|                    case 'g':
  ------------------
  |  Branch (149:21): [True: 582, False: 425k]
  ------------------
  150|  14.4k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (150:29): [True: 446, False: 13.9k]
  ------------------
  151|    446|                        {
  152|    446|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (152:33): [True: 228, False: 218]
  ------------------
  153|    228|                            {
  154|    228|                                return OpCode::GED;
  155|    228|                            }
  156|    218|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (156:38): [True: 152, False: 66]
  ------------------
  157|    152|                            {
  158|    152|                                return OpCode::GEF;
  159|    152|                            }
  160|    446|                        }
  161|  13.9k|                        else if (ice(c2, 'T'))
  ------------------
  |  Branch (161:34): [True: 13.8k, False: 152]
  ------------------
  162|  13.8k|                        {
  163|  13.8k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (163:33): [True: 12.1k, False: 1.67k]
  ------------------
  164|  12.1k|                            {
  165|  12.1k|                                return OpCode::GTD;
  166|  12.1k|                            }
  167|  1.67k|                            if (ice(c3, 'F'))
  ------------------
  |  Branch (167:33): [True: 1.59k, False: 76]
  ------------------
  168|  1.59k|                            {
  169|  1.59k|                                return OpCode::GTF;
  170|  1.59k|                            }
  171|  1.67k|                        }
  172|    294|                        break;
  173|       |
  174|  5.81k|                    case 'J':
  ------------------
  |  Branch (174:21): [True: 5.81k, False: 420k]
  ------------------
  175|  8.25k|                    case 'j':
  ------------------
  |  Branch (175:21): [True: 2.44k, False: 423k]
  ------------------
  176|  8.25k|                        if (ice(c2, 'A') && ice(c3, 'L'))
  ------------------
  |  Branch (176:29): [True: 8.19k, False: 67]
  |  Branch (176:29): [True: 6.19k, False: 2.06k]
  |  Branch (176:45): [True: 6.19k, False: 1.99k]
  ------------------
  177|  6.19k|                        {
  178|  6.19k|                            return OpCode::JAL;
  179|  6.19k|                        }
  180|  2.06k|                        break;
  181|       |
  182|  34.0k|                    case 'L':
  ------------------
  |  Branch (182:21): [True: 34.0k, False: 391k]
  ------------------
  183|  55.0k|                    case 'l':
  ------------------
  |  Branch (183:21): [True: 20.9k, False: 405k]
  ------------------
  184|  55.0k|                        switch (c2)
  ------------------
  |  Branch (184:33): [True: 7.71k, False: 47.3k]
  ------------------
  185|  55.0k|                        {
  186|     96|                            case 'B':
  ------------------
  |  Branch (186:29): [True: 96, False: 54.9k]
  ------------------
  187|  12.6k|                            case 'b':
  ------------------
  |  Branch (187:29): [True: 12.5k, False: 42.5k]
  ------------------
  188|  12.6k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (188:37): [True: 5.58k, False: 7.02k]
  ------------------
  189|  5.58k|                                {
  190|  5.58k|                                    return OpCode::LBU;
  191|  5.58k|                                }
  192|  7.02k|                                break;
  193|       |
  194|  7.70k|                            case 'E':
  ------------------
  |  Branch (194:29): [True: 7.70k, False: 47.3k]
  ------------------
  195|  14.3k|                            case 'e':
  ------------------
  |  Branch (195:29): [True: 6.66k, False: 48.3k]
  ------------------
  196|  14.3k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (196:37): [True: 7.17k, False: 7.19k]
  ------------------
  197|  7.17k|                                {
  198|  7.17k|                                    return OpCode::LED;
  199|  7.17k|                                }
  200|  7.19k|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (200:42): [True: 1.30k, False: 5.89k]
  ------------------
  201|  1.30k|                                {
  202|  1.30k|                                    return OpCode::LEF;
  203|  1.30k|                                }
  204|  5.89k|                                break;
  205|       |
  206|  12.5k|                            case 'H':
  ------------------
  |  Branch (206:29): [True: 12.5k, False: 42.4k]
  ------------------
  207|  19.4k|                            case 'h':
  ------------------
  |  Branch (207:29): [True: 6.84k, False: 48.2k]
  ------------------
  208|  19.4k|                                if (ice(c3, 'I'))
  ------------------
  |  Branch (208:37): [True: 4.71k, False: 14.7k]
  ------------------
  209|  4.71k|                                {
  210|  4.71k|                                    return OpCode::LHI;
  211|  4.71k|                                }
  212|  14.7k|                                else if (ice(c3, 'U'))
  ------------------
  |  Branch (212:42): [True: 8.12k, False: 6.59k]
  ------------------
  213|  8.12k|                                {
  214|  8.12k|                                    return OpCode::LHU;
  215|  8.12k|                                }
  216|  6.59k|                                break;
  217|       |
  218|  6.59k|                            case 'T':
  ------------------
  |  Branch (218:29): [True: 654, False: 54.3k]
  ------------------
  219|    755|                            case 't':
  ------------------
  |  Branch (219:29): [True: 101, False: 54.9k]
  ------------------
  220|    755|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (220:37): [True: 502, False: 253]
  ------------------
  221|    502|                                {
  222|    502|                                    return OpCode::LTD;
  223|    502|                                }
  224|    253|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (224:42): [True: 155, False: 98]
  ------------------
  225|    155|                                {
  226|    155|                                    return OpCode::LTF;
  227|    155|                                }
  228|     98|                                break;
  229|       |
  230|     98|                            case 'W':
  ------------------
  |  Branch (230:29): [True: 70, False: 54.9k]
  ------------------
  231|    167|                            case 'w':
  ------------------
  |  Branch (231:29): [True: 97, False: 54.9k]
  ------------------
  232|    167|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (232:37): [True: 133, False: 34]
  ------------------
  233|    133|                                {
  234|    133|                                    return OpCode::LWU;
  235|    133|                                }
  236|     34|                                break;
  237|  55.0k|                        }
  238|  27.3k|                        break;
  239|       |
  240|  27.3k|                    case 'N':
  ------------------
  |  Branch (240:21): [True: 21.4k, False: 404k]
  ------------------
  241|  21.8k|                    case 'n':
  ------------------
  |  Branch (241:21): [True: 483, False: 425k]
  ------------------
  242|  21.8k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (242:29): [True: 436, False: 21.4k]
  ------------------
  243|    436|                        {
  244|    436|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (244:33): [True: 161, False: 275]
  ------------------
  245|    161|                            {
  246|    161|                                return OpCode::NED;
  247|    161|                            }
  248|    275|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (248:38): [True: 209, False: 66]
  ------------------
  249|    209|                            {
  250|    209|                                return OpCode::NEF;
  251|    209|                            }
  252|    436|                        }
  253|  21.4k|                        else if (ice(c2, 'O') && ice(c3, 'P'))
  ------------------
  |  Branch (253:34): [True: 20.0k, False: 1.38k]
  |  Branch (253:34): [True: 12.9k, False: 8.51k]
  |  Branch (253:50): [True: 12.9k, False: 7.13k]
  ------------------
  254|  12.9k|                        {
  255|  12.9k|                            return OpCode::NOP;
  256|  12.9k|                        }
  257|       |
  258|  8.58k|                        break;
  259|       |
  260|  8.58k|                    case 'O':
  ------------------
  |  Branch (260:21): [True: 110, False: 425k]
  ------------------
  261|  14.3k|                    case 'o':
  ------------------
  |  Branch (261:21): [True: 14.2k, False: 411k]
  ------------------
  262|  14.3k|                        if (ice(c2, 'R') && ice(c3, 'I'))
  ------------------
  |  Branch (262:29): [True: 12.6k, False: 1.68k]
  |  Branch (262:29): [True: 5.55k, False: 8.80k]
  |  Branch (262:45): [True: 5.55k, False: 7.11k]
  ------------------
  263|  5.55k|                        {
  264|  5.55k|                            return OpCode::ORI;
  265|  5.55k|                        }
  266|  8.80k|                        break;
  267|       |
  268|  94.9k|                    case 'S':
  ------------------
  |  Branch (268:21): [True: 94.9k, False: 331k]
  ------------------
  269|  95.6k|                    case 's':
  ------------------
  |  Branch (269:21): [True: 781, False: 425k]
  ------------------
  270|  95.6k|                        switch (c2)
  ------------------
  |  Branch (270:33): [True: 621, False: 95.0k]
  ------------------
  271|  95.6k|                        {
  272|     90|                            case 'B':
  ------------------
  |  Branch (272:29): [True: 90, False: 95.5k]
  ------------------
  273|    243|                            case 'b':
  ------------------
  |  Branch (273:29): [True: 153, False: 95.5k]
  ------------------
  274|    243|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (274:37): [True: 156, False: 87]
  ------------------
  275|    156|                                {
  276|    156|                                    return OpCode::SBU;
  277|    156|                                }
  278|     87|                                break;
  279|       |
  280|    102|                            case 'E':
  ------------------
  |  Branch (280:29): [True: 102, False: 95.5k]
  ------------------
  281|    234|                            case 'e':
  ------------------
  |  Branch (281:29): [True: 132, False: 95.5k]
  ------------------
  282|    234|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (282:37): [True: 168, False: 66]
  ------------------
  283|    168|                                {
  284|    168|                                    return OpCode::SEQ;
  285|    168|                                }
  286|     66|                                break;
  287|       |
  288|  25.3k|                            case 'G':
  ------------------
  |  Branch (288:29): [True: 25.3k, False: 70.3k]
  ------------------
  289|  31.0k|                            case 'g':
  ------------------
  |  Branch (289:29): [True: 5.64k, False: 90.0k]
  ------------------
  290|  31.0k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (290:37): [True: 18.9k, False: 12.0k]
  ------------------
  291|  18.9k|                                {
  292|  18.9k|                                    return OpCode::SGE;
  293|  18.9k|                                }
  294|  12.0k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (294:42): [True: 6.48k, False: 5.57k]
  ------------------
  295|  6.48k|                                {
  296|  6.48k|                                    return OpCode::SGT;
  297|  6.48k|                                }
  298|  5.57k|                                break;
  299|       |
  300|  7.37k|                            case 'H':
  ------------------
  |  Branch (300:29): [True: 7.37k, False: 88.3k]
  ------------------
  301|  7.53k|                            case 'h':
  ------------------
  |  Branch (301:29): [True: 166, False: 95.5k]
  ------------------
  302|  7.53k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (302:37): [True: 7.46k, False: 69]
  ------------------
  303|  7.46k|                                {
  304|  7.46k|                                    return OpCode::SHU;
  305|  7.46k|                                }
  306|     69|                                break;
  307|       |
  308|  10.5k|                            case 'L':
  ------------------
  |  Branch (308:29): [True: 10.5k, False: 85.1k]
  ------------------
  309|  10.8k|                            case 'l':
  ------------------
  |  Branch (309:29): [True: 323, False: 95.3k]
  ------------------
  310|  10.8k|                                switch (c3)
  ------------------
  |  Branch (310:41): [True: 67, False: 10.7k]
  ------------------
  311|  10.8k|                                {
  312|  6.52k|                                    case 'A':
  ------------------
  |  Branch (312:37): [True: 6.52k, False: 4.30k]
  ------------------
  313|  6.58k|                                    case 'a':
  ------------------
  |  Branch (313:37): [True: 66, False: 10.7k]
  ------------------
  314|  6.58k|                                        return OpCode::SLA;
  315|       |
  316|  2.22k|                                    case 'E':
  ------------------
  |  Branch (316:37): [True: 2.22k, False: 8.60k]
  ------------------
  317|  2.29k|                                    case 'e':
  ------------------
  |  Branch (317:37): [True: 66, False: 10.7k]
  ------------------
  318|  2.29k|                                        return OpCode::SLE;
  319|       |
  320|  1.06k|                                    case 'L':
  ------------------
  |  Branch (320:37): [True: 1.06k, False: 9.76k]
  ------------------
  321|  1.12k|                                    case 'l':
  ------------------
  |  Branch (321:37): [True: 66, False: 10.7k]
  ------------------
  322|  1.12k|                                        return OpCode::SLL;
  323|       |
  324|    625|                                    case 'T':
  ------------------
  |  Branch (324:37): [True: 625, False: 10.2k]
  ------------------
  325|    750|                                    case 't':
  ------------------
  |  Branch (325:37): [True: 125, False: 10.7k]
  ------------------
  326|    750|                                        return OpCode::SLT;
  327|  10.8k|                                }
  328|     67|                                break;
  329|       |
  330|  16.4k|                            case 'N':
  ------------------
  |  Branch (330:29): [True: 16.4k, False: 79.2k]
  ------------------
  331|  16.5k|                            case 'n':
  ------------------
  |  Branch (331:29): [True: 132, False: 95.5k]
  ------------------
  332|  16.5k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (332:37): [True: 16.5k, False: 66]
  ------------------
  333|  16.5k|                                {
  334|  16.5k|                                    return OpCode::SNE;
  335|  16.5k|                                }
  336|     66|                                break;
  337|       |
  338|  11.2k|                            case 'R':
  ------------------
  |  Branch (338:29): [True: 11.2k, False: 84.4k]
  ------------------
  339|  11.3k|                            case 'r':
  ------------------
  |  Branch (339:29): [True: 129, False: 95.5k]
  ------------------
  340|  11.3k|                                if (ice(c3, 'A'))
  ------------------
  |  Branch (340:37): [True: 241, False: 11.0k]
  ------------------
  341|    241|                                {
  342|    241|                                    return OpCode::SRA;
  343|    241|                                }
  344|  11.0k|                                else if (ice(c3, 'L'))
  ------------------
  |  Branch (344:42): [True: 11.0k, False: 66]
  ------------------
  345|  11.0k|                                {
  346|  11.0k|                                    return OpCode::SRL;
  347|  11.0k|                                }
  348|     66|                                break;
  349|       |
  350|  13.4k|                            case 'U':
  ------------------
  |  Branch (350:29): [True: 13.4k, False: 82.2k]
  ------------------
  351|  13.5k|                            case 'u':
  ------------------
  |  Branch (351:29): [True: 93, False: 95.5k]
  ------------------
  352|  13.5k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (352:37): [True: 13.4k, False: 66]
  ------------------
  353|  13.4k|                                {
  354|  13.4k|                                    return OpCode::SUB;
  355|  13.4k|                                }
  356|     66|                                break;
  357|       |
  358|  3.53k|                            case 'W':
  ------------------
  |  Branch (358:29): [True: 3.53k, False: 92.1k]
  ------------------
  359|  3.75k|                            case 'w':
  ------------------
  |  Branch (359:29): [True: 220, False: 95.4k]
  ------------------
  360|  3.75k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (360:37): [True: 3.63k, False: 122]
  ------------------
  361|  3.63k|                                {
  362|  3.63k|                                    return OpCode::SWU;
  363|  3.63k|                                }
  364|    122|                                break;
  365|  95.6k|                        }
  366|       |
  367|  8.85k|                    case 'X':
  ------------------
  |  Branch (367:21): [True: 2.05k, False: 424k]
  ------------------
  368|  9.01k|                    case 'x':
  ------------------
  |  Branch (368:21): [True: 157, False: 425k]
  ------------------
  369|  9.01k|                        if (ice(c2, 'O') && ice(c3, 'R'))
  ------------------
  |  Branch (369:29): [True: 2.10k, False: 6.90k]
  |  Branch (369:29): [True: 1.95k, False: 7.06k]
  |  Branch (369:45): [True: 1.95k, False: 155]
  ------------------
  370|  1.95k|                        {
  371|  1.95k|                            return OpCode::XOR;
  372|  1.95k|                        }
  373|  7.06k|                        break;
  374|   426k|                }
  375|   100k|                break;
  376|   426k|            }
  377|       |
  378|       |            // 4 character OpCodes
  379|   340k|            case 4: {
  ------------------
  |  Branch (379:13): [True: 340k, False: 648k]
  ------------------
  380|   340k|                const char c1 = token[0u];
  381|   340k|                const char c2 = token[1u];
  382|   340k|                const char c3 = token[2u];
  383|   340k|                const char c4 = token[3u];
  384|       |
  385|   340k|                switch (c1)
  ------------------
  |  Branch (385:25): [True: 35.0k, False: 305k]
  ------------------
  386|   340k|                {
  387|  49.6k|                    case 'A':
  ------------------
  |  Branch (387:21): [True: 49.6k, False: 290k]
  ------------------
  388|  53.0k|                    case 'a':
  ------------------
  |  Branch (388:21): [True: 3.44k, False: 336k]
  ------------------
  389|  53.0k|                        switch (c2)
  ------------------
  |  Branch (389:33): [True: 346, False: 52.7k]
  ------------------
  390|  53.0k|                        {
  391|  43.4k|                            case 'D':
  ------------------
  |  Branch (391:29): [True: 43.4k, False: 9.57k]
  ------------------
  392|  46.5k|                            case 'd':
  ------------------
  |  Branch (392:29): [True: 3.03k, False: 50.0k]
  ------------------
  393|  46.5k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (393:37): [True: 46.4k, False: 70]
  ------------------
  394|  46.4k|                                {
  395|  46.4k|                                    switch (c4)
  ------------------
  |  Branch (395:45): [True: 2.63k, False: 43.8k]
  ------------------
  396|  46.4k|                                    {
  397|  13.0k|                                        case 'D':
  ------------------
  |  Branch (397:41): [True: 13.0k, False: 33.3k]
  ------------------
  398|  13.1k|                                        case 'd':
  ------------------
  |  Branch (398:41): [True: 66, False: 46.3k]
  ------------------
  399|  13.1k|                                            return OpCode::ADDD;
  400|       |
  401|  16.2k|                                        case 'F':
  ------------------
  |  Branch (401:41): [True: 16.2k, False: 30.2k]
  ------------------
  402|  16.4k|                                        case 'f':
  ------------------
  |  Branch (402:41): [True: 239, False: 46.2k]
  ------------------
  403|  16.4k|                                            return OpCode::ADDF;
  404|       |
  405|  10.2k|                                        case 'I':
  ------------------
  |  Branch (405:41): [True: 10.2k, False: 36.1k]
  ------------------
  406|  10.3k|                                        case 'i':
  ------------------
  |  Branch (406:41): [True: 66, False: 46.3k]
  ------------------
  407|  10.3k|                                            return OpCode::ADDI;
  408|       |
  409|  3.83k|                                        case 'U':
  ------------------
  |  Branch (409:41): [True: 3.83k, False: 42.6k]
  ------------------
  410|  3.90k|                                        case 'u':
  ------------------
  |  Branch (410:41): [True: 66, False: 46.3k]
  ------------------
  411|  3.90k|                                            return OpCode::ADDU;
  412|  46.4k|                                    }
  413|  46.4k|                                }
  414|  2.70k|                                break;
  415|       |
  416|  6.09k|                            case 'N':
  ------------------
  |  Branch (416:29): [True: 6.09k, False: 46.9k]
  ------------------
  417|  6.19k|                            case 'n':
  ------------------
  |  Branch (417:29): [True: 102, False: 52.9k]
  ------------------
  418|  6.19k|                                if (ice(c3, 'D') && ice(c4, 'I'))
  ------------------
  |  Branch (418:37): [True: 6.12k, False: 66]
  |  Branch (418:37): [True: 6.06k, False: 132]
  |  Branch (418:53): [True: 6.06k, False: 66]
  ------------------
  419|  6.06k|                                {
  420|  6.06k|                                    return OpCode::ANDI;
  421|  6.06k|                                }
  422|       |
  423|    132|                                break;
  424|  53.0k|                        }
  425|  3.18k|                        break;
  426|       |
  427|  20.0k|                    case 'B':
  ------------------
  |  Branch (427:21): [True: 20.0k, False: 320k]
  ------------------
  428|  56.3k|                    case 'b':
  ------------------
  |  Branch (428:21): [True: 36.3k, False: 303k]
  ------------------
  429|  56.3k|                        switch (c2)
  ------------------
  |  Branch (429:33): [True: 6.33k, False: 50.0k]
  ------------------
  430|  56.3k|                        {
  431|    112|                            case 'E':
  ------------------
  |  Branch (431:29): [True: 112, False: 56.2k]
  ------------------
  432|    889|                            case 'e':
  ------------------
  |  Branch (432:29): [True: 777, False: 55.6k]
  ------------------
  433|    889|                                if (ice(c3, 'Q') && ice(c4, 'Z'))
  ------------------
  |  Branch (433:37): [True: 768, False: 121]
  |  Branch (433:37): [True: 178, False: 711]
  |  Branch (433:53): [True: 178, False: 590]
  ------------------
  434|    178|                                {
  435|    178|                                    return OpCode::BEQZ;
  436|    178|                                }
  437|    711|                                break;
  438|       |
  439|  19.7k|                            case 'F':
  ------------------
  |  Branch (439:29): [True: 19.7k, False: 36.5k]
  ------------------
  440|  31.8k|                            case 'f':
  ------------------
  |  Branch (440:29): [True: 12.0k, False: 44.3k]
  ------------------
  441|  31.8k|                                if (ice(c3, 'P'))
  ------------------
  |  Branch (441:37): [True: 31.0k, False: 774]
  ------------------
  442|  31.0k|                                {
  443|  31.0k|                                    if (ice(c4, 'F'))
  ------------------
  |  Branch (443:41): [True: 19.7k, False: 11.3k]
  ------------------
  444|  19.7k|                                    {
  445|  19.7k|                                        return OpCode::BFPF;
  446|  19.7k|                                    }
  447|  11.3k|                                    else if (ice(c4, 'T'))
  ------------------
  |  Branch (447:46): [True: 10.1k, False: 1.17k]
  ------------------
  448|  10.1k|                                    {
  449|  10.1k|                                        return OpCode::BFPT;
  450|  10.1k|                                    }
  451|  31.0k|                                }
  452|  1.95k|                                break;
  453|       |
  454|  17.2k|                            case 'N':
  ------------------
  |  Branch (454:29): [True: 17.2k, False: 39.1k]
  ------------------
  455|  17.3k|                            case 'n':
  ------------------
  |  Branch (455:29): [True: 87, False: 56.2k]
  ------------------
  456|  17.3k|                                if (ice(c3, 'E') && ice(c4, 'Z'))
  ------------------
  |  Branch (456:37): [True: 16.2k, False: 1.04k]
  |  Branch (456:37): [True: 7.19k, False: 10.1k]
  |  Branch (456:53): [True: 7.19k, False: 9.10k]
  ------------------
  457|  7.19k|                                {
  458|  7.19k|                                    return OpCode::BNEZ;
  459|  7.19k|                                }
  460|  56.3k|                        }
  461|  19.1k|                        break;
  462|       |
  463|  19.1k|                    case 'D':
  ------------------
  |  Branch (463:21): [True: 917, False: 339k]
  ------------------
  464|  28.0k|                    case 'd':
  ------------------
  |  Branch (464:21): [True: 27.1k, False: 313k]
  ------------------
  465|  28.0k|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (465:29): [True: 21.8k, False: 6.22k]
  |  Branch (465:29): [True: 15.4k, False: 12.6k]
  |  Branch (465:45): [True: 15.4k, False: 6.41k]
  ------------------
  466|  15.4k|                        {
  467|  15.4k|                            switch (c4)
  ------------------
  |  Branch (467:37): [True: 5.26k, False: 10.1k]
  ------------------
  468|  15.4k|                            {
  469|    383|                                case 'D':
  ------------------
  |  Branch (469:33): [True: 383, False: 15.0k]
  ------------------
  470|    449|                                case 'd':
  ------------------
  |  Branch (470:33): [True: 66, False: 15.3k]
  ------------------
  471|    449|                                    return OpCode::DIVD;
  472|       |
  473|     97|                                case 'F':
  ------------------
  |  Branch (473:33): [True: 97, False: 15.3k]
  ------------------
  474|    163|                                case 'f':
  ------------------
  |  Branch (474:33): [True: 66, False: 15.3k]
  ------------------
  475|    163|                                    return OpCode::DIVF;
  476|       |
  477|    229|                                case 'I':
  ------------------
  |  Branch (477:33): [True: 229, False: 15.1k]
  ------------------
  478|  2.37k|                                case 'i':
  ------------------
  |  Branch (478:33): [True: 2.14k, False: 13.2k]
  ------------------
  479|  2.37k|                                    return OpCode::DIVI;
  480|       |
  481|    171|                                case 'U':
  ------------------
  |  Branch (481:33): [True: 171, False: 15.2k]
  ------------------
  482|  7.14k|                                case 'u':
  ------------------
  |  Branch (482:33): [True: 6.97k, False: 8.42k]
  ------------------
  483|  7.14k|                                    return OpCode::DIVU;
  484|  15.4k|                            }
  485|  15.4k|                        }
  486|  17.9k|                        break;
  487|       |
  488|  17.9k|                    case 'H':
  ------------------
  |  Branch (488:21): [True: 559, False: 339k]
  ------------------
  489|    915|                    case 'h':
  ------------------
  |  Branch (489:21): [True: 356, False: 339k]
  ------------------
  490|    915|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (490:29): [True: 789, False: 126]
  |  Branch (490:29): [True: 657, False: 258]
  |  Branch (490:45): [True: 723, False: 66]
  |  Branch (490:61): [True: 657, False: 66]
  ------------------
  491|    657|                        {
  492|    657|                            return OpCode::HALT;
  493|    657|                        }
  494|    258|                        break;
  495|       |
  496|  4.76k|                    case 'J':
  ------------------
  |  Branch (496:21): [True: 4.76k, False: 335k]
  ------------------
  497|  12.9k|                    case 'j':
  ------------------
  |  Branch (497:21): [True: 8.22k, False: 331k]
  ------------------
  498|  12.9k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'R'))
  ------------------
  |  Branch (498:29): [True: 12.4k, False: 517]
  |  Branch (498:29): [True: 4.82k, False: 8.16k]
  |  Branch (498:45): [True: 7.54k, False: 4.93k]
  |  Branch (498:61): [True: 4.82k, False: 2.71k]
  ------------------
  499|  4.82k|                        {
  500|  4.82k|                            return OpCode::JALR;
  501|  4.82k|                        }
  502|  8.16k|                        break;
  503|       |
  504|  18.4k|                    case 'M':
  ------------------
  |  Branch (504:21): [True: 18.4k, False: 321k]
  ------------------
  505|  19.0k|                    case 'm':
  ------------------
  |  Branch (505:21): [True: 588, False: 339k]
  ------------------
  506|  19.0k|                        if (ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (506:29): [True: 16.3k, False: 2.75k]
  |  Branch (506:29): [True: 7.30k, False: 11.7k]
  |  Branch (506:45): [True: 7.30k, False: 9.01k]
  ------------------
  507|  7.30k|                        {
  508|  7.30k|                            if (ice(c4, 'D'))
  ------------------
  |  Branch (508:33): [True: 563, False: 6.73k]
  ------------------
  509|    563|                            {
  510|    563|                                return OpCode::MOVD;
  511|    563|                            }
  512|  6.73k|                            else if (ice(c4, 'F'))
  ------------------
  |  Branch (512:38): [True: 464, False: 6.27k]
  ------------------
  513|    464|                            {
  514|    464|                                return OpCode::MOVF;
  515|    464|                            }
  516|  7.30k|                        }
  517|  11.7k|                        else if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (517:34): [True: 2.26k, False: 9.50k]
  |  Branch (517:34): [True: 2.13k, False: 9.63k]
  |  Branch (517:50): [True: 2.20k, False: 66]
  |  Branch (517:66): [True: 2.13k, False: 67]
  ------------------
  518|  2.13k|                        {
  519|  2.13k|                            return OpCode::MULT;
  520|  2.13k|                        }
  521|  15.9k|                        break;
  522|       |
  523|   122k|                    case 'S':
  ------------------
  |  Branch (523:21): [True: 122k, False: 217k]
  ------------------
  524|   123k|                    case 's':
  ------------------
  |  Branch (524:21): [True: 1.09k, False: 339k]
  ------------------
  525|   123k|                        switch (c2)
  ------------------
  |  Branch (525:33): [True: 727, False: 122k]
  ------------------
  526|   123k|                        {
  527|  28.8k|                            case 'E':
  ------------------
  |  Branch (527:29): [True: 28.8k, False: 94.4k]
  ------------------
  528|  29.1k|                            case 'e':
  ------------------
  |  Branch (528:29): [True: 261, False: 123k]
  ------------------
  529|  29.1k|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (529:37): [True: 29.0k, False: 66]
  ------------------
  530|  29.0k|                                {
  531|  29.0k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (531:41): [True: 4.35k, False: 24.6k]
  ------------------
  532|  4.35k|                                    {
  533|  4.35k|                                        return OpCode::SEQI;
  534|  4.35k|                                    }
  535|  24.6k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (535:46): [True: 24.6k, False: 66]
  ------------------
  536|  24.6k|                                    {
  537|  24.6k|                                        return OpCode::SEQU;
  538|  24.6k|                                    }
  539|  29.0k|                                }
  540|    132|                                break;
  541|       |
  542|  11.8k|                            case 'G':
  ------------------
  |  Branch (542:29): [True: 11.8k, False: 111k]
  ------------------
  543|  20.2k|                            case 'g':
  ------------------
  |  Branch (543:29): [True: 8.42k, False: 114k]
  ------------------
  544|  20.2k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (544:37): [True: 8.23k, False: 11.9k]
  ------------------
  545|  8.23k|                                {
  546|  8.23k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (546:41): [True: 7.79k, False: 434]
  ------------------
  547|  7.79k|                                    {
  548|  7.79k|                                        return OpCode::SGEI;
  549|  7.79k|                                    }
  550|    434|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (550:46): [True: 368, False: 66]
  ------------------
  551|    368|                                    {
  552|    368|                                        return OpCode::SGEU;
  553|    368|                                    }
  554|  8.23k|                                }
  555|  11.9k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (555:42): [True: 11.9k, False: 84]
  ------------------
  556|  11.9k|                                {
  557|  11.9k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (557:41): [True: 314, False: 11.5k]
  ------------------
  558|    314|                                    {
  559|    314|                                        return OpCode::SGTI;
  560|    314|                                    }
  561|  11.5k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (561:46): [True: 3.52k, False: 8.07k]
  ------------------
  562|  3.52k|                                    {
  563|  3.52k|                                        return OpCode::SGTU;
  564|  3.52k|                                    }
  565|  11.9k|                                }
  566|  8.22k|                                break;
  567|       |
  568|  16.0k|                            case 'L':
  ------------------
  |  Branch (568:29): [True: 16.0k, False: 107k]
  ------------------
  569|  26.3k|                            case 'l':
  ------------------
  |  Branch (569:29): [True: 10.3k, False: 112k]
  ------------------
  570|  26.3k|                                switch (c3)
  ------------------
  |  Branch (570:41): [True: 140, False: 26.2k]
  ------------------
  571|  26.3k|                                {
  572|    150|                                    case 'A':
  ------------------
  |  Branch (572:37): [True: 150, False: 26.2k]
  ------------------
  573|    282|                                    case 'a':
  ------------------
  |  Branch (573:37): [True: 132, False: 26.2k]
  ------------------
  574|    282|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (574:45): [True: 215, False: 67]
  ------------------
  575|    215|                                        {
  576|    215|                                            return OpCode::SLAI;
  577|    215|                                        }
  578|     67|                                        break;
  579|       |
  580|  2.92k|                                    case 'E':
  ------------------
  |  Branch (580:37): [True: 2.92k, False: 23.4k]
  ------------------
  581|  4.72k|                                    case 'e':
  ------------------
  |  Branch (581:37): [True: 1.80k, False: 24.5k]
  ------------------
  582|  4.72k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (582:45): [True: 631, False: 4.09k]
  ------------------
  583|    631|                                        {
  584|    631|                                            return OpCode::SLEI;
  585|    631|                                        }
  586|  4.09k|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (586:50): [True: 2.49k, False: 1.60k]
  ------------------
  587|  2.49k|                                        {
  588|  2.49k|                                            return OpCode::SLEU;
  589|  2.49k|                                        }
  590|  1.60k|                                        break;
  591|       |
  592|  1.60k|                                    case 'L':
  ------------------
  |  Branch (592:37): [True: 495, False: 25.8k]
  ------------------
  593|  8.58k|                                    case 'l':
  ------------------
  |  Branch (593:37): [True: 8.09k, False: 18.2k]
  ------------------
  594|  8.58k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (594:45): [True: 4.90k, False: 3.68k]
  ------------------
  595|  4.90k|                                        {
  596|  4.90k|                                            return OpCode::SLLI;
  597|  4.90k|                                        }
  598|  3.68k|                                        break;
  599|       |
  600|  12.5k|                                    case 'T':
  ------------------
  |  Branch (600:37): [True: 12.5k, False: 13.8k]
  ------------------
  601|  12.6k|                                    case 't':
  ------------------
  |  Branch (601:37): [True: 138, False: 26.2k]
  ------------------
  602|  12.6k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (602:45): [True: 11.5k, False: 1.12k]
  ------------------
  603|  11.5k|                                        {
  604|  11.5k|                                            return OpCode::SLTI;
  605|  11.5k|                                        }
  606|  1.12k|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (606:50): [True: 1.04k, False: 79]
  ------------------
  607|  1.04k|                                        {
  608|  1.04k|                                            return OpCode::SLTU;
  609|  1.04k|                                        }
  610|     79|                                        break;
  611|  26.3k|                                }
  612|       |
  613|  5.78k|                            case 'N':
  ------------------
  |  Branch (613:29): [True: 215, False: 123k]
  ------------------
  614|  5.97k|                            case 'n':
  ------------------
  |  Branch (614:29): [True: 191, False: 123k]
  ------------------
  615|  5.97k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (615:37): [True: 2.00k, False: 3.96k]
  ------------------
  616|  2.00k|                                {
  617|  2.00k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (617:41): [True: 196, False: 1.81k]
  ------------------
  618|    196|                                    {
  619|    196|                                        return OpCode::SNEI;
  620|    196|                                    }
  621|  1.81k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (621:46): [True: 154, False: 1.65k]
  ------------------
  622|    154|                                    {
  623|    154|                                        return OpCode::SNEU;
  624|    154|                                    }
  625|  2.00k|                                }
  626|  5.62k|                                break;
  627|       |
  628|  18.3k|                            case 'R':
  ------------------
  |  Branch (628:29): [True: 18.3k, False: 105k]
  ------------------
  629|  18.4k|                            case 'r':
  ------------------
  |  Branch (629:29): [True: 160, False: 123k]
  ------------------
  630|  18.4k|                                if (ice(c3, 'A') && ice(c4, 'I'))
  ------------------
  |  Branch (630:37): [True: 1.66k, False: 16.8k]
  |  Branch (630:37): [True: 1.40k, False: 17.0k]
  |  Branch (630:53): [True: 1.40k, False: 260]
  ------------------
  631|  1.40k|                                {
  632|  1.40k|                                    return OpCode::SRAI;
  633|  1.40k|                                }
  634|  17.0k|                                else if (ice(c3, 'L') && ice(c4, 'I'))
  ------------------
  |  Branch (634:42): [True: 16.8k, False: 262]
  |  Branch (634:42): [True: 16.7k, False: 331]
  |  Branch (634:58): [True: 16.7k, False: 69]
  ------------------
  635|  16.7k|                                {
  636|  16.7k|                                    return OpCode::SRLI;
  637|  16.7k|                                }
  638|    331|                                break;
  639|       |
  640|  27.7k|                            case 'U':
  ------------------
  |  Branch (640:29): [True: 27.7k, False: 95.6k]
  ------------------
  641|  27.9k|                            case 'u':
  ------------------
  |  Branch (641:29): [True: 284, False: 123k]
  ------------------
  642|  27.9k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (642:37): [True: 27.9k, False: 66]
  ------------------
  643|  27.9k|                                {
  644|  27.9k|                                    switch (c4)
  ------------------
  |  Branch (644:45): [True: 66, False: 27.8k]
  ------------------
  645|  27.9k|                                    {
  646|  2.31k|                                        case 'D':
  ------------------
  |  Branch (646:41): [True: 2.31k, False: 25.6k]
  ------------------
  647|  2.38k|                                        case 'd':
  ------------------
  |  Branch (647:41): [True: 66, False: 27.8k]
  ------------------
  648|  2.38k|                                            return OpCode::SUBD;
  649|       |
  650|  13.2k|                                        case 'F':
  ------------------
  |  Branch (650:41): [True: 13.2k, False: 14.6k]
  ------------------
  651|  13.4k|                                        case 'f':
  ------------------
  |  Branch (651:41): [True: 162, False: 27.7k]
  ------------------
  652|  13.4k|                                            return OpCode::SUBF;
  653|       |
  654|  1.83k|                                        case 'I':
  ------------------
  |  Branch (654:41): [True: 1.83k, False: 26.0k]
  ------------------
  655|  1.90k|                                        case 'i':
  ------------------
  |  Branch (655:41): [True: 66, False: 27.8k]
  ------------------
  656|  1.90k|                                            return OpCode::SUBI;
  657|       |
  658|  10.0k|                                        case 'U':
  ------------------
  |  Branch (658:41): [True: 10.0k, False: 17.8k]
  ------------------
  659|  10.1k|                                        case 'u':
  ------------------
  |  Branch (659:41): [True: 66, False: 27.8k]
  ------------------
  660|  10.1k|                                            return OpCode::SUBU;
  661|  27.9k|                                    }
  662|  27.9k|                                }
  663|    132|                                break;
  664|   123k|                        }
  665|  15.1k|                        break;
  666|       |
  667|  15.1k|                    case 'T':
  ------------------
  |  Branch (667:21): [True: 2.10k, False: 338k]
  ------------------
  668|  2.72k|                    case 't':
  ------------------
  |  Branch (668:21): [True: 618, False: 339k]
  ------------------
  669|  2.72k|                        if (ice(c2, 'R') && ice(c3, 'A') && ice(c4, 'P'))
  ------------------
  |  Branch (669:29): [True: 2.28k, False: 438]
  |  Branch (669:29): [True: 2.15k, False: 570]
  |  Branch (669:45): [True: 2.22k, False: 66]
  |  Branch (669:61): [True: 2.15k, False: 66]
  ------------------
  670|  2.15k|                        {
  671|  2.15k|                            return OpCode::TRAP;
  672|  2.15k|                        }
  673|    570|                        break;
  674|  2.62k|                    case 'X':
  ------------------
  |  Branch (674:21): [True: 2.62k, False: 337k]
  ------------------
  675|  8.63k|                    case 'x':
  ------------------
  |  Branch (675:21): [True: 6.01k, False: 334k]
  ------------------
  676|  8.63k|                        if (ice(c2, 'O') && ice(c3, 'R') && ice(c4, 'I'))
  ------------------
  |  Branch (676:29): [True: 4.71k, False: 3.92k]
  |  Branch (676:29): [True: 4.27k, False: 4.36k]
  |  Branch (676:45): [True: 4.56k, False: 158]
  |  Branch (676:61): [True: 4.27k, False: 290]
  ------------------
  677|  4.27k|                        {
  678|  4.27k|                            return OpCode::XORI;
  679|  4.27k|                        }
  680|  4.36k|                        break;
  681|   340k|                }
  682|   119k|                break;
  683|   340k|            }
  684|       |
  685|       |            // 5 character OpCodes
  686|   119k|            case 5: {
  ------------------
  |  Branch (686:13): [True: 73.9k, False: 914k]
  ------------------
  687|  73.9k|                const char c1 = token[0u];
  688|  73.9k|                const char c2 = token[1u];
  689|  73.9k|                const char c3 = token[2u];
  690|  73.9k|                const char c4 = token[3u];
  691|  73.9k|                const char c5 = token[4u];
  692|       |
  693|  73.9k|                switch (c1)
  ------------------
  |  Branch (693:25): [True: 14.3k, False: 59.6k]
  ------------------
  694|  73.9k|                {
  695|  4.45k|                    case 'A':
  ------------------
  |  Branch (695:21): [True: 4.45k, False: 69.5k]
  ------------------
  696|  4.45k|                    case 'a':
  ------------------
  |  Branch (696:21): [True: 0, False: 73.9k]
  ------------------
  697|  4.45k|                        if (ice(c2, 'D') && ice(c3, 'D') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (697:29): [True: 4.45k, False: 0]
  |  Branch (697:29): [True: 4.45k, False: 0]
  |  Branch (697:45): [True: 4.45k, False: 0]
  |  Branch (697:61): [True: 4.45k, False: 0]
  |  Branch (697:77): [True: 4.45k, False: 0]
  ------------------
  698|  4.45k|                        {
  699|  4.45k|                            return OpCode::ADDUI;
  700|  4.45k|                        }
  701|      0|                        break;
  702|       |
  703|  11.0k|                    case 'D':
  ------------------
  |  Branch (703:21): [True: 11.0k, False: 62.9k]
  ------------------
  704|  11.0k|                    case 'd':
  ------------------
  |  Branch (704:21): [True: 0, False: 73.9k]
  ------------------
  705|  11.0k|                        if (ice(c2, 'I') && ice(c3, 'V') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (705:29): [True: 11.0k, False: 0]
  |  Branch (705:29): [True: 11.0k, False: 0]
  |  Branch (705:45): [True: 11.0k, False: 0]
  |  Branch (705:61): [True: 11.0k, False: 0]
  |  Branch (705:77): [True: 11.0k, False: 0]
  ------------------
  706|  11.0k|                        {
  707|  11.0k|                            return OpCode::DIVUI;
  708|  11.0k|                        }
  709|      0|                        break;
  710|       |
  711|  14.9k|                    case 'M':
  ------------------
  |  Branch (711:21): [True: 14.9k, False: 59.0k]
  ------------------
  712|  14.9k|                    case 'm':
  ------------------
  |  Branch (712:21): [True: 0, False: 73.9k]
  ------------------
  713|  14.9k|                        if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (713:29): [True: 14.9k, False: 0]
  |  Branch (713:29): [True: 14.9k, False: 0]
  |  Branch (713:45): [True: 14.9k, False: 0]
  |  Branch (713:61): [True: 14.9k, False: 0]
  ------------------
  714|  14.9k|                        {
  715|  14.9k|                            switch (c5)
  ------------------
  |  Branch (715:37): [True: 0, False: 14.9k]
  ------------------
  716|  14.9k|                            {
  717|    213|                                case 'D':
  ------------------
  |  Branch (717:33): [True: 213, False: 14.7k]
  ------------------
  718|    213|                                case 'd':
  ------------------
  |  Branch (718:33): [True: 0, False: 14.9k]
  ------------------
  719|    213|                                    return OpCode::MULTD;
  720|       |
  721|  4.31k|                                case 'F':
  ------------------
  |  Branch (721:33): [True: 4.31k, False: 10.6k]
  ------------------
  722|  4.31k|                                case 'f':
  ------------------
  |  Branch (722:33): [True: 0, False: 14.9k]
  ------------------
  723|  4.31k|                                    return OpCode::MULTF;
  724|       |
  725|    849|                                case 'I':
  ------------------
  |  Branch (725:33): [True: 849, False: 14.1k]
  ------------------
  726|    849|                                case 'i':
  ------------------
  |  Branch (726:33): [True: 0, False: 14.9k]
  ------------------
  727|    849|                                    return OpCode::MULTI;
  728|       |
  729|  9.59k|                                case 'U':
  ------------------
  |  Branch (729:33): [True: 9.59k, False: 5.38k]
  ------------------
  730|  9.59k|                                case 'u':
  ------------------
  |  Branch (730:33): [True: 0, False: 14.9k]
  ------------------
  731|  9.59k|                                    return OpCode::MULTU;
  732|  14.9k|                            }
  733|  14.9k|                        }
  734|      0|                        break;
  735|       |
  736|  29.1k|                    case 'S':
  ------------------
  |  Branch (736:21): [True: 29.1k, False: 44.8k]
  ------------------
  737|  29.1k|                    case 's':
  ------------------
  |  Branch (737:21): [True: 0, False: 73.9k]
  ------------------
  738|  29.1k|                        switch (c2)
  ------------------
  |  Branch (738:33): [True: 0, False: 29.1k]
  ------------------
  739|  29.1k|                        {
  740|  12.0k|                            case 'E':
  ------------------
  |  Branch (740:29): [True: 12.0k, False: 17.1k]
  ------------------
  741|  12.0k|                            case 'e':
  ------------------
  |  Branch (741:29): [True: 0, False: 29.1k]
  ------------------
  742|  12.0k|                                if (ice(c3, 'Q') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (742:37): [True: 12.0k, False: 0]
  |  Branch (742:37): [True: 12.0k, False: 0]
  |  Branch (742:53): [True: 12.0k, False: 0]
  |  Branch (742:69): [True: 12.0k, False: 0]
  ------------------
  743|  12.0k|                                {
  744|  12.0k|                                    return OpCode::SEQUI;
  745|  12.0k|                                }
  746|      0|                                break;
  747|       |
  748|  14.9k|                            case 'G':
  ------------------
  |  Branch (748:29): [True: 14.9k, False: 14.2k]
  ------------------
  749|  14.9k|                            case 'g':
  ------------------
  |  Branch (749:29): [True: 0, False: 29.1k]
  ------------------
  750|  14.9k|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (750:37): [True: 14.7k, False: 114]
  |  Branch (750:37): [True: 14.7k, False: 114]
  |  Branch (750:53): [True: 14.7k, False: 0]
  |  Branch (750:69): [True: 14.7k, False: 0]
  ------------------
  751|  14.7k|                                {
  752|  14.7k|                                    return OpCode::SGEUI;
  753|  14.7k|                                }
  754|    114|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (754:42): [True: 114, False: 0]
  |  Branch (754:42): [True: 114, False: 0]
  |  Branch (754:58): [True: 114, False: 0]
  |  Branch (754:74): [True: 114, False: 0]
  ------------------
  755|    114|                                {
  756|    114|                                    return OpCode::SGTUI;
  757|    114|                                }
  758|      0|                                break;
  759|       |
  760|  1.36k|                            case 'L':
  ------------------
  |  Branch (760:29): [True: 1.36k, False: 27.7k]
  ------------------
  761|  1.36k|                            case 'l':
  ------------------
  |  Branch (761:29): [True: 0, False: 29.1k]
  ------------------
  762|  1.36k|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (762:37): [True: 1.23k, False: 128]
  |  Branch (762:37): [True: 1.23k, False: 128]
  |  Branch (762:53): [True: 1.23k, False: 0]
  |  Branch (762:69): [True: 1.23k, False: 0]
  ------------------
  763|  1.23k|                                {
  764|  1.23k|                                    return OpCode::SLEUI;
  765|  1.23k|                                }
  766|    128|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (766:42): [True: 128, False: 0]
  |  Branch (766:42): [True: 128, False: 0]
  |  Branch (766:58): [True: 128, False: 0]
  |  Branch (766:74): [True: 128, False: 0]
  ------------------
  767|    128|                                {
  768|    128|                                    return OpCode::SLTUI;
  769|    128|                                }
  770|      0|                                break;
  771|       |
  772|    576|                            case 'N':
  ------------------
  |  Branch (772:29): [True: 576, False: 28.5k]
  ------------------
  773|    576|                            case 'n':
  ------------------
  |  Branch (773:29): [True: 0, False: 29.1k]
  ------------------
  774|    576|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (774:37): [True: 576, False: 0]
  |  Branch (774:37): [True: 576, False: 0]
  |  Branch (774:53): [True: 576, False: 0]
  |  Branch (774:69): [True: 576, False: 0]
  ------------------
  775|    576|                                {
  776|    576|                                    return OpCode::SNEUI;
  777|    576|                                }
  778|      0|                                break;
  779|       |
  780|    287|                            case 'U':
  ------------------
  |  Branch (780:29): [True: 287, False: 28.8k]
  ------------------
  781|    287|                            case 'u':
  ------------------
  |  Branch (781:29): [True: 0, False: 29.1k]
  ------------------
  782|    287|                                if (ice(c3, 'B') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (782:37): [True: 287, False: 0]
  |  Branch (782:37): [True: 287, False: 0]
  |  Branch (782:53): [True: 287, False: 0]
  |  Branch (782:69): [True: 287, False: 0]
  ------------------
  783|    287|                                {
  784|    287|                                    return OpCode::SUBUI;
  785|    287|                                }
  786|      0|                                break;
  787|  29.1k|                        }
  788|       |
  789|      0|                        break;
  790|  73.9k|                }
  791|       |
  792|  14.3k|                break;
  793|  73.9k|            }
  794|       |
  795|       |            // 6 character OpCodes
  796|  14.3k|            case 6: {
  ------------------
  |  Branch (796:13): [True: 4.20k, False: 984k]
  ------------------
  797|  4.20k|                const char c1 = token[0u];
  798|  4.20k|                const char c2 = token[1u];
  799|  4.20k|                const char c3 = token[2u];
  800|  4.20k|                const char c4 = token[3u];
  801|  4.20k|                const char c5 = token[4u];
  802|  4.20k|                const char c6 = token[5u];
  803|       |
  804|  4.20k|                if (ice(c1, 'C') && ice(c2, 'V') && ice(c3, 'T'))
  ------------------
  |  Branch (804:21): [True: 1.44k, False: 2.76k]
  |  Branch (804:21): [True: 1.44k, False: 2.76k]
  |  Branch (804:37): [True: 1.44k, False: 0]
  |  Branch (804:53): [True: 1.44k, False: 0]
  ------------------
  805|  1.44k|                {
  806|  1.44k|                    switch (c4)
  ------------------
  |  Branch (806:29): [True: 0, False: 1.44k]
  ------------------
  807|  1.44k|                    {
  808|    759|                        case 'D':
  ------------------
  |  Branch (808:25): [True: 759, False: 682]
  ------------------
  809|    759|                        case 'd':
  ------------------
  |  Branch (809:25): [True: 0, False: 1.44k]
  ------------------
  810|    759|                            if (c5 == '2')
  ------------------
  |  Branch (810:33): [True: 759, False: 0]
  ------------------
  811|    759|                            {
  812|    759|                                if (ice(c6, 'F'))
  ------------------
  |  Branch (812:37): [True: 85, False: 674]
  ------------------
  813|     85|                                {
  814|     85|                                    return OpCode::CVTD2F;
  815|     85|                                }
  816|    674|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (816:42): [True: 674, False: 0]
  ------------------
  817|    674|                                {
  818|    674|                                    return OpCode::CVTD2I;
  819|    674|                                }
  820|    759|                            }
  821|      0|                            break;
  822|       |
  823|    187|                        case 'F':
  ------------------
  |  Branch (823:25): [True: 187, False: 1.25k]
  ------------------
  824|    187|                        case 'f':
  ------------------
  |  Branch (824:25): [True: 0, False: 1.44k]
  ------------------
  825|    187|                            if (c5 == '2')
  ------------------
  |  Branch (825:33): [True: 187, False: 0]
  ------------------
  826|    187|                            {
  827|    187|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (827:37): [True: 90, False: 97]
  ------------------
  828|     90|                                {
  829|     90|                                    return OpCode::CVTF2D;
  830|     90|                                }
  831|     97|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (831:42): [True: 97, False: 0]
  ------------------
  832|     97|                                {
  833|     97|                                    return OpCode::CVTF2I;
  834|     97|                                }
  835|    187|                            }
  836|      0|                            break;
  837|       |
  838|    495|                        case 'I':
  ------------------
  |  Branch (838:25): [True: 495, False: 946]
  ------------------
  839|    495|                        case 'i':
  ------------------
  |  Branch (839:25): [True: 0, False: 1.44k]
  ------------------
  840|    495|                            if (c5 == '2')
  ------------------
  |  Branch (840:33): [True: 495, False: 0]
  ------------------
  841|    495|                            {
  842|    495|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (842:37): [True: 400, False: 95]
  ------------------
  843|    400|                                {
  844|    400|                                    return OpCode::CVTI2D;
  845|    400|                                }
  846|     95|                                else if (ice(c6, 'F'))
  ------------------
  |  Branch (846:42): [True: 95, False: 0]
  ------------------
  847|     95|                                {
  848|     95|                                    return OpCode::CVTI2F;
  849|     95|                                }
  850|    495|                            }
  851|  1.44k|                    }
  852|  1.44k|                }
  853|  2.76k|                else if (ice(c1, 'M') && ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T') &&
  ------------------
  |  Branch (853:26): [True: 445, False: 2.31k]
  |  Branch (853:26): [True: 445, False: 2.31k]
  |  Branch (853:42): [True: 445, False: 0]
  |  Branch (853:58): [True: 445, False: 0]
  |  Branch (853:74): [True: 445, False: 0]
  ------------------
  854|  2.76k|                         ice(c5, 'U') && ice(c6, 'I'))
  ------------------
  |  Branch (854:26): [True: 445, False: 0]
  |  Branch (854:42): [True: 445, False: 0]
  ------------------
  855|    445|                {
  856|    445|                    return OpCode::MULTUI;
  857|    445|                }
  858|  2.31k|                break;
  859|  4.20k|            }
  860|       |
  861|       |            // 7 character OpCodes
  862|  16.6k|            case 7: {
  ------------------
  |  Branch (862:13): [True: 16.6k, False: 972k]
  ------------------
  863|  16.6k|                const char c1 = token[0u];
  864|  16.6k|                const char c2 = token[1u];
  865|  16.6k|                const char c3 = token[2u];
  866|  16.6k|                const char c4 = token[3u];
  867|  16.6k|                const char c5 = token[4u];
  868|  16.6k|                const char c6 = token[5u];
  869|  16.6k|                const char c7 = token[6u];
  870|       |
  871|  16.6k|                if (ice(c1, 'M') && ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (871:21): [True: 16.1k, False: 434]
  |  Branch (871:21): [True: 16.1k, False: 434]
  |  Branch (871:37): [True: 16.1k, False: 0]
  |  Branch (871:53): [True: 16.1k, False: 0]
  ------------------
  872|  16.1k|                {
  873|  16.1k|                    if (ice(c4, 'I') && c5 == '2' && ice(c6, 'F') && ice(c7, 'P'))
  ------------------
  |  Branch (873:25): [True: 15.1k, False: 1.04k]
  |  Branch (873:25): [True: 15.1k, False: 1.04k]
  |  Branch (873:41): [True: 15.1k, False: 0]
  |  Branch (873:54): [True: 15.1k, False: 0]
  |  Branch (873:70): [True: 15.1k, False: 0]
  ------------------
  874|  15.1k|                    {
  875|  15.1k|                        return OpCode::MOVI2FP;
  876|  15.1k|                    }
  877|  1.04k|                    if (ice(c4, 'F') && ice(c5, 'P') && c6 == '2' && ice(c7, 'I'))
  ------------------
  |  Branch (877:25): [True: 1.04k, False: 0]
  |  Branch (877:25): [True: 1.04k, False: 0]
  |  Branch (877:41): [True: 1.04k, False: 0]
  |  Branch (877:57): [True: 1.04k, False: 0]
  |  Branch (877:70): [True: 1.04k, False: 0]
  ------------------
  878|  1.04k|                    {
  879|  1.04k|                        return OpCode::MOVFP2I;
  880|  1.04k|                    }
  881|  1.04k|                }
  882|    434|                break;
  883|  16.6k|            }
  884|       |
  885|  39.0k|            default: {
  ------------------
  |  Branch (885:13): [True: 39.0k, False: 949k]
  ------------------
  886|  39.0k|                break;
  887|  16.6k|            }
  888|   988k|        }
  889|       |
  890|       |        // None found
  891|   318k|        return OpCode::NONE;
  892|   988k|    }
_ZN3dlx3iceEcc:
   17|  1.64M|    {
   18|  1.64M|        constexpr const char diff = 'a' - 'A';
   19|  1.64M|        return (c == t) || (c == t + diff);
  ------------------
  |  Branch (19:16): [True: 1.10M, False: 540k]
  |  Branch (19:28): [True: 191k, False: 349k]
  ------------------
   20|  1.64M|    }

_ZN3dlx10ParseErrorC2Ev:
   20|  1.14M|    {}
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorEmmNS_12ArgumentTypeES0_:
  194|  10.4k|    {
  195|  10.4k|        ParseError err;
  196|       |
  197|  10.4k|        err.m_Type                                 = ParseError::Type::UnexpectedArgumentType;
  198|  10.4k|        err.m_LineNumber                           = line_number;
  199|  10.4k|        err.m_Column                               = column;
  200|  10.4k|        err.unexpected_argument_type.expected_type = expected_type;
  201|  10.4k|        err.unexpected_argument_type.actual_type   = actual_type;
  202|       |
  203|  10.4k|        return err;
  204|  10.4k|    }
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorERKNS_5TokenENS_12ArgumentTypeES3_:
  208|  10.4k|    {
  209|  10.4k|        return ConstructUnexpectedArgumentTypeParseError(token.GetLineNumber().unsafe(),
  210|  10.4k|                                                         token.GetColumn().unsafe(), expected_type,
  211|  10.4k|                                                         actual_type);
  212|  10.4k|    }
_ZN3dlx32ConstructInvalidNumberParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  217|    473|    {
  218|    473|        ParseError err;
  219|       |
  220|    473|        err.m_Type              = ParseError::Type::InvalidNumber;
  221|    473|        err.m_LineNumber        = line_number;
  222|    473|        err.m_Column            = column;
  223|    473|        err.invalid_number.text = text;
  224|       |
  225|    473|        return err;
  226|    473|    }
_ZN3dlx32ConstructInvalidNumberParseErrorERKNS_5TokenE:
  229|    473|    {
  230|    473|        return ConstructInvalidNumberParseError(token.GetLineNumber().unsafe(),
  231|    473|                                                token.GetColumn().unsafe(), token.GetText());
  232|    473|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorEmm:
  236|     18|    {
  237|     18|        ParseError err;
  238|       |
  239|     18|        err.m_Type       = ParseError::Type::TooFewArgumentsAddressDisplacement;
  240|     18|        err.m_LineNumber = line_number;
  241|     18|        err.m_Column     = column;
  242|       |
  243|     18|        return err;
  244|     18|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorERKNS_5TokenE:
  248|     18|    {
  249|     18|        return ConstructTooFewArgumentsAddressDisplacementParseError(token.GetLineNumber().unsafe(),
  250|     18|                                                                     token.GetColumn().unsafe());
  251|     18|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorEmmNS_5Token4TypeES1_:
  256|   340k|    {
  257|   340k|        ParseError err;
  258|       |
  259|   340k|        err.m_Type                         = ParseError::Type::UnexpectedToken;
  260|   340k|        err.m_LineNumber                   = line_number;
  261|   340k|        err.m_Column                       = column;
  262|   340k|        err.unexpected_token.expected_type = expected_type;
  263|   340k|        err.unexpected_token.actual_type   = actual_type;
  264|       |
  265|   340k|        return err;
  266|   340k|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorERKNS_5TokenENS0_4TypeE:
  270|   340k|    {
  271|   340k|        return ConstructUnexpectedTokenParseError(token.GetLineNumber().unsafe(),
  272|   340k|                                                  token.GetColumn().unsafe(), expected_type,
  273|   340k|                                                  token.GetType());
  274|   340k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  278|  8.26k|    {
  279|  8.26k|        ParseError err;
  280|       |
  281|  8.26k|        err.m_Type                         = ParseError::Type::ReserverdIdentifier;
  282|  8.26k|        err.m_LineNumber                   = line_number;
  283|  8.26k|        err.m_Column                       = column;
  284|  8.26k|        err.reserved_identifier.identifier = identifier;
  285|       |
  286|  8.26k|        return err;
  287|  8.26k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorERKNS_5TokenE:
  290|  7.00k|    {
  291|  7.00k|        return ConstructReservedIdentiferParseError(token.GetLineNumber().unsafe(),
  292|  7.00k|                                                    token.GetColumn().unsafe(), token.GetText());
  293|  7.00k|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  297|   244k|    {
  298|   244k|        ParseError err;
  299|       |
  300|   244k|        err.m_Type                             = ParseError::Type::InvalidLabelIdentifier;
  301|   244k|        err.m_LineNumber                       = line_number;
  302|   244k|        err.m_Column                           = column;
  303|   244k|        err.invalid_label_identifier.identifer = identifier;
  304|       |
  305|   244k|        return err;
  306|   244k|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorERKNS_5TokenE:
  310|   244k|    {
  311|   244k|        return ConstructInvalidLabelIdentifierParseError(
  312|   244k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText());
  313|   244k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEEmm:
  318|  9.18k|    {
  319|  9.18k|        ParseError err;
  320|       |
  321|  9.18k|        err.m_Type                           = ParseError::Type::LabelAlreadyDefined;
  322|  9.18k|        err.m_LineNumber                     = line_number;
  323|  9.18k|        err.m_Column                         = column;
  324|  9.18k|        err.label_already_defined.label_name = label_name;
  325|  9.18k|        err.label_already_defined.at_line    = at_line;
  326|  9.18k|        err.label_already_defined.at_column  = at_column;
  327|       |
  328|  9.18k|        return err;
  329|  9.18k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorERKNS_5TokenES2_:
  333|  9.18k|    {
  334|  9.18k|        return ConstructLabelAlreadyDefinedParseError(
  335|  9.18k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText(),
  336|  9.18k|                first_definition.GetLineNumber().unsafe(), first_definition.GetColumn().unsafe());
  337|  9.18k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorEmm:
  341|   456k|    {
  342|   456k|        ParseError err;
  343|       |
  344|   456k|        err.m_Type       = ParseError::Type::OneInstructionPerLine;
  345|   456k|        err.m_LineNumber = line_number;
  346|   456k|        err.m_Column     = column;
  347|       |
  348|   456k|        return err;
  349|   456k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorERKNS_5TokenE:
  353|   456k|    {
  354|   456k|        return ConstructOneInstructionPerLineParseError(token.GetLineNumber().unsafe(),
  355|   456k|                                                        token.GetColumn().unsafe());
  356|   456k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorEmmhh:
  361|  70.8k|    {
  362|  70.8k|        ParseError err;
  363|       |
  364|  70.8k|        err.m_Type                     = ParseError::Type::TooFewArgument;
  365|  70.8k|        err.m_LineNumber               = line_number;
  366|  70.8k|        err.m_Column                   = column;
  367|  70.8k|        err.too_few_arguments.required = required;
  368|  70.8k|        err.too_few_arguments.provided = provided;
  369|       |
  370|  70.8k|        return err;
  371|  70.8k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorERKNS_5TokenEhh:
  375|  70.8k|    {
  376|  70.8k|        return ConstructTooFewArgumentsParseError(token.GetLineNumber().unsafe(),
  377|  70.8k|                                                  token.GetColumn().unsafe(), required, provided);
  378|  70.8k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorEmmN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  382|  1.42k|    {
  383|  1.42k|        ParseError err;
  384|       |
  385|  1.42k|        err.m_Type                 = ParseError::Type::EmptyLabel;
  386|  1.42k|        err.m_LineNumber           = line_number;
  387|  1.42k|        err.m_Column               = column;
  388|  1.42k|        err.empty_label.label_name = label_name;
  389|       |
  390|  1.42k|        return err;
  391|  1.42k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorERKNS_5TokenE:
  394|  1.42k|    {
  395|  1.42k|        return ConstructEmptyLabelParseError(
  396|  1.42k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(),
  397|  1.42k|                (token.GetText().back() == ':') ?
  ------------------
  |  Branch (397:17): [True: 1.20k, False: 219]
  ------------------
  398|  1.20k|                        token.GetText().substring_view(0u, token.GetText().length() - 1u) :
  399|  1.42k|                        token.GetText());
  400|  1.42k|    }
_ZN3dlx31ConstructTooManyCommaParseErrorEmm:
  404|    176|    {
  405|    176|        ParseError err;
  406|       |
  407|    176|        err.m_Type       = ParseError::Type::TooManyComma;
  408|    176|        err.m_LineNumber = line_number;
  409|    176|        err.m_Column     = column;
  410|       |
  411|    176|        return err;
  412|    176|    }
_ZN3dlx31ConstructTooManyCommaParseErrorERKNS_5TokenE:
  415|    176|    {
  416|    176|        return ConstructTooManyCommaParseError(token.GetLineNumber().unsafe(),
  417|    176|                                               token.GetColumn().unsafe());
  418|    176|    }

_ZN3dlx13ParsedProgram13AddParseErrorEONS_10ParseErrorE:
   18|  1.14M|    {
   19|  1.14M|        m_ParseErrors.emplace_back(phi::move(error));
   20|  1.14M|    }

_ZN3dlx6Parser5ParseERNS_11TokenStreamE:
  180|  9.06k|    {
  181|  9.06k|        ParsedProgram program;
  182|       |
  183|  9.06k|        program.m_Tokens = tokens;
  184|       |
  185|  9.06k|        phi::boolean line_has_instruction{false};
  186|  9.06k|        phi::usize   label_count{0u};
  187|       |
  188|  2.32M|        while (tokens.has_more())
  ------------------
  |  Branch (188:16): [True: 2.31M, False: 9.06k]
  ------------------
  189|  2.31M|        {
  190|  2.31M|            const Token& current_token = tokens.consume();
  191|       |
  192|       |            //DLX_INFO("Parsing '{}'", current_token.DebugInfo());
  193|       |
  194|  2.31M|            switch (current_token.GetType())
  195|  2.31M|            {
  196|       |                // Ignore comments
  197|   329k|                case Token::Type::Comment:
  ------------------
  |  Branch (197:17): [True: 329k, False: 1.98M]
  ------------------
  198|       |                    //DLX_DEBUG("Ignoring comment");
  199|   329k|                    break;
  200|       |
  201|   818k|                case Token::Type::NewLine:
  ------------------
  |  Branch (201:17): [True: 818k, False: 1.49M]
  ------------------
  202|       |                    //DLX_DEBUG("Ignoring newline");
  203|   818k|                    line_has_instruction = false;
  204|   818k|                    break;
  205|       |
  206|   271k|                case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (206:17): [True: 271k, False: 2.04M]
  ------------------
  207|   271k|                    if (line_has_instruction)
  ------------------
  |  Branch (207:25): [True: 24.9k, False: 246k]
  ------------------
  208|  24.9k|                    {
  209|  24.9k|                        program.AddParseError(ConstructUnexpectedTokenParseError(
  210|  24.9k|                                current_token, Token::Type::NewLine));
  211|  24.9k|                        break;
  212|  24.9k|                    }
  213|       |
  214|       |                    // Handle jump labels
  215|       |                    // Check if the last character of the identifier is a colon
  216|   246k|                    if (current_token.GetText().back() != ':')
  ------------------
  |  Branch (216:25): [True: 227k, False: 19.5k]
  ------------------
  217|   227k|                    {
  218|   227k|                        program.AddParseError(
  219|   227k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  220|   227k|                        break;
  221|   227k|                    }
  222|       |
  223|  19.5k|                    phi::string_view label_name = current_token.GetText();
  224|  19.5k|                    label_name.remove_suffix(1u);
  225|       |
  226|  19.5k|                    if (IsReservedIdentifier(label_name))
  ------------------
  |  Branch (226:25): [True: 1.26k, False: 18.3k]
  ------------------
  227|  1.26k|                    {
  228|  1.26k|                        program.AddParseError(ConstructReservedIdentiferParseError(
  229|  1.26k|                                current_token.GetLineNumber().unsafe(),
  230|  1.26k|                                current_token.GetColumn().unsafe(), label_name));
  231|  1.26k|                        break;
  232|  1.26k|                    }
  233|       |
  234|  18.3k|                    if (!IsValidIdentifier(label_name))
  ------------------
  |  Branch (234:25): [True: 6.60k, False: 11.7k]
  ------------------
  235|  6.60k|                    {
  236|  6.60k|                        program.AddParseError(
  237|  6.60k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  238|  6.60k|                        break;
  239|  6.60k|                    }
  240|       |
  241|       |                    // Check if label was already defined
  242|  11.7k|                    if (program.m_JumpData.find(label_name) != program.m_JumpData.end())
  ------------------
  |  Branch (242:25): [True: 9.18k, False: 2.52k]
  ------------------
  243|  9.18k|                    {
  244|       |                        // Find first defintions of label
  245|  9.18k|                        const Token* first_label_definition =
  246|  9.18k|                                tokens.find_first_token_if([&](const Token& t) {
  247|  9.18k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  248|  9.18k|                                    {
  249|  9.18k|                                        phi::string_view token_label_name = t.GetText();
  250|  9.18k|                                        token_label_name.remove_suffix(1u);
  251|       |
  252|  9.18k|                                        if (token_label_name == label_name)
  253|  9.18k|                                        {
  254|  9.18k|                                            return true;
  255|  9.18k|                                        }
  256|  9.18k|                                    }
  257|       |
  258|  9.18k|                                    return false;
  259|  9.18k|                                });
  260|       |
  261|  9.18k|                        PHI_ASSERT(first_label_definition);
  262|       |
  263|  9.18k|                        program.AddParseError(ConstructLabelAlreadyDefinedParseError(
  264|  9.18k|                                current_token, *first_label_definition));
  265|  9.18k|                        break;
  266|  9.18k|                    }
  267|       |
  268|  2.52k|                    program.m_JumpData[label_name] =
  269|  2.52k|                            static_cast<std::uint32_t>(program.m_Instructions.size());
  270|  2.52k|                    label_count += 1u;
  271|       |
  272|       |                    //DLX_INFO("Added jump label {} -> {}", label_name,
  273|       |                    //             program.m_Instructions.size());
  274|       |
  275|  2.52k|                    break;
  276|  11.7k|                }
  277|       |
  278|   638k|                case Token::Type::OpCode: {
  ------------------
  |  Branch (278:17): [True: 638k, False: 1.67M]
  ------------------
  279|   638k|                    if (line_has_instruction)
  ------------------
  |  Branch (279:25): [True: 456k, False: 182k]
  ------------------
  280|   456k|                    {
  281|   456k|                        program.AddParseError(
  282|   456k|                                ConstructOneInstructionPerLineParseError(current_token));
  283|   456k|                        break;
  284|   456k|                    }
  285|       |
  286|   182k|                    label_count = 0u;
  287|       |
  288|       |                    // Handle normal instructions
  289|   182k|                    PHI_ASSERT(current_token.HasHint());
  290|   182k|                    OpCode opcode = static_cast<OpCode>(current_token.GetHint());
  291|       |
  292|       |                    //DLX_INFO("Instruction opcode: {}", dlx::enum_name(opcode));
  293|       |
  294|   182k|                    const InstructionInfo& info = LookUpIntructionInfo(opcode);
  295|       |
  296|       |                    // Make sure we got no problems here
  297|   182k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  298|   182k|                    PHI_ASSERT(info.GetArgumentType(1_u8) != ArgumentType::Unknown);
  299|   182k|                    PHI_ASSERT(info.GetArgumentType(2_u8) != ArgumentType::Unknown);
  300|   182k|                    PHI_ASSERT(info.GetExecutor());
  301|       |
  302|   182k|                    const phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  303|       |                    //DLX_INFO("Instruction requires {} arguments",
  304|       |                    //             number_of_argument_required.unsafe());
  305|       |
  306|       |                    // Create instruction
  307|   182k|                    Instruction  instruction(info, current_token.GetLineNumber());
  308|   182k|                    phi::boolean consumed_comma{false};
  309|       |
  310|       |                    // Parse arguments
  311|   239k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  ------------------
  |  Branch (311:54): [True: 214k, False: 24.7k]
  ------------------
  312|   214k|                    {
  313|       |                        // Get next token
  314|   214k|                        if (!tokens.has_more())
  ------------------
  |  Branch (314:29): [True: 598, False: 214k]
  ------------------
  315|    598|                        {
  316|    598|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  317|    598|                                    current_token, number_of_argument_required.unsafe(),
  318|    598|                                    argument_num.unsafe()));
  319|    598|                            break;
  320|    598|                        }
  321|       |
  322|   214k|                        const Token& token = tokens.consume();
  323|       |
  324|       |                        // Skip commas
  325|   214k|                        if (token.GetType() == Token::Type::Comma)
  ------------------
  |  Branch (325:29): [True: 17.4k, False: 196k]
  ------------------
  326|  17.4k|                        {
  327|  17.4k|                            if (consumed_comma)
  ------------------
  |  Branch (327:33): [True: 176, False: 17.2k]
  ------------------
  328|    176|                            {
  329|    176|                                program.AddParseError(ConstructTooManyCommaParseError(token));
  330|    176|                            }
  331|       |
  332|  17.4k|                            consumed_comma = true;
  333|       |                            //DLX_DEBUG("Skipping comma");
  334|  17.4k|                            continue;
  335|  17.4k|                        }
  336|       |
  337|   196k|                        if (token.GetType() == Token::Type::NewLine)
  ------------------
  |  Branch (337:29): [True: 70.2k, False: 126k]
  ------------------
  338|  70.2k|                        {
  339|  70.2k|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  340|  70.2k|                                    token, number_of_argument_required.unsafe(),
  341|  70.2k|                                    argument_num.unsafe()));
  342|  70.2k|                            break;
  343|  70.2k|                        }
  344|       |
  345|   126k|                        phi::optional<InstructionArgument> optional_parsed_argument =
  346|   126k|                                parse_instruction_argument(
  347|   126k|                                        token, info.GetArgumentType(argument_num), tokens, program);
  348|   126k|                        if (!optional_parsed_argument.has_value())
  ------------------
  |  Branch (348:29): [True: 86.9k, False: 39.6k]
  ------------------
  349|  86.9k|                        {
  350|       |                            // The parse_instruction_argument function should already have added a parse error with more detail
  351|  86.9k|                            break;
  352|  86.9k|                        }
  353|       |
  354|       |                        // Successfully parsed one argument
  355|  39.6k|                        InstructionArgument parsed_argument = optional_parsed_argument.value();
  356|       |
  357|  39.6k|                        instruction.SetArgument(argument_num, parsed_argument);
  358|  39.6k|                        argument_num++;
  359|  39.6k|                        consumed_comma = false;
  360|       |
  361|       |                        //DLX_INFO("Successfully parsed argument {}", argument_num.unsafe());
  362|  39.6k|                    }
  363|       |
  364|       |                    //DLX_INFO("Successfully parsed instruction '{}'",
  365|       |                    //            instruction.DebugInfo());
  366|   182k|                    program.m_Instructions.emplace_back(instruction);
  367|   182k|                    line_has_instruction = true;
  368|   182k|                    break;
  369|   638k|                }
  370|       |
  371|   256k|                default:
  ------------------
  |  Branch (371:17): [True: 256k, False: 2.05M]
  ------------------
  372|   256k|                    Token::Type expected_token_type = Token::Type::Unknown;
  373|   256k|                    if (line_has_instruction)
  ------------------
  |  Branch (373:25): [True: 168k, False: 88.0k]
  ------------------
  374|   168k|                    {
  375|   168k|                        expected_token_type = Token::Type::NewLine;
  376|   168k|                    }
  377|       |
  378|   256k|                    program.AddParseError(
  379|   256k|                            ConstructUnexpectedTokenParseError(current_token, expected_token_type));
  380|   256k|                    break;
  381|  2.31M|            }
  382|  2.31M|        }
  383|       |
  384|       |        // Check for empty labels
  385|  9.06k|        if (label_count > 0u)
  ------------------
  |  Branch (385:13): [True: 256, False: 8.80k]
  ------------------
  386|    256|        {
  387|  2.55k|            for (auto it = tokens.rbegin(); label_count > 0u; ++it)
  ------------------
  |  Branch (387:45): [True: 2.30k, False: 256]
  ------------------
  388|  2.30k|            {
  389|  2.30k|                PHI_ASSERT(it != tokens.rend(), "Iterator should never reach the end");
  390|       |
  391|  2.30k|                const Token& token = *it;
  392|  2.30k|                if (token.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (392:21): [True: 1.42k, False: 877]
  ------------------
  393|  1.42k|                {
  394|  1.42k|                    program.AddParseError(ConstructEmptyLabelParseError(token));
  395|  1.42k|                    --label_count;
  396|  1.42k|                }
  397|  2.30k|            }
  398|    256|        }
  399|       |
  400|  9.06k|        return program;
  401|  9.06k|    }
_ZN3dlx6Parser5ParseEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  404|  9.06k|    {
  405|  9.06k|        TokenStream tokens = Tokenize(source);
  406|  9.06k|        return Parse(tokens);
  407|  9.06k|    }
Parser.cpp:_ZN3dlxL26parse_instruction_argumentERKNS_5TokenENS_12ArgumentTypeERNS_11TokenStreamERNS_13ParsedProgramE:
   32|   126k|    {
   33|       |        // DLX_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
   34|       |        //              dlx::enum_name(expected_argument_type));
   35|       |
   36|   126k|        switch (token.GetType())
   37|   126k|        {
   38|  8.66k|            case Token::Type::IntegerLiteral: {
  ------------------
  |  Branch (38:13): [True: 8.66k, False: 117k]
  ------------------
   39|  8.66k|                if (!ArgumentTypeIncludes(expected_argument_type,
  ------------------
  |  Branch (39:21): [True: 463, False: 8.19k]
  ------------------
   40|  8.66k|                                          ArgumentType::AddressDisplacement))
   41|    463|                {
   42|    463|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
   43|    463|                            token, expected_argument_type, ArgumentType::AddressDisplacement));
   44|       |
   45|    463|                    return {};
   46|    463|                }
   47|       |
   48|       |                // Get address displacement
   49|  8.19k|                PHI_ASSERT(token.HasHint());
   50|       |
   51|  8.19k|                std::int16_t value = static_cast<std::int16_t>(token.GetHint());
   52|       |
   53|  8.19k|                if (!tokens.has_x_more(3u))
  ------------------
  |  Branch (53:21): [True: 18, False: 8.17k]
  ------------------
   54|     18|                {
   55|     18|                    program.AddParseError(
   56|     18|                            ConstructTooFewArgumentsAddressDisplacementParseError(token));
   57|     18|                    return {};
   58|     18|                }
   59|       |
   60|  8.17k|                auto         it           = tokens.current_position();
   61|  8.17k|                const Token& first_token  = tokens.consume();
   62|  8.17k|                const Token& second_token = tokens.consume();
   63|  8.17k|                const Token& third_token  = tokens.consume();
   64|       |
   65|  8.17k|                if (first_token.GetType() != Token::Type::OpenBracket)
  ------------------
  |  Branch (65:21): [True: 8.17k, False: 0]
  ------------------
   66|  8.17k|                {
   67|  8.17k|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   68|  8.17k|                            first_token, Token::Type::OpenBracket));
   69|  8.17k|                    return {};
   70|  8.17k|                }
   71|       |
   72|       |                // Second token is the register
   73|      0|                if (second_token.GetType() != Token::Type::RegisterInt)
  ------------------
  |  Branch (73:21): [True: 0, False: 0]
  ------------------
   74|      0|                {
   75|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   76|      0|                            second_token, Token::Type::RegisterInt));
   77|      0|                    return {};
   78|      0|                }
   79|       |
   80|      0|                if (third_token.GetType() != Token::Type::ClosingBracket)
  ------------------
  |  Branch (80:21): [True: 0, False: 0]
  ------------------
   81|      0|                {
   82|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   83|      0|                            third_token, Token::Type::ClosingBracket));
   84|      0|                    return {};
   85|      0|                }
   86|       |
   87|       |                // Consume the 3 tokens
   88|      0|                tokens.set_position(it + 3u);
   89|       |
   90|       |                //DLX_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
   91|       |                //             value, dlx::enum_name(reg_id));
   92|       |
   93|      0|                return ConstructInstructionArgumentAddressDisplacement(
   94|      0|                        static_cast<IntRegisterID>(second_token.GetHint()), value);
   95|      0|            }
   96|  24.6k|            case Token::Type::RegisterInt: {
  ------------------
  |  Branch (96:13): [True: 24.6k, False: 101k]
  ------------------
   97|  24.6k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  ------------------
  |  Branch (97:21): [True: 327, False: 24.3k]
  ------------------
   98|    327|                {
   99|    327|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  100|    327|                            token, expected_argument_type, ArgumentType::IntRegister));
  101|    327|                    return {};
  102|    327|                }
  103|       |
  104|       |                //DLX_INFO("Parsed identifier as int register {}",
  105|       |                //             dlx::enum_name(reg_id));
  106|       |
  107|  24.3k|                return ConstructInstructionArgumentRegisterInt(
  108|  24.3k|                        static_cast<IntRegisterID>(token.GetHint()));
  109|  24.6k|            }
  110|  10.3k|            case Token::Type::RegisterFloat: {
  ------------------
  |  Branch (110:13): [True: 10.3k, False: 116k]
  ------------------
  111|  10.3k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  ------------------
  |  Branch (111:21): [True: 5.34k, False: 4.97k]
  ------------------
  112|  5.34k|                {
  113|  5.34k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  114|  5.34k|                            token, expected_argument_type, ArgumentType::FloatRegister));
  115|  5.34k|                    return {};
  116|  5.34k|                }
  117|       |
  118|       |                //DLX_INFO("Parsed identifier as float register {}",
  119|       |                //             dlx::enum_name(float_reg_id));
  120|       |
  121|  4.97k|                return ConstructInstructionArgumentRegisterFloat(
  122|  4.97k|                        static_cast<FloatRegisterID>(token.GetHint()));
  123|  10.3k|            }
  124|  7.00k|            case Token::Type::RegisterStatus: {
  ------------------
  |  Branch (124:13): [True: 7.00k, False: 119k]
  ------------------
  125|  7.00k|                program.AddParseError(ConstructReservedIdentiferParseError(token));
  126|       |
  127|  7.00k|                return {};
  128|  10.3k|            }
  129|  15.0k|            case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (129:13): [True: 15.0k, False: 111k]
  ------------------
  130|       |                // Parse as Label
  131|  15.0k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  ------------------
  |  Branch (131:21): [True: 1.37k, False: 13.7k]
  ------------------
  132|  1.37k|                {
  133|  1.37k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  134|  1.37k|                            token, expected_argument_type, ArgumentType::Label));
  135|  1.37k|                    return {};
  136|  1.37k|                }
  137|       |
  138|  13.7k|                if (IsReservedIdentifier(token.GetText()))
  ------------------
  |  Branch (138:21): [True: 0, False: 13.7k]
  ------------------
  139|      0|                {
  140|      0|                    program.AddParseError(ConstructReservedIdentiferParseError(token));
  141|      0|                    return {};
  142|      0|                }
  143|       |
  144|  13.7k|                if (!IsValidIdentifier(token.GetText()))
  ------------------
  |  Branch (144:21): [True: 10.5k, False: 3.16k]
  ------------------
  145|  10.5k|                {
  146|  10.5k|                    program.AddParseError(ConstructInvalidLabelIdentifierParseError(token));
  147|  10.5k|                    return {};
  148|  10.5k|                }
  149|       |
  150|       |                //DLX_INFO("Parsed Label identifier as '{}'", token.GetText());
  151|       |
  152|  3.16k|                return ConstructInstructionArgumentLabel(token.GetText());
  153|  13.7k|            }
  154|  10.5k|            case Token::Type::ImmediateInteger: {
  ------------------
  |  Branch (154:13): [True: 10.5k, False: 116k]
  ------------------
  155|  10.5k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  ------------------
  |  Branch (155:21): [True: 2.93k, False: 7.59k]
  ------------------
  156|  2.93k|                {
  157|  2.93k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  158|  2.93k|                            token, expected_argument_type, ArgumentType::ImmediateInteger));
  159|  2.93k|                    return {};
  160|  2.93k|                }
  161|       |
  162|  7.59k|                if (token.HasHint())
  ------------------
  |  Branch (162:21): [True: 7.12k, False: 473]
  ------------------
  163|  7.12k|                {
  164|  7.12k|                    return ConstructInstructionArgumentImmediateValue(
  165|  7.12k|                            static_cast<std::int16_t>(token.GetHint()));
  166|  7.12k|                }
  167|       |
  168|    473|                program.AddParseError(ConstructInvalidNumberParseError(token));
  169|    473|                return {};
  170|  7.59k|            }
  171|       |
  172|  50.2k|            default:
  ------------------
  |  Branch (172:13): [True: 50.2k, False: 76.2k]
  ------------------
  173|  50.2k|                program.AddParseError(
  174|  50.2k|                        ConstructUnexpectedTokenParseError(token, Token::Type::Unknown));
  175|  50.2k|                return {};
  176|   126k|        }
  177|   126k|    }
Parser.cpp:_ZZN3dlx6Parser5ParseERNS_11TokenStreamEENK3$_0clERKNS_5TokenE:
  246|  91.0k|                                tokens.find_first_token_if([&](const Token& t) {
  247|  91.0k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (247:41): [True: 35.4k, False: 55.5k]
  ------------------
  248|  35.4k|                                    {
  249|  35.4k|                                        phi::string_view token_label_name = t.GetText();
  250|  35.4k|                                        token_label_name.remove_suffix(1u);
  251|       |
  252|  35.4k|                                        if (token_label_name == label_name)
  ------------------
  |  Branch (252:45): [True: 9.18k, False: 26.3k]
  ------------------
  253|  9.18k|                                        {
  254|  9.18k|                                            return true;
  255|  9.18k|                                        }
  256|  35.4k|                                    }
  257|       |
  258|  81.8k|                                    return false;
  259|  91.0k|                                });

_ZN3dlx9ProcessorC2Ev:
   64|      1|    {
   65|       |        // Mark R0 as ready only
   66|      1|        m_IntRegisters[0].SetReadOnly(true);
   67|      1|    }
_ZN3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   70|  3.61M|    {
   71|  3.61M|        PHI_ASSERT(id != IntRegisterID::None);
   72|  3.61M|        phi::size_t id_value = phi::to_underlying(id);
   73|       |
   74|  3.61M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   75|       |
   76|  3.61M|        return m_IntRegisters[id_value];
   77|  3.61M|    }
_ZNK3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   81|  5.13M|    {
   82|  5.13M|        PHI_ASSERT(id != IntRegisterID::None);
   83|  5.13M|        phi::size_t id_value = phi::to_underlying(id);
   84|       |
   85|  5.13M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   86|       |
   87|  5.13M|        return m_IntRegisters[id_value];
   88|  5.13M|    }
_ZNK3dlx9Processor25IntRegisterGetSignedValueENS_13IntRegisterIDE:
   91|  3.10M|    {
   92|  3.10M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   93|  3.10M|                                             RegisterAccessType::Signed),
   94|  3.10M|                   "Mismatch for instruction access type");
   95|       |
   96|  3.10M|        const phi::size_t id_value = phi::to_underlying(id);
   97|       |
   98|  3.10M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
   99|  3.10M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  100|  3.10M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (100:13): [True: 2.24M, False: 860k]
  ------------------
  101|  3.10M|            register_value_type != IntRegisterValueType::Signed)
  ------------------
  |  Branch (101:13): [True: 941k, False: 1.30M]
  ------------------
  102|   941k|        {
  103|   941k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   941k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  104|   941k|        }
  105|       |
  106|  3.10M|        return GetIntRegister(id).GetSignedValue();
  107|  3.10M|    }
_ZNK3dlx9Processor27IntRegisterGetUnsignedValueENS_13IntRegisterIDE:
  110|  2.02M|    {
  111|  2.02M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  112|  2.02M|                                             RegisterAccessType::Unsigned),
  113|  2.02M|                   "Mismatch for instruction access type");
  114|       |
  115|  2.02M|        const phi::size_t id_value = phi::to_underlying(id);
  116|       |
  117|  2.02M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  118|  2.02M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  119|  2.02M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (119:13): [True: 1.15M, False: 866k]
  ------------------
  120|  2.02M|            register_value_type != IntRegisterValueType::Unsigned)
  ------------------
  |  Branch (120:13): [True: 663k, False: 494k]
  ------------------
  121|   663k|        {
  122|   663k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   663k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  123|   663k|        }
  124|       |
  125|  2.02M|        return GetIntRegister(id).GetUnsignedValue();
  126|  2.02M|    }
_ZN3dlx9Processor25IntRegisterSetSignedValueENS_13IntRegisterIDEN3phi7integerIiEE:
  129|  2.03M|    {
  130|  2.03M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  131|  2.03M|                                             RegisterAccessType::Signed),
  132|  2.03M|                   "Mismatch for instruction access type");
  133|       |
  134|  2.03M|        IntRegister& reg = GetIntRegister(id);
  135|       |
  136|  2.03M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (136:13): [True: 458k, False: 1.57M]
  ------------------
  137|   458k|        {
  138|   458k|            return;
  139|   458k|        }
  140|       |
  141|  1.57M|        reg.SetSignedValue(value);
  142|       |
  143|  1.57M|        const phi::size_t id_value = phi::to_underlying(id);
  144|       |
  145|  1.57M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  146|  1.57M|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Signed;
  147|  1.57M|    }
_ZN3dlx9Processor27IntRegisterSetUnsignedValueENS_13IntRegisterIDEN3phi7integerIjEE:
  150|  1.58M|    {
  151|  1.58M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  152|  1.58M|                                             RegisterAccessType::Unsigned),
  153|  1.58M|                   "Mismatch for instruction access type");
  154|       |
  155|  1.58M|        IntRegister& reg = GetIntRegister(id);
  156|       |
  157|  1.58M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (157:13): [True: 274k, False: 1.30M]
  ------------------
  158|   274k|        {
  159|   274k|            return;
  160|   274k|        }
  161|       |
  162|  1.30M|        reg.SetUnsignedValue(value);
  163|       |
  164|  1.30M|        const phi::size_t id_value = phi::to_underlying(id);
  165|       |
  166|  1.30M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  167|  1.30M|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Unsigned;
  168|  1.30M|    }
_ZN3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  171|  2.35M|    {
  172|  2.35M|        PHI_ASSERT(id != FloatRegisterID::None);
  173|  2.35M|        const phi::size_t id_value = phi::to_underlying(id);
  174|       |
  175|  2.35M|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  176|       |
  177|  2.35M|        return m_FloatRegisters[id_value];
  178|  2.35M|    }
_ZNK3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  182|   716k|    {
  183|   716k|        PHI_ASSERT(id != FloatRegisterID::None);
  184|   716k|        const phi::size_t id_value = phi::to_underlying(id);
  185|       |
  186|   716k|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  187|       |
  188|   716k|        return m_FloatRegisters[id_value];
  189|   716k|    }
_ZNK3dlx9Processor26FloatRegisterGetFloatValueENS_15FloatRegisterIDE:
  192|   716k|    {
  193|   716k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  194|   716k|                                             RegisterAccessType::Float),
  195|   716k|                   "Mismatch for instruction access type");
  196|       |
  197|   716k|        const phi::size_t id_value = phi::to_underlying(id);
  198|       |
  199|   716k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  200|   716k|        const FloatRegisterValueType register_value_type = m_FloatRegistersValueTypes[id_value];
  201|   716k|        if (register_value_type != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (201:13): [True: 696k, False: 19.3k]
  ------------------
  202|   716k|            register_value_type != FloatRegisterValueType::Float)
  ------------------
  |  Branch (202:13): [True: 221k, False: 475k]
  ------------------
  203|   221k|        {
  204|       |            /*
  205|       |            DLX_WARN("Mismatch for register value type");
  206|       |            */
  207|   221k|        }
  208|       |
  209|   716k|        const FloatRegister& reg = GetFloatRegister(id);
  210|       |
  211|   716k|        return reg.GetValue();
  212|   716k|    }
_ZN3dlx9Processor27FloatRegisterGetDoubleValueENS_15FloatRegisterIDE:
  215|   975k|    {
  216|   975k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  217|   975k|                                             RegisterAccessType::Double),
  218|   975k|                   "Mismatch for instruction access type");
  219|       |
  220|   975k|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (220:13): [True: 13, False: 975k]
  ------------------
  221|     13|        {
  222|     13|            Raise(Exception::MisalignedRegisterAccess);
  223|     13|            return {0.0};
  224|     13|        }
  225|       |
  226|   975k|        const phi::size_t id_value = phi::to_underlying(id);
  227|       |
  228|   975k|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  229|   975k|        const FloatRegisterValueType register_value_type_low = m_FloatRegistersValueTypes[id_value];
  230|   975k|        if (register_value_type_low != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (230:13): [True: 961k, False: 14.2k]
  ------------------
  231|   975k|            register_value_type_low != FloatRegisterValueType::DoubleLow)
  ------------------
  |  Branch (231:13): [True: 592k, False: 368k]
  ------------------
  232|   592k|        {
  233|   592k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   592k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  234|   592k|        }
  235|       |
  236|   975k|        const FloatRegisterValueType register_value_type_high =
  237|   975k|                m_FloatRegistersValueTypes[id_value + 1u];
  238|   975k|        if (register_value_type_high != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (238:13): [True: 961k, False: 14.2k]
  ------------------
  239|   975k|            register_value_type_high != FloatRegisterValueType::DoubleHigh)
  ------------------
  |  Branch (239:13): [True: 132, False: 961k]
  ------------------
  240|    132|        {
  241|    132|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|    132|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  242|    132|        }
  243|       |
  244|   975k|        const FloatRegister& first_reg = GetFloatRegister(id);
  245|   975k|        const FloatRegister& second_reg =
  246|   975k|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  247|       |
  248|   975k|        const float first_value  = first_reg.GetValue().unsafe();
  249|   975k|        const float second_value = second_reg.GetValue().unsafe();
  250|       |
  251|       |        // TODO: Don't invoke undefined behavior this way. Instead use union type punning
  252|   975k|        PHI_CLANG_SUPPRESS_WARNING_WITH_PUSH("-Wundefined-reinterpret-cast")
  253|       |
  254|   975k|        const std::uint32_t first_value_bits =
  255|   975k|                *reinterpret_cast<const std::uint32_t*>(&first_value);
  256|   975k|        const std::uint32_t second_value_bits =
  257|   975k|                *reinterpret_cast<const std::uint32_t*>(&second_value);
  258|       |
  259|   975k|        std::uint64_t final_value_bits =
  260|   975k|                static_cast<std::uint64_t>(second_value_bits) << 32u | first_value_bits;
  261|       |
  262|   975k|        return *reinterpret_cast<double*>(&final_value_bits);
  263|       |
  264|   975k|        PHI_CLANG_SUPPRESS_WARNING_POP()
  265|   975k|    }
_ZN3dlx9Processor26FloatRegisterSetFloatValueENS_15FloatRegisterIDEN3phi14floating_pointIfEE:
  268|   206k|    {
  269|   206k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  270|   206k|                                             RegisterAccessType::Float),
  271|   206k|                   "Mismatch for instruction access type");
  272|       |
  273|   206k|        FloatRegister& reg = GetFloatRegister(id);
  274|       |
  275|   206k|        reg.SetValue(value);
  276|       |
  277|   206k|        const phi::size_t id_value = phi::to_underlying(id);
  278|       |
  279|   206k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  280|   206k|        m_FloatRegistersValueTypes[id_value] = FloatRegisterValueType::Float;
  281|   206k|    }
_ZN3dlx9Processor27FloatRegisterSetDoubleValueENS_15FloatRegisterIDEN3phi14floating_pointIdEE:
  284|  97.5k|    {
  285|  97.5k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  286|  97.5k|                                             RegisterAccessType::Double),
  287|  97.5k|                   "Mismatch for instruction access type");
  288|       |
  289|  97.5k|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (289:13): [True: 2, False: 97.5k]
  ------------------
  290|      2|        {
  291|      2|            Raise(Exception::MisalignedRegisterAccess);
  292|      2|            return;
  293|      2|        }
  294|       |
  295|  97.5k|        const constexpr std::uint64_t first_32_bits  = 0b11111111'11111111'11111111'11111111;
  296|  97.5k|        const constexpr std::uint64_t second_32_bits = first_32_bits << 32u;
  297|       |
  298|  97.5k|        double              value_raw  = value.unsafe();
  299|  97.5k|        const std::uint64_t value_bits = *reinterpret_cast<std::uint64_t*>(&value_raw);
  300|       |
  301|  97.5k|        const std::uint32_t first_bits  = value_bits & first_32_bits;
  302|  97.5k|        const std::uint32_t second_bits = (value_bits & second_32_bits) >> 32u;
  303|       |
  304|  97.5k|        const float first_value  = *reinterpret_cast<const float*>(&first_bits);
  305|  97.5k|        const float second_value = *reinterpret_cast<const float*>(&second_bits);
  306|       |
  307|  97.5k|        FloatRegister& first_reg = GetFloatRegister(id);
  308|  97.5k|        FloatRegister& second_reg =
  309|  97.5k|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  310|       |
  311|  97.5k|        first_reg.SetValue(first_value);
  312|  97.5k|        second_reg.SetValue(second_value);
  313|       |
  314|  97.5k|        const phi::size_t id_value = phi::to_underlying(id);
  315|       |
  316|  97.5k|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  317|  97.5k|        m_FloatRegistersValueTypes[id_value]      = FloatRegisterValueType::DoubleLow;
  318|  97.5k|        m_FloatRegistersValueTypes[id_value + 1u] = FloatRegisterValueType::DoubleHigh;
  319|  97.5k|    }
_ZN3dlx9Processor7GetFPSREv:
  322|   629k|    {
  323|   629k|        return m_FPSR;
  324|   629k|    }
_ZNK3dlx9Processor7GetFPSREv:
  327|   934k|    {
  328|   934k|        return m_FPSR;
  329|   934k|    }
_ZNK3dlx9Processor12GetFPSRValueEv:
  332|   934k|    {
  333|   934k|        const StatusRegister& status_reg = GetFPSR();
  334|       |
  335|   934k|        return status_reg.Get();
  336|   934k|    }
_ZN3dlx9Processor12SetFPSRValueEN3phi7booleanE:
  339|   629k|    {
  340|   629k|        StatusRegister& status_reg = GetFPSR();
  341|       |
  342|   629k|        status_reg.SetStatus(value);
  343|   629k|    }
_ZN3dlx9Processor18ExecuteInstructionERKNS_11InstructionE:
  346|  6.10M|    {
  347|  6.10M|        m_CurrentInstructionAccessType = inst.GetInfo().GetRegisterAccessType();
  348|       |
  349|  6.10M|        inst.Execute(*this);
  350|  6.10M|    }
_ZN3dlx9Processor11LoadProgramERNS_13ParsedProgramE:
  353|  9.06k|    {
  354|  9.06k|        if (!program.m_ParseErrors.empty())
  ------------------
  |  Branch (354:13): [True: 7.85k, False: 1.21k]
  ------------------
  355|  7.85k|        {
  356|  7.85k|            DLX_WARN("Trying to load program with parsing errors");
  ------------------
  |  |    8|  7.85k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  357|  7.85k|            return false;
  358|  7.85k|        }
  359|       |
  360|  1.21k|        m_CurrentProgram = &program;
  361|       |
  362|  1.21k|        m_ProgramCounter               = 0u;
  363|  1.21k|        m_Halted                       = false;
  364|  1.21k|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  365|  1.21k|        m_LastRaisedException          = Exception::None;
  366|  1.21k|        m_CurrentStepCount             = 0u;
  367|       |
  368|  1.21k|        return true;
  369|  9.06k|    }
_ZNK3dlx9Processor18GetCurrentProgrammEv:
  373|  1.68M|    {
  374|  1.68M|        return m_CurrentProgram;
  375|  1.68M|    }
_ZN3dlx9Processor11ExecuteStepEv:
  378|  6.10M|    {
  379|       |        // No nothing when no program is loaded
  380|  6.10M|        if (!m_CurrentProgram)
  ------------------
  |  Branch (380:13): [True: 0, False: 6.10M]
  ------------------
  381|      0|        {
  382|      0|            return;
  383|      0|        }
  384|       |
  385|       |        // Halt if there are no instruction to execute
  386|  6.10M|        if (m_CurrentProgram->m_Instructions.empty())
  ------------------
  |  Branch (386:13): [True: 128, False: 6.10M]
  ------------------
  387|    128|        {
  388|    128|            m_Halted                       = true;
  389|    128|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  390|    128|        }
  391|       |
  392|       |        // Do nothing when processor is halted
  393|  6.10M|        if (m_Halted)
  ------------------
  |  Branch (393:13): [True: 128, False: 6.10M]
  ------------------
  394|    128|        {
  395|    128|            return;
  396|    128|        }
  397|       |
  398|       |        // Increase Next program counter (may be later overwritten by branch instructions)
  399|  6.10M|        m_NextProgramCounter = m_ProgramCounter + 1u;
  400|       |
  401|       |        // Get current instruction pointed to by the program counter
  402|  6.10M|        const auto& current_instruction =
  403|  6.10M|                m_CurrentProgram->m_Instructions.at(m_ProgramCounter.unsafe());
  404|       |
  405|       |        // Execute current instruction
  406|  6.10M|        ExecuteInstruction(current_instruction);
  407|       |
  408|       |        // Stop executing if the last instruction halted the processor
  409|  6.10M|        if (m_Halted)
  ------------------
  |  Branch (409:13): [True: 95, False: 6.10M]
  ------------------
  410|     95|        {
  411|     95|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  412|     95|            return;
  413|     95|        }
  414|       |
  415|  6.10M|        m_ProgramCounter = m_NextProgramCounter;
  416|       |
  417|  6.10M|        ++m_CurrentStepCount;
  418|       |
  419|  6.10M|        if ((m_MaxNumberOfSteps != 0u && m_CurrentStepCount >= m_MaxNumberOfSteps) ||
  ------------------
  |  Branch (419:13): [True: 987, False: 6.10M]
  |  Branch (419:14): [True: 6.10M, False: 0]
  |  Branch (419:42): [True: 610, False: 6.10M]
  ------------------
  420|  6.10M|            (m_ProgramCounter >= m_CurrentProgram->m_Instructions.size()))
  ------------------
  |  Branch (420:13): [True: 377, False: 6.10M]
  ------------------
  421|    987|        {
  422|    987|            m_Halted                       = true;
  423|    987|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  424|    987|        }
  425|  6.10M|    }
_ZN3dlx9Processor21ExecuteCurrentProgramEv:
  428|  1.21k|    {
  429|       |        // Do nothing when no program is loaded
  430|  1.21k|        if (!m_CurrentProgram)
  ------------------
  |  Branch (430:13): [True: 0, False: 1.21k]
  ------------------
  431|      0|        {
  432|      0|            return;
  433|      0|        }
  434|       |
  435|  1.21k|        m_ProgramCounter               = 0u;
  436|  1.21k|        m_Halted                       = false;
  437|  1.21k|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  438|  1.21k|        m_LastRaisedException          = Exception::None;
  439|  1.21k|        m_CurrentStepCount             = 0u;
  440|       |
  441|  6.10M|        while (!m_Halted)
  ------------------
  |  Branch (441:16): [True: 6.10M, False: 1.21k]
  ------------------
  442|  6.10M|        {
  443|  6.10M|            ExecuteStep();
  444|  6.10M|        }
  445|       |
  446|  1.21k|        PHI_ASSERT(m_CurrentInstructionAccessType == RegisterAccessType::Ignored,
  447|  1.21k|                   "RegisterAccessType was not reset correctly");
  448|  1.21k|    }
_ZN3dlx9Processor14ClearRegistersEv:
  464|  9.06k|    {
  465|  9.06k|        for (auto& reg : m_IntRegisters)
  ------------------
  |  Branch (465:24): [True: 290k, False: 9.06k]
  ------------------
  466|   290k|        {
  467|   290k|            reg.SetSignedValue(0);
  468|   290k|        }
  469|       |
  470|  9.06k|        for (auto& reg : m_FloatRegisters)
  ------------------
  |  Branch (470:24): [True: 290k, False: 9.06k]
  ------------------
  471|   290k|        {
  472|   290k|            reg.SetValue(0.0f);
  473|   290k|        }
  474|       |
  475|  9.06k|        m_FPSR.SetStatus(false);
  476|  9.06k|    }
_ZN3dlx9Processor11ClearMemoryEv:
  479|  9.06k|    {
  480|  9.06k|        m_MemoryBlock.Clear();
  481|  9.06k|    }
_ZN3dlx9Processor5RaiseENS_9ExceptionE:
  488|   214k|    {
  489|   214k|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  490|       |
  491|   214k|        m_LastRaisedException = exception;
  492|       |
  493|   214k|        switch (exception)
  494|   214k|        {
  495|      6|            case Exception::DivideByZero:
  ------------------
  |  Branch (495:13): [True: 6, False: 214k]
  ------------------
  496|      6|                m_Halted = true;
  497|      6|                DLX_ERROR("Division through zero");
  ------------------
  |  |    9|      6|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  498|      6|                return;
  499|  50.8k|            case Exception::Overflow:
  ------------------
  |  Branch (499:13): [True: 50.8k, False: 163k]
  ------------------
  500|  50.8k|                DLX_WARN("Overflow");
  ------------------
  |  |    8|  50.8k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  501|  50.8k|                return;
  502|  94.5k|            case Exception::Underflow:
  ------------------
  |  Branch (502:13): [True: 94.5k, False: 120k]
  ------------------
  503|  94.5k|                DLX_WARN("Underflow");
  ------------------
  |  |    8|  94.5k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  504|  94.5k|                return;
  505|      1|            case Exception::Trap:
  ------------------
  |  Branch (505:13): [True: 1, False: 214k]
  ------------------
  506|      1|                m_Halted = true;
  507|      1|                DLX_ERROR("Trapped");
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  508|      1|                return;
  509|      9|            case Exception::Halt:
  ------------------
  |  Branch (509:13): [True: 9, False: 214k]
  ------------------
  510|      9|                m_Halted = true;
  511|      9|                return;
  512|     47|            case Exception::UnknownLabel:
  ------------------
  |  Branch (512:13): [True: 47, False: 214k]
  ------------------
  513|     47|                m_Halted = true;
  514|     47|                DLX_ERROR("Unknown label");
  ------------------
  |  |    9|     47|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  515|     47|                return;
  516|  69.3k|            case Exception::BadShift:
  ------------------
  |  Branch (516:13): [True: 69.3k, False: 145k]
  ------------------
  517|  69.3k|                DLX_ERROR("Bad shift");
  ------------------
  |  |    9|  69.3k|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  518|  69.3k|                return;
  519|     19|            case Exception::AddressOutOfBounds:
  ------------------
  |  Branch (519:13): [True: 19, False: 214k]
  ------------------
  520|     19|                DLX_ERROR("Address out of bounds");
  ------------------
  |  |    9|     19|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  521|     19|                m_Halted = true;
  522|     19|                return;
  523|     15|            case Exception::MisalignedRegisterAccess:
  ------------------
  |  Branch (523:13): [True: 15, False: 214k]
  ------------------
  524|     15|                DLX_ERROR("Misaligned register access");
  ------------------
  |  |    9|     15|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  525|     15|                m_Halted = true;
  526|     15|                return;
  527|       |
  528|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  529|      0|            default:
  ------------------
  |  Branch (529:13): [True: 0, False: 214k]
  ------------------
  530|      0|                PHI_ASSERT_NOT_REACHED();
  531|   214k|#endif
  532|   214k|        }
  533|       |
  534|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  535|      0|        PHI_ASSERT_NOT_REACHED();
  536|      0|#endif
  537|      0|    }
_ZN3dlx9Processor9GetMemoryEv:
  558|      8|    {
  559|      8|        return m_MemoryBlock;
  560|      8|    }
_ZNK3dlx9Processor21GetNextProgramCounterEv:
  573|   589k|    {
  574|   589k|        return m_NextProgramCounter;
  575|   589k|    }
_ZN3dlx9Processor21SetNextProgramCounterEN3phi7integerIjEE:
  578|  1.68M|    {
  579|  1.68M|        m_NextProgramCounter = new_npc;
  580|  1.68M|    }
Processor.cpp:_ZN3dlxL25RegisterAccessTypeMatchesENS_18RegisterAccessTypeES0_:
   36|  10.7M|    {
   37|  10.7M|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned ||
   38|  10.7M|                   access == RegisterAccessType::Float || access == RegisterAccessType::Double);
   39|       |
   40|  10.7M|        switch (expected_access)
   41|  10.7M|        {
   42|  2.50M|            case RegisterAccessType::Ignored:
  ------------------
  |  Branch (42:13): [True: 2.50M, False: 8.24M]
  ------------------
   43|  2.50M|                return true;
   44|      0|            case RegisterAccessType::None:
  ------------------
  |  Branch (44:13): [True: 0, False: 10.7M]
  ------------------
   45|      0|                return false;
   46|   142k|            case RegisterAccessType::MixedFloatDouble:
  ------------------
  |  Branch (46:13): [True: 142k, False: 10.6M]
  ------------------
   47|   142k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Double;
  ------------------
  |  Branch (47:24): [True: 71.0k, False: 71.0k]
  |  Branch (47:63): [True: 71.0k, False: 0]
  ------------------
   48|      0|            case RegisterAccessType::MixedSignedUnsigned:
  ------------------
  |  Branch (48:13): [True: 0, False: 10.7M]
  ------------------
   49|      0|                return access == RegisterAccessType::Signed ||
  ------------------
  |  Branch (49:24): [True: 0, False: 0]
  ------------------
   50|      0|                       access == RegisterAccessType::Unsigned;
  ------------------
  |  Branch (50:24): [True: 0, False: 0]
  ------------------
   51|  63.8k|            case RegisterAccessType::MixedFloatSigned:
  ------------------
  |  Branch (51:13): [True: 63.8k, False: 10.6M]
  ------------------
   52|  63.8k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (52:24): [True: 31.9k, False: 31.9k]
  |  Branch (52:63): [True: 31.9k, False: 0]
  ------------------
   53|      0|            case RegisterAccessType::MixedDoubleSigned:
  ------------------
  |  Branch (53:13): [True: 0, False: 10.7M]
  ------------------
   54|      0|                return access == RegisterAccessType::Double || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (54:24): [True: 0, False: 0]
  |  Branch (54:64): [True: 0, False: 0]
  ------------------
   55|  8.03M|            default:
  ------------------
  |  Branch (55:13): [True: 8.03M, False: 2.70M]
  ------------------
   56|  8.03M|                return expected_access == access;
   57|  10.7M|        }
   58|  10.7M|    }

_ZN3dlx19StringToIntRegisterEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   12|  1.11M|    {
   13|  1.11M|        if (token.length() == 2u)
  ------------------
  |  Branch (13:13): [True: 128k, False: 986k]
  ------------------
   14|   128k|        {
   15|   128k|            const char first_char = token[0u];
   16|   128k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (16:17): [True: 47.1k, False: 81.4k]
  |  Branch (16:38): [True: 4.99k, False: 76.4k]
  ------------------
   17|  52.1k|            {
   18|  52.1k|                const char second_char = token[1u];
   19|  52.1k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (19:21): [True: 47.6k, False: 4.49k]
  |  Branch (19:43): [True: 47.4k, False: 182]
  ------------------
   20|  47.4k|                {
   21|  47.4k|                    return static_cast<IntRegisterID>(second_char - '0');
   22|  47.4k|                }
   23|  52.1k|            }
   24|   128k|        }
   25|   986k|        else if (token.length() == 3u)
  ------------------
  |  Branch (25:18): [True: 485k, False: 500k]
  ------------------
   26|   485k|        {
   27|   485k|            const char first_char = token[0u];
   28|   485k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (28:17): [True: 38.9k, False: 446k]
  |  Branch (28:38): [True: 13.4k, False: 433k]
  ------------------
   29|  52.4k|            {
   30|  52.4k|                const char second_char = token[1u];
   31|  52.4k|                const char third_char  = token[2u];
   32|       |
   33|  52.4k|                switch (second_char)
   34|  52.4k|                {
   35|  26.0k|                    case '1': {
  ------------------
  |  Branch (35:21): [True: 26.0k, False: 26.3k]
  ------------------
   36|  26.0k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (36:29): [True: 21.1k, False: 4.91k]
  |  Branch (36:50): [True: 20.9k, False: 131]
  ------------------
   37|  20.9k|                        {
   38|  20.9k|                            return static_cast<IntRegisterID>(third_char - '0' + 10);
   39|  20.9k|                        }
   40|  5.04k|                        break;
   41|  26.0k|                    }
   42|  15.9k|                    case '2': {
  ------------------
  |  Branch (42:21): [True: 15.9k, False: 36.4k]
  ------------------
   43|  15.9k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (43:29): [True: 11.0k, False: 4.91k]
  |  Branch (43:50): [True: 10.8k, False: 197]
  ------------------
   44|  10.8k|                        {
   45|  10.8k|                            return static_cast<IntRegisterID>(third_char - '0' + 20);
   46|  10.8k|                        }
   47|  5.10k|                        break;
   48|  15.9k|                    }
   49|  5.37k|                    case '3': {
  ------------------
  |  Branch (49:21): [True: 5.37k, False: 47.0k]
  ------------------
   50|  5.37k|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (50:29): [True: 4.71k, False: 655]
  |  Branch (50:50): [True: 310, False: 345]
  ------------------
   51|  5.02k|                        {
   52|  5.02k|                            return static_cast<IntRegisterID>(third_char - '0' + 30);
   53|  5.02k|                        }
   54|    345|                        break;
   55|  5.37k|                    }
   56|  5.02k|                    default: {
  ------------------
  |  Branch (56:21): [True: 5.02k, False: 47.3k]
  ------------------
   57|  5.02k|                        break;
   58|  5.37k|                    }
   59|  52.4k|                }
   60|  52.4k|            }
   61|   485k|        }
   62|       |
   63|  1.03M|        return IntRegisterID::None;
   64|  1.11M|    }
_ZN3dlx21StringToFloatRegisterEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   67|  1.03M|    {
   68|  1.03M|        if (token.length() == 2u)
  ------------------
  |  Branch (68:13): [True: 81.0k, False: 949k]
  ------------------
   69|  81.0k|        {
   70|  81.0k|            const char first_char = token[0u];
   71|  81.0k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (71:17): [True: 18.6k, False: 62.3k]
  |  Branch (71:38): [True: 874, False: 61.5k]
  ------------------
   72|  19.5k|            {
   73|  19.5k|                const char second_char = token[1u];
   74|  19.5k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (74:21): [True: 19.0k, False: 563]
  |  Branch (74:43): [True: 18.9k, False: 69]
  ------------------
   75|  18.9k|                {
   76|  18.9k|                    return static_cast<FloatRegisterID>(second_char - '0');
   77|  18.9k|                }
   78|  19.5k|            }
   79|  81.0k|        }
   80|   949k|        else if (token.length() == 3u)
  ------------------
  |  Branch (80:18): [True: 448k, False: 500k]
  ------------------
   81|   448k|        {
   82|   448k|            const char first_char = token[0u];
   83|   448k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (83:17): [True: 22.7k, False: 425k]
  |  Branch (83:38): [True: 19.0k, False: 406k]
  ------------------
   84|  41.8k|            {
   85|  41.8k|                const char second_char = token[1u];
   86|  41.8k|                const char third_char  = token[2u];
   87|       |
   88|  41.8k|                switch (second_char)
   89|  41.8k|                {
   90|  12.4k|                    case '1': {
  ------------------
  |  Branch (90:21): [True: 12.4k, False: 29.4k]
  ------------------
   91|  12.4k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (91:29): [True: 5.26k, False: 7.14k]
  |  Branch (91:50): [True: 5.15k, False: 101]
  ------------------
   92|  5.15k|                        {
   93|  5.15k|                            return static_cast<FloatRegisterID>(third_char - '0' + 10);
   94|  5.15k|                        }
   95|  7.24k|                        break;
   96|  12.4k|                    }
   97|  17.4k|                    case '2': {
  ------------------
  |  Branch (97:21): [True: 17.4k, False: 24.3k]
  ------------------
   98|  17.4k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (98:29): [True: 17.2k, False: 193]
  |  Branch (98:50): [True: 17.1k, False: 98]
  ------------------
   99|  17.1k|                        {
  100|  17.1k|                            return static_cast<FloatRegisterID>(third_char - '0' + 20);
  101|  17.1k|                        }
  102|    291|                        break;
  103|  17.4k|                    }
  104|    314|                    case '3': {
  ------------------
  |  Branch (104:21): [True: 314, False: 41.4k]
  ------------------
  105|    314|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (105:29): [True: 161, False: 153]
  |  Branch (105:50): [True: 85, False: 68]
  ------------------
  106|    246|                        {
  107|    246|                            return static_cast<FloatRegisterID>(third_char - '0' + 30);
  108|    246|                        }
  109|     68|                        break;
  110|    314|                    }
  111|  11.6k|                    default: {
  ------------------
  |  Branch (111:21): [True: 11.6k, False: 30.1k]
  ------------------
  112|  11.6k|                        break;
  113|    314|                    }
  114|  41.8k|                }
  115|  41.8k|            }
  116|   448k|        }
  117|       |
  118|   988k|        return FloatRegisterID::None;
  119|  1.03M|    }
_ZN3dlx6IsFPSREN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
  122|  1.13M|    {
  123|  1.13M|        if (token.length() == 4u)
  ------------------
  |  Branch (123:13): [True: 356k, False: 773k]
  ------------------
  124|   356k|        {
  125|   356k|            const char c1 = token[0u];
  126|   356k|            const char c2 = token[1u];
  127|   356k|            const char c3 = token[2u];
  128|   356k|            const char c4 = token[3u];
  129|       |
  130|   356k|            return (c1 == 'F' || c1 == 'f') && (c2 == 'P' || c2 == 'p') &&
  ------------------
  |  Branch (130:21): [True: 16.8k, False: 340k]
  |  Branch (130:34): [True: 1.49k, False: 338k]
  |  Branch (130:49): [True: 17.4k, False: 877]
  |  Branch (130:62): [True: 349, False: 528]
  ------------------
  131|   356k|                   (c3 == 'S' || c3 == 's') && (c4 == 'R' || c4 == 'r');
  ------------------
  |  Branch (131:21): [True: 16.7k, False: 1.03k]
  |  Branch (131:34): [True: 962, False: 73]
  |  Branch (131:49): [True: 16.7k, False: 962]
  |  Branch (131:62): [True: 0, False: 962]
  ------------------
  132|   356k|        }
  133|       |
  134|   773k|        return false;
  135|  1.13M|    }

_ZN3dlx5TokenC2ENS0_4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEENS2_7integerImEES9_:
   27|  1.71M|    {}
_ZN3dlx5TokenC2ENS0_4TypeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEENS2_7integerImEES9_j:
   37|   843k|    {}
_ZNK3dlx5Token7GetTypeEv:
   40|  3.29M|    {
   41|  3.29M|        return m_Type;
   42|  3.29M|    }
_ZNK3dlx5Token13GetLineNumberEv:
   50|  1.33M|    {
   51|  1.33M|        return m_LineNumber;
   52|  1.33M|    }
_ZNK3dlx5Token9GetColumnEv:
   55|  1.15M|    {
   56|  1.15M|        return m_Column;
   57|  1.15M|    }
_ZNK3dlx5Token7GetTextEv:
   65|   597k|    {
   66|   597k|        return m_Text;
   67|   597k|    }
_ZNK3dlx5Token7HasHintEv:
   79|   198k|    {
   80|   198k|        return m_HasHint;
   81|   198k|    }
_ZNK3dlx5Token7GetHintEv:
   84|   227k|    {
   85|   227k|        PHI_ASSERT(m_Type == Type::RegisterInt || m_Type == Type::RegisterFloat ||
   86|   227k|                   m_Type == Type::IntegerLiteral || m_Type == Type::OpCode ||
   87|   227k|                   m_Type == Type::ImmediateInteger);
   88|   227k|        PHI_ASSERT(m_HasHint);
   89|       |
   90|   227k|        return m_Hint;
   91|   227k|    }

_ZN3dlx11TokenStream8finalizeEv:
   29|  9.06k|    {
   30|       |#if defined(PHI_DEBUG)
   31|       |        PHI_ASSERT(!m_Finialized);
   32|       |#endif
   33|       |
   34|  9.06k|        m_Iterator = m_Tokens.begin();
   35|       |#if defined(PHI_DEBUG)
   36|       |        m_Finialized = true;
   37|       |#endif
   38|  9.06k|    }
_ZNK3dlx11TokenStream10has_x_moreEN3phi7integerImEE:
   50|  8.19k|    {
   51|  8.19k|        auto it = m_Iterator;
   52|  32.7k|        for (; x > 0u; ++it, --x)
  ------------------
  |  Branch (52:16): [True: 24.5k, False: 8.17k]
  ------------------
   53|  24.5k|        {
   54|  24.5k|            if (it == m_Tokens.end())
  ------------------
  |  Branch (54:17): [True: 18, False: 24.5k]
  ------------------
   55|     18|            {
   56|     18|                return false;
   57|     18|            }
   58|  24.5k|        }
   59|       |
   60|  8.17k|        return true;
   61|  8.19k|    }
_ZNK3dlx11TokenStream8has_moreEv:
   64|  2.53M|    {
   65|  2.53M|        return m_Iterator != m_Tokens.end();
   66|  2.53M|    }
_ZNK3dlx11TokenStream11reached_endEv:
   69|  2.55M|    {
   70|  2.55M|        return m_Iterator == m_Tokens.end();
   71|  2.55M|    }
_ZN3dlx11TokenStream7consumeEv:
   84|  2.55M|    {
   85|  2.55M|        PHI_ASSERT(!reached_end());
   86|       |#if defined(PHI_DEBUG)
   87|       |        PHI_ASSERT(m_Finialized);
   88|       |#endif
   89|       |
   90|  2.55M|        return *m_Iterator++;
   91|  2.55M|    }
_ZN3dlx11TokenStream16current_positionEv:
  163|  8.17k|    {
  164|  8.17k|        return m_Iterator;
  165|  8.17k|    }
_ZNK3dlx11TokenStream6rbeginEv:
  218|    256|    {
  219|       |#if defined(PHI_DEBUG)
  220|       |        //PHI_ASSERT(m_Finialized);
  221|       |#endif
  222|       |
  223|    256|        return m_Tokens.rbegin();
  224|    256|    }
_ZNK3dlx11TokenStream4rendEv:
  227|  2.30k|    {
  228|       |#if defined(PHI_DEBUG)
  229|       |        //PHI_ASSERT(m_Finialized);
  230|       |#endif
  231|       |
  232|  2.30k|        return m_Tokens.rend();
  233|  2.30k|    }

_ZN3dlx8TokenizeEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEE:
   65|  9.06k|    {
   66|  9.06k|        TokenStream tokens;
   67|       |
   68|  9.06k|        phi::string_view current_token;
   69|       |
   70|  9.06k|        phi::u64 current_line_number{1u};
   71|  9.06k|        phi::u64 current_column{1u};
   72|  9.06k|        phi::u64 token_begin{0u};
   73|       |
   74|  9.06k|        phi::boolean parsing_comment{false};
   75|       |
   76|  6.78M|        for (phi::usize i{0u}; i < source.length(); ++i)
  ------------------
  |  Branch (76:32): [True: 6.77M, False: 9.06k]
  ------------------
   77|  6.77M|        {
   78|  6.77M|            const char c{source.at(i)};
   79|       |
   80|  6.77M|            if (c == '\n')
  ------------------
  |  Branch (80:17): [True: 912k, False: 5.86M]
  ------------------
   81|   912k|            {
   82|   912k|                if (current_token.is_empty())
  ------------------
  |  Branch (82:21): [True: 252k, False: 660k]
  ------------------
   83|   252k|                {
   84|       |                    // Skip empty lines
   85|   252k|                    tokens.emplace_back(Token::Type::NewLine, source.substring_view(i, 1u),
   86|   252k|                                        current_line_number, current_column);
   87|       |
   88|   252k|                    parsing_comment = false;
   89|   252k|                    current_line_number += 1u;
   90|   252k|                    current_column = 1u;
   91|   252k|                    continue;
   92|   252k|                }
   93|       |
   94|       |                // Otherwise a new line separates tokens
   95|   660k|                tokens.emplace_back(ParseToken(
   96|   660k|                        source.substring_view(
   97|   660k|                                phi::narrow_cast<phi::string_view::size_type>(token_begin),
   98|   660k|                                current_token.length()),
   99|   660k|                        current_line_number, current_column - current_token.length()));
  100|       |
  101|   660k|                tokens.emplace_back(Token::Type::NewLine, source.substring_view(i, 1u),
  102|   660k|                                    current_line_number, current_column);
  103|       |
  104|   660k|                current_token   = phi::string_view{};
  105|   660k|                parsing_comment = false;
  106|   660k|                current_line_number += 1u;
  107|   660k|                current_column = 0u;
  108|   660k|            }
  109|       |            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  110|  5.86M|            else if (c == '/' || c == ';')
  ------------------
  |  Branch (110:22): [True: 13.1k, False: 5.84M]
  |  Branch (110:34): [True: 348k, False: 5.49M]
  ------------------
  111|   361k|            {
  112|   361k|                if (current_token.is_empty())
  ------------------
  |  Branch (112:21): [True: 329k, False: 31.9k]
  ------------------
  113|   329k|                {
  114|   329k|                    token_begin = i;
  115|   329k|                }
  116|  31.9k|                else if (!parsing_comment)
  ------------------
  |  Branch (116:26): [True: 19.2k, False: 12.6k]
  ------------------
  117|  19.2k|                {
  118|  19.2k|                    tokens.emplace_back(ParseToken(
  119|  19.2k|                            source.substring_view(
  120|  19.2k|                                    phi::narrow_cast<phi::string_view::size_type>(token_begin),
  121|  19.2k|                                    current_token.length()),
  122|  19.2k|                            current_line_number, current_column - current_token.length()));
  123|  19.2k|                    token_begin   = i;
  124|  19.2k|                    current_token = phi::string_view{};
  125|  19.2k|                }
  126|       |
  127|   361k|                parsing_comment = true;
  128|   361k|                current_token   = source.substring_view(
  129|   361k|                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  130|   361k|                        current_token.length() + 1u);
  131|   361k|            }
  132|  5.49M|            else if (parsing_comment)
  ------------------
  |  Branch (132:22): [True: 626k, False: 4.87M]
  ------------------
  133|   626k|            {
  134|       |                // simply append the character
  135|   626k|                current_token = source.substring_view(
  136|   626k|                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  137|   626k|                        current_token.length() + 1u);
  138|   626k|            }
  139|  4.87M|            else
  140|  4.87M|            {
  141|       |                // Not parsing a comment
  142|  4.87M|                switch (c)
  143|  4.87M|                {
  144|   686k|                    case ' ':
  ------------------
  |  Branch (144:21): [True: 686k, False: 4.18M]
  ------------------
  145|   694k|                    case '\t':
  ------------------
  |  Branch (145:21): [True: 7.41k, False: 4.86M]
  ------------------
  146|   707k|                    case '\v':
  ------------------
  |  Branch (146:21): [True: 13.8k, False: 4.85M]
  ------------------
  147|   707k|                        if (current_token.is_empty())
  ------------------
  |  Branch (147:29): [True: 6.16k, False: 701k]
  ------------------
  148|  6.16k|                        {
  149|  6.16k|                            current_column += 1u;
  150|       |                            // We haven't found any usable character for the current token so just skip the whitespace.
  151|  6.16k|                            continue;
  152|  6.16k|                        }
  153|       |
  154|       |                        // Otherwise a whitespace separates tokens
  155|   701k|                        tokens.emplace_back(ParseToken(
  156|   701k|                                source.substring_view(
  157|   701k|                                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  158|   701k|                                        current_token.length()),
  159|   701k|                                current_line_number, current_column - current_token.length()));
  160|   701k|                        current_token = phi::string_view{};
  161|   701k|                        break;
  162|  34.6k|                    case ':':
  ------------------
  |  Branch (162:21): [True: 34.6k, False: 4.83M]
  ------------------
  163|       |                        // Need to parse label names together with their colon
  164|  34.6k|                        if (!current_token.is_empty())
  ------------------
  |  Branch (164:29): [True: 25.5k, False: 9.14k]
  ------------------
  165|  25.5k|                        {
  166|  25.5k|                            current_token = source.substring_view(
  167|  25.5k|                                    phi::narrow_cast<phi::string_view::size_type>(token_begin),
  168|  25.5k|                                    current_token.length() + 1u);
  169|  25.5k|                            tokens.emplace_back(ParseToken(
  170|  25.5k|                                    source.substring_view(
  171|  25.5k|                                            phi::narrow_cast<phi::string_view::size_type>(
  172|  25.5k|                                                    token_begin),
  173|  25.5k|                                            current_token.length()),
  174|  25.5k|                                    current_line_number,
  175|  25.5k|                                    current_column + 1u - current_token.length()));
  176|       |
  177|  25.5k|                            current_token = phi::string_view{};
  178|  25.5k|                        }
  179|  9.14k|                        else
  180|  9.14k|                        {
  181|       |                            // Orphan colon
  182|  9.14k|                            token_begin = i;
  183|       |
  184|  9.14k|                            tokens.emplace_back(
  185|  9.14k|                                    Token::Type::Colon,
  186|  9.14k|                                    source.substring_view(
  187|  9.14k|                                            phi::narrow_cast<phi::string_view::size_type>(
  188|  9.14k|                                                    token_begin),
  189|  9.14k|                                            1u),
  190|  9.14k|                                    current_line_number, current_column);
  191|  9.14k|                        }
  192|  34.6k|                        break;
  193|  94.3k|                    case ',':
  ------------------
  |  Branch (193:21): [True: 94.3k, False: 4.77M]
  ------------------
  194|   118k|                    case '(':
  ------------------
  |  Branch (194:21): [True: 23.9k, False: 4.84M]
  ------------------
  195|   125k|                    case ')':
  ------------------
  |  Branch (195:21): [True: 6.76k, False: 4.86M]
  ------------------
  196|   125k|                        if (!current_token.is_empty())
  ------------------
  |  Branch (196:29): [True: 96.6k, False: 28.3k]
  ------------------
  197|  96.6k|                        {
  198|  96.6k|                            tokens.emplace_back(ParseToken(
  199|  96.6k|                                    source.substring_view(
  200|  96.6k|                                            phi::narrow_cast<phi::string_view::size_type>(
  201|  96.6k|                                                    token_begin),
  202|  96.6k|                                            current_token.length()),
  203|  96.6k|                                    current_line_number, current_column - current_token.length()));
  204|       |
  205|  96.6k|                            current_token = phi::string_view{};
  206|  96.6k|                        }
  207|       |
  208|   125k|                        Token::Type type;
  209|   125k|                        switch (c)
  210|   125k|                        {
  211|  94.3k|                            case ',':
  ------------------
  |  Branch (211:29): [True: 94.3k, False: 30.7k]
  ------------------
  212|  94.3k|                                type = Token::Type::Comma;
  213|  94.3k|                                break;
  214|  23.9k|                            case '(':
  ------------------
  |  Branch (214:29): [True: 23.9k, False: 101k]
  ------------------
  215|  23.9k|                                type = Token::Type::OpenBracket;
  216|  23.9k|                                break;
  217|  6.76k|                            case ')':
  ------------------
  |  Branch (217:29): [True: 6.76k, False: 118k]
  ------------------
  218|  6.76k|                                type = Token::Type::ClosingBracket;
  219|  6.76k|                                break;
  220|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  221|      0|                            default:
  ------------------
  |  Branch (221:29): [True: 0, False: 125k]
  ------------------
  222|      0|                                PHI_ASSERT_NOT_REACHED();
  223|      0|                                break;
  224|   125k|#endif
  225|   125k|                        }
  226|       |
  227|   125k|                        token_begin = i;
  228|       |
  229|   125k|                        tokens.emplace_back(
  230|   125k|                                type,
  231|   125k|                                source.substring_view(
  232|   125k|                                        phi::narrow_cast<phi::string_view::size_type>(token_begin),
  233|   125k|                                        1u),
  234|   125k|                                current_line_number, current_column);
  235|   125k|                        break;
  236|       |
  237|  4.00M|                    default:
  ------------------
  |  Branch (237:21): [True: 4.00M, False: 867k]
  ------------------
  238|  4.00M|                        if (current_token.is_empty())
  ------------------
  |  Branch (238:29): [True: 1.15M, False: 2.84M]
  ------------------
  239|  1.15M|                        {
  240|  1.15M|                            token_begin = i;
  241|  1.15M|                        }
  242|       |
  243|       |                        // simply append the character
  244|  4.00M|                        current_token = source.substring_view(
  245|  4.00M|                                phi::narrow_cast<phi::string_view::size_type>(token_begin),
  246|  4.00M|                                current_token.length() + 1u);
  247|  4.87M|                }
  248|  4.87M|            }
  249|       |
  250|  6.51M|            current_column += 1u;
  251|  6.51M|        }
  252|       |
  253|       |        // Checked the entire string. Parse whats left if anything
  254|  9.06k|        if (!current_token.is_empty())
  ------------------
  |  Branch (254:13): [True: 3.47k, False: 5.58k]
  ------------------
  255|  3.47k|        {
  256|  3.47k|            tokens.emplace_back(
  257|  3.47k|                    ParseToken(source.substring_view(
  258|  3.47k|                                       phi::narrow_cast<phi::string_view::size_type>(token_begin),
  259|  3.47k|                                       current_token.length()),
  260|  3.47k|                               current_line_number, current_column - current_token.length()));
  261|  3.47k|        }
  262|       |
  263|       |        // Finialize token stream
  264|  9.06k|        tokens.finalize();
  265|       |
  266|  9.06k|        return tokens;
  267|  9.06k|    }
Tokenize.cpp:_ZN3dlxL10ParseTokenEN3phi17basic_string_viewIcNSt3__111char_traitsIcEEEENS0_7integerImEES7_:
   13|  1.50M|    {
   14|  1.50M|        if (token.at(0u) == '#' && token.length() > 1u)
  ------------------
  |  Branch (14:13): [True: 19.9k, False: 1.48M]
  |  Branch (14:13): [True: 19.8k, False: 1.48M]
  |  Branch (14:36): [True: 19.8k, False: 91]
  ------------------
   15|  19.8k|        {
   16|  19.8k|            auto number = ParseNumber(token.substring_view(1u));
   17|       |
   18|  19.8k|            if (number)
  ------------------
  |  Branch (18:17): [True: 9.12k, False: 10.7k]
  ------------------
   19|  9.12k|            {
   20|  9.12k|                return {Token::Type::ImmediateInteger, token, line_number, column,
   21|  9.12k|                        static_cast<phi::uint32_t>(number.value().unsafe())};
   22|  9.12k|            }
   23|       |
   24|  10.7k|            return {Token::Type::ImmediateInteger, token, line_number, column};
   25|  19.8k|        }
   26|       |
   27|  1.48M|        if (token.at(0u) == '/' || token.at(0u) == ';')
  ------------------
  |  Branch (27:13): [True: 732, False: 1.48M]
  |  Branch (27:13): [True: 348k, False: 1.13M]
  |  Branch (27:36): [True: 348k, False: 1.13M]
  ------------------
   28|   348k|        {
   29|   348k|            return {Token::Type::Comment, token, line_number, column};
   30|   348k|        }
   31|       |
   32|  1.13M|        if (phi::optional<phi::i16> number = ParseNumber(token); number.has_value())
  ------------------
  |  Branch (32:66): [True: 39.9k, False: 1.09M]
  ------------------
   33|  39.9k|        {
   34|  39.9k|            return {Token::Type::IntegerLiteral, token, line_number, column,
   35|  39.9k|                    static_cast<phi::uint32_t>(number->unsafe())};
   36|  39.9k|        }
   37|       |
   38|  1.09M|        if (IsFPSR(token))
  ------------------
  |  Branch (38:13): [True: 16.7k, False: 1.08M]
  ------------------
   39|  16.7k|        {
   40|  16.7k|            return {Token::Type::RegisterStatus, token, line_number, column};
   41|  16.7k|        }
   42|       |
   43|  1.08M|        if (IntRegisterID id = StringToIntRegister(token); id != IntRegisterID::None)
  ------------------
  |  Branch (43:60): [True: 84.0k, False: 997k]
  ------------------
   44|  84.0k|        {
   45|  84.0k|            return {Token::Type::RegisterInt, token, line_number, column,
   46|  84.0k|                    static_cast<phi::uint32_t>(id)};
   47|  84.0k|        }
   48|       |
   49|   997k|        if (FloatRegisterID id = StringToFloatRegister(token); id != FloatRegisterID::None)
  ------------------
  |  Branch (49:64): [True: 41.3k, False: 955k]
  ------------------
   50|  41.3k|        {
   51|  41.3k|            return {Token::Type::RegisterFloat, token, line_number, column,
   52|  41.3k|                    static_cast<phi::uint32_t>(id)};
   53|  41.3k|        }
   54|       |
   55|   955k|        if (OpCode opcode = StringToOpCode(token); opcode != OpCode::NONE)
  ------------------
  |  Branch (55:52): [True: 669k, False: 286k]
  ------------------
   56|   669k|        {
   57|   669k|            return {Token::Type::OpCode, token, line_number, column,
   58|   669k|                    static_cast<phi::uint32_t>(opcode)};
   59|   669k|        }
   60|       |
   61|   286k|        return {Token::Type::LabelIdentifier, token, line_number, column};
   62|   955k|    }

_ZN4fuzz23ParseAsStrucutedDLXCodeEPKhm:
   52|  9.06k|    {
   53|       |        // Constants
   54|  9.06k|        constexpr std::uint8_t number_of_opcodes =
   55|  9.06k|                static_cast<std::uint8_t>(dlx::OpCode::NUMBER_OF_ELEMENTS);
   56|  9.06k|        constexpr std::uint8_t number_of_int_registers   = 32;
   57|  9.06k|        constexpr std::uint8_t number_of_float_registers = 32;
   58|       |
   59|  9.06k|        std::string ret;
   60|       |
   61|  1.49M|        for (std::size_t index{0}; index < size;)
  ------------------
  |  Branch (61:36): [True: 1.49M, False: 9.00k]
  ------------------
   62|  1.49M|        {
   63|  1.49M|            std::uint8_t current_value = data[index++];
   64|       |
   65|  1.49M|            switch (current_value)
   66|  1.49M|            {
   67|       |                // OpCode
   68|   627k|                case 0: {
  ------------------
  |  Branch (68:17): [True: 627k, False: 863k]
  ------------------
   69|       |                    // Has one more value
   70|   627k|                    if (index < size)
  ------------------
  |  Branch (70:25): [True: 626k, False: 494]
  ------------------
   71|   626k|                    {
   72|   626k|                        std::uint8_t opcode_value = data[index++] % number_of_opcodes;
   73|       |
   74|   626k|                        ret += dlx::enum_name(static_cast<dlx::OpCode>(opcode_value));
   75|       |
   76|   626k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (76:29): [True: 1, False: 626k]
  ------------------
   77|      1|                        {
   78|      1|                            return detail::ErrorString;
   79|      1|                        }
   80|   626k|                    }
   81|   627k|                    break;
   82|   627k|                }
   83|       |
   84|       |                // Int Register
   85|   627k|                case 1: {
  ------------------
  |  Branch (85:17): [True: 88.2k, False: 1.40M]
  ------------------
   86|       |                    // Has one more value
   87|  88.2k|                    if (index < size)
  ------------------
  |  Branch (87:25): [True: 88.1k, False: 154]
  ------------------
   88|  88.1k|                    {
   89|  88.1k|                        std::uint8_t opcode_value = data[index++] % number_of_int_registers;
   90|       |
   91|  88.1k|                        ret += dlx::enum_name(static_cast<dlx::IntRegisterID>(opcode_value));
   92|  88.1k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (92:29): [True: 1, False: 88.1k]
  ------------------
   93|      1|                        {
   94|      1|                            return detail::ErrorString;
   95|      1|                        }
   96|  88.1k|                    }
   97|  88.2k|                    break;
   98|  88.2k|                }
   99|       |
  100|       |                // Float register
  101|  88.2k|                case 2: {
  ------------------
  |  Branch (101:17): [True: 46.4k, False: 1.44M]
  ------------------
  102|       |                    // Has one more value
  103|  46.4k|                    if (index < size)
  ------------------
  |  Branch (103:25): [True: 46.4k, False: 9]
  ------------------
  104|  46.4k|                    {
  105|  46.4k|                        std::uint8_t opcode_value = data[index++] % number_of_float_registers;
  106|       |
  107|  46.4k|                        ret += dlx::enum_name(static_cast<dlx::FloatRegisterID>(opcode_value));
  108|  46.4k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (108:29): [True: 1, False: 46.4k]
  ------------------
  109|      1|                        {
  110|      1|                            return detail::ErrorString;
  111|      1|                        }
  112|  46.4k|                    }
  113|  46.4k|                    break;
  114|  46.4k|                }
  115|       |
  116|       |                // Floating point status register
  117|  46.4k|                case 3: {
  ------------------
  |  Branch (117:17): [True: 17.3k, False: 1.47M]
  ------------------
  118|  17.3k|                    ret += "FPSR";
  119|  17.3k|                    if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (119:25): [True: 2, False: 17.3k]
  ------------------
  120|      2|                    {
  121|      2|                        return detail::ErrorString;
  122|      2|                    }
  123|       |
  124|  17.3k|                    break;
  125|  17.3k|                }
  126|       |
  127|       |                // Immediate integer
  128|  32.8k|                case 4: {
  ------------------
  |  Branch (128:17): [True: 32.8k, False: 1.45M]
  ------------------
  129|  32.8k|                    ret += "#";
  130|  32.8k|                    [[fallthrough]];
  131|  32.8k|                }
  132|       |
  133|       |                // Integer literal
  134|  97.1k|                case 5: {
  ------------------
  |  Branch (134:17): [True: 64.3k, False: 1.42M]
  ------------------
  135|  97.1k|                    std::size_t size_of_int = std::min(2ul, size - index);
  136|       |
  137|  97.1k|                    if (size_of_int > 0)
  ------------------
  |  Branch (137:25): [True: 97.0k, False: 43]
  ------------------
  138|  97.0k|                    {
  139|  97.0k|                        std::int16_t value = 0;
  140|       |
  141|   291k|                        for (; size_of_int > 0; --size_of_int)
  ------------------
  |  Branch (141:32): [True: 193k, False: 97.0k]
  ------------------
  142|   193k|                        {
  143|   193k|                            value <<= 8;
  144|   193k|                            value &= data[index++];
  145|   193k|                        }
  146|       |
  147|  97.0k|                        ret += std::to_string(value);
  148|  97.0k|                    }
  149|  97.1k|                    break;
  150|  32.8k|                }
  151|       |
  152|       |                // Label
  153|  26.3k|                case 6: {
  ------------------
  |  Branch (153:17): [True: 26.3k, False: 1.46M]
  ------------------
  154|  26.3k|                    std::size_t label_length = std::min(5ul, size - index);
  155|       |
  156|  26.3k|                    if (label_length > 0)
  ------------------
  |  Branch (156:25): [True: 26.2k, False: 40]
  ------------------
  157|  26.2k|                    {
  158|  26.2k|                        std::string label_name = "lbl_";
  159|       |
  160|   157k|                        for (; label_length > 0; --label_length)
  ------------------
  |  Branch (160:32): [True: 130k, False: 26.2k]
  ------------------
  161|   130k|                        {
  162|   130k|                            char c = detail::SanitizeForIdentifier(data[index++]);
  163|       |
  164|   130k|                            label_name += c;
  165|   130k|                        }
  166|       |
  167|       |                        // Add 1 in 10 chance to add a colon
  168|  26.2k|                        if (index < size && data[index++] % 10 == 0)
  ------------------
  |  Branch (168:29): [True: 25.7k, False: 513]
  |  Branch (168:45): [True: 21.4k, False: 4.26k]
  ------------------
  169|  21.4k|                        {
  170|  21.4k|                            label_name += ':';
  171|  21.4k|                            ret += label_name;
  172|  21.4k|                        }
  173|  4.77k|                        else
  174|  4.77k|                        {
  175|  4.77k|                            ret += label_name;
  176|  4.77k|                            if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (176:33): [True: 33, False: 4.74k]
  ------------------
  177|     33|                            {
  178|     33|                                return detail::ErrorString;
  179|     33|                            }
  180|  4.77k|                        }
  181|  26.2k|                    }
  182|  26.2k|                    break;
  183|  26.3k|                }
  184|       |
  185|       |                // Newline
  186|   238k|                case 7: {
  ------------------
  |  Branch (186:17): [True: 238k, False: 1.25M]
  ------------------
  187|   238k|                    ret += '\n';
  188|   238k|                    break;
  189|  26.3k|                }
  190|       |
  191|       |                // Comment
  192|   349k|                case 8: {
  ------------------
  |  Branch (192:17): [True: 349k, False: 1.14M]
  ------------------
  193|   349k|                    std::size_t comment_length = std::min(5ul, size - index);
  194|       |
  195|   349k|                    if (comment_length > 0)
  ------------------
  |  Branch (195:25): [True: 348k, False: 268]
  ------------------
  196|   348k|                    {
  197|   348k|                        std::string comment = "; ";
  198|       |
  199|  2.08M|                        for (; comment_length > 0; --comment_length)
  ------------------
  |  Branch (199:32): [True: 1.74M, False: 348k]
  ------------------
  200|  1.74M|                        {
  201|  1.74M|                            comment += static_cast<char>(data[index++]);
  202|  1.74M|                        }
  203|       |
  204|   348k|                        ret += comment + '\n';
  205|   348k|                    }
  206|   349k|                    break;
  207|  26.3k|                }
  208|       |
  209|       |                // Ignore
  210|     19|                default:
  ------------------
  |  Branch (210:17): [True: 19, False: 1.49M]
  ------------------
  211|     19|                    return detail::ErrorString;
  212|  1.49M|            }
  213|  1.49M|        }
  214|       |
  215|  9.00k|        return ret;
  216|  9.06k|    }
_ZN4fuzz6detail17AddSeperatorTokenERNSt3__112basic_stringIcNS1_11char_traitsIcEENS1_9allocatorIcEEEEPKhmRm:
   19|   783k|        {
   20|   783k|            if (index < size)
  ------------------
  |  Branch (20:17): [True: 780k, False: 3.15k]
  ------------------
   21|   780k|            {
   22|   780k|                std::uint8_t val = data[index++];
   23|   780k|                if (val == 0)
  ------------------
  |  Branch (23:21): [True: 687k, False: 93.1k]
  ------------------
   24|   687k|                {
   25|   687k|                    text += ' ';
   26|   687k|                }
   27|  93.1k|                else if (val == 1)
  ------------------
  |  Branch (27:26): [True: 93.0k, False: 38]
  ------------------
   28|  93.0k|                {
   29|  93.0k|                    text += ',';
   30|  93.0k|                }
   31|     38|                else
   32|     38|                {
   33|     38|                    return false;
   34|     38|                }
   35|   780k|            }
   36|       |
   37|   783k|            return true;
   38|   783k|        }
_ZN4fuzz6detail21SanitizeForIdentifierEh:
   41|   130k|        {
   42|   130k|            if (!phi::is_alpha_numeric(static_cast<char>(c)))
  ------------------
  |  Branch (42:17): [True: 104k, False: 26.6k]
  ------------------
   43|   104k|            {
   44|   104k|                return '_';
   45|   104k|            }
   46|       |
   47|  26.6k|            return c;
   48|   130k|        }

LLVMFuzzerTestOneInput:
   12|  9.06k|{
   13|  9.06k|    static dlx::Processor processor;
   14|       |
   15|  9.06k|    std::string source = fuzz::ParseAsStrucutedDLXCode(data, size);
   16|       |
   17|       |    // Parse it
   18|  9.06k|    dlx::ParsedProgram program = dlx::Parser::Parse(source);
   19|       |
   20|       |    // Clear registers and memory
   21|  9.06k|    processor.ClearRegisters();
   22|  9.06k|    processor.ClearMemory();
   23|       |
   24|       |    // Execute
   25|  9.06k|    if (processor.LoadProgram(program))
  ------------------
  |  Branch (25:9): [True: 1.21k, False: 7.85k]
  ------------------
   26|  1.21k|    {
   27|  1.21k|        processor.ExecuteCurrentProgram();
   28|  1.21k|    }
   29|       |
   30|  9.06k|    return 0;
   31|  9.06k|}

