Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 20 06:13:38 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/lab4_2_vivado/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (74)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.006        0.000                      0                 1228        0.049        0.000                      0                 1228        3.750        0.000                       0                   464  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {10.000 15.000}    10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.006        0.000                      0                 1228        0.049        0.000                      0                 1228        3.750        0.000                       0                   464  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 counter/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            counter/i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.817ns (48.088%)  route 3.041ns (51.912%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  counter/i_reg[8]/Q
                         net (fo=7, unplaced)         0.776     4.634    counter/Q[8]
                                                                      r  counter/i__carry_i_14/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.953 r  counter/i__carry_i_14/O
                         net (fo=1, unplaced)         0.449     5.402    counter/i__carry_i_14_n_0
                                                                      r  counter/i__carry_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.526 r  counter/i__carry_i_7/O
                         net (fo=1, unplaced)         0.902     6.428    counter/i__carry_i_7_n_0
                                                                      r  counter/i__carry_i_2__0/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.552 r  counter/i__carry_i_2__0/O
                         net (fo=1, unplaced)         0.000     6.552    counter/i[1]
                                                                      r  counter/i0_inferred__1/i__carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.065 r  counter/i0_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.074    counter/i0_inferred__1/i__carry_n_0
                                                                      r  counter/i0_inferred__1/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  counter/i0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.191    counter/i0_inferred__1/i__carry__0_n_0
                                                                      r  counter/i0_inferred__1/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.308 r  counter/i0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.308    counter/i0_inferred__1/i__carry__1_n_0
                                                                      r  counter/i0_inferred__1/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  counter/i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.425    counter/i0_inferred__1/i__carry__2_n_0
                                                                      r  counter/i0_inferred__1/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  counter/i0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.542    counter/i0_inferred__1/i__carry__3_n_0
                                                                      r  counter/i0_inferred__1/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  counter/i0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.659    counter/i0_inferred__1/i__carry__4_n_0
                                                                      r  counter/i0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.776 r  counter/i0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    counter/i0_inferred__1/i__carry__5_n_0
                                                                      r  counter/i0_inferred__1/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.032 r  counter/i0_inferred__1/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.905     8.937    counter/i00_in[31]
                                                                      r  counter/i[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     9.238 r  counter/i[31]_i_2/O
                         net (fo=1, unplaced)         0.000     9.238    counter/p_1_in[31]
                         FDRE                                         r  counter/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[31]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    counter/i_reg[31]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 counter/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            counter/i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 2.700ns (47.030%)  route 3.041ns (52.970%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  counter/i_reg[8]/Q
                         net (fo=7, unplaced)         0.776     4.634    counter/Q[8]
                                                                      r  counter/i__carry_i_14/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.953 r  counter/i__carry_i_14/O
                         net (fo=1, unplaced)         0.449     5.402    counter/i__carry_i_14_n_0
                                                                      r  counter/i__carry_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.526 r  counter/i__carry_i_7/O
                         net (fo=1, unplaced)         0.902     6.428    counter/i__carry_i_7_n_0
                                                                      r  counter/i__carry_i_2__0/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.552 r  counter/i__carry_i_2__0/O
                         net (fo=1, unplaced)         0.000     6.552    counter/i[1]
                                                                      r  counter/i0_inferred__1/i__carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.065 r  counter/i0_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.074    counter/i0_inferred__1/i__carry_n_0
                                                                      r  counter/i0_inferred__1/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  counter/i0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.191    counter/i0_inferred__1/i__carry__0_n_0
                                                                      r  counter/i0_inferred__1/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.308 r  counter/i0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.308    counter/i0_inferred__1/i__carry__1_n_0
                                                                      r  counter/i0_inferred__1/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  counter/i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.425    counter/i0_inferred__1/i__carry__2_n_0
                                                                      r  counter/i0_inferred__1/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  counter/i0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.542    counter/i0_inferred__1/i__carry__3_n_0
                                                                      r  counter/i0_inferred__1/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  counter/i0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.659    counter/i0_inferred__1/i__carry__4_n_0
                                                                      r  counter/i0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.915 r  counter/i0_inferred__1/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.905     8.820    counter/i00_in[27]
                                                                      r  counter/i[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     9.121 r  counter/i[27]_i_1/O
                         net (fo=1, unplaced)         0.000     9.121    counter/p_1_in[27]
                         FDRE                                         r  counter/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[27]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    counter/i_reg[27]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 fir/AddIn_buf0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            fir/AddIn_buf0__1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     7.586 r  fir/AddIn_buf0__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     7.641    fir/AddIn_buf0__0_n_153
                         DSP48E1                                      r  fir/AddIn_buf0__1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__1/CLK
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.800    fir/AddIn_buf0__1
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 fir/AddIn_buf0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            fir/AddIn_buf0__1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     7.586 r  fir/AddIn_buf0__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     7.641    fir/AddIn_buf0__0_n_143
                         DSP48E1                                      r  fir/AddIn_buf0__1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__1/CLK
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.800    fir/AddIn_buf0__1
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 fir/AddIn_buf0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            fir/AddIn_buf0__1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.586 r  fir/AddIn_buf0__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     7.641    fir/AddIn_buf0__0_n_142
                         DSP48E1                                      r  fir/AddIn_buf0__1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__1/CLK
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.800    fir/AddIn_buf0__1
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 fir/AddIn_buf0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            fir/AddIn_buf0__1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     7.586 r  fir/AddIn_buf0__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     7.641    fir/AddIn_buf0__0_n_141
                         DSP48E1                                      r  fir/AddIn_buf0__1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__1/CLK
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.800    fir/AddIn_buf0__1
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 fir/AddIn_buf0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            fir/AddIn_buf0__1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     7.586 r  fir/AddIn_buf0__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     7.641    fir/AddIn_buf0__0_n_140
                         DSP48E1                                      r  fir/AddIn_buf0__1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__1/CLK
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.800    fir/AddIn_buf0__1
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 fir/AddIn_buf0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            fir/AddIn_buf0__1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     7.586 r  fir/AddIn_buf0__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     7.641    fir/AddIn_buf0__0_n_139
                         DSP48E1                                      r  fir/AddIn_buf0__1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__1/CLK
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.800    fir/AddIn_buf0__1
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 fir/AddIn_buf0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            fir/AddIn_buf0__1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     7.586 r  fir/AddIn_buf0__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     7.641    fir/AddIn_buf0__0_n_138
                         DSP48E1                                      r  fir/AddIn_buf0__1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__1/CLK
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.800    fir/AddIn_buf0__1
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 fir/AddIn_buf0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            fir/AddIn_buf0__1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     7.586 r  fir/AddIn_buf0__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     7.641    fir/AddIn_buf0__0_n_137
                         DSP48E1                                      r  fir/AddIn_buf0__1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439    12.988    fir/clk_BUFG
                         DSP48E1                                      r  fir/AddIn_buf0__1/CLK
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.800    fir/AddIn_buf0__1
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  4.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_0_5/DIA0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_0_5/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.299    data_RAM/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[12]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_12_17/DIA0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_12_17/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.299    data_RAM/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[18]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_18_23/DIA0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_18_23/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.299    data_RAM/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[24]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_24_29/DIA0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_24_29/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.299    data_RAM/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[6]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_6_11/DIA0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_6_11/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.299    data_RAM/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[2]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_0_5/DIB0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_0_5/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.298    data_RAM/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[14]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_12_17/DIB0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_12_17/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.298    data_RAM/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[20]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_18_23/DIB0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_18_23/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.298    data_RAM/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[26]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_24_29/DIB0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_24_29/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.298    data_RAM/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fir/data_write_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            data_RAM/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDRE                                         r  fir/data_write_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  fir/data_write_buf_reg[8]/Q
                         net (fo=1, unplaced)         0.141     1.347    data_RAM/RAM_reg_0_15_6_11/DIB0
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    data_RAM/RAM_reg_0_15_6_11/WCLK
                         RAMD32                                       r  data_RAM/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.238     1.205    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.298    data_RAM/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 10.000 15.000 }
Period(ns):         10.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116                fir/AddIn_buf0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313                fir/AddIn_buf0__1/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                user_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                user_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                user_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                user_bram/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                user_bram/RAM_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                data_RAM/RAM_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[0]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[10]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[11]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[12]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[13]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[14]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[15]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[16]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[17]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.102ns (52.259%)  route 3.747ns (47.741%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir_n_45
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.291    fir/wbs_dat_o[0]_0
                                                                      r  fir/wbs_dat_o_OBUF[18]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.415 r  fir/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.215    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.850 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.850    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    fir/la_data_in_IBUF[0]
                                                                      r  fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=215, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[0]
                                                                      r  fir/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.834 r  user_bram/RAM_reg_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[10]
                                                                      r  fir/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.834 r  user_bram/RAM_reg_1/DOBDO[3]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[11]
                                                                      r  fir/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.834 r  user_bram/RAM_reg_1/DOBDO[4]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[12]
                                                                      r  fir/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.834 r  user_bram/RAM_reg_1/DOBDO[5]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[13]
                                                                      r  fir/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.834 r  user_bram/RAM_reg_1/DOBDO[6]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[14]
                                                                      r  fir/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.834 r  user_bram/RAM_reg_1/DOBDO[7]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[15]
                                                                      r  fir/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg_2/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[16]
                                                                      r  fir/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  user_bram/RAM_reg_2/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[17]
                                                                      r  fir/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.834 r  user_bram/RAM_reg_2/DOBDO[2]
                         net (fo=1, unplaced)         0.800     6.634    fir/Do0[18]
                                                                      r  fir/wbs_dat_o_OBUF[18]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.758 r  fir/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    counter/clk_BUFG
                         FDRE                                         r  counter/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  counter/ready_reg/Q
                         net (fo=5, unplaced)         0.337     1.544    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.749    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/sm_tdata_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDCE                                         r  fir/sm_tdata_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir/sm_tdata_buf_reg[0]/Q
                         net (fo=1, unplaced)         0.281     1.487    fir/sm_tdata[0]
                                                                      r  fir/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.585 r  fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/sm_tdata_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDCE                                         r  fir/sm_tdata_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir/sm_tdata_buf_reg[10]/Q
                         net (fo=1, unplaced)         0.281     1.487    fir/sm_tdata[10]
                                                                      r  fir/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.585 r  fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/sm_tdata_buf_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDCE                                         r  fir/sm_tdata_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir/sm_tdata_buf_reg[11]/Q
                         net (fo=1, unplaced)         0.281     1.487    fir/sm_tdata[11]
                                                                      r  fir/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.585 r  fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/sm_tdata_buf_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDCE                                         r  fir/sm_tdata_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir/sm_tdata_buf_reg[12]/Q
                         net (fo=1, unplaced)         0.281     1.487    fir/sm_tdata[12]
                                                                      r  fir/wbs_dat_o_OBUF[12]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.585 r  fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/sm_tdata_buf_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDCE                                         r  fir/sm_tdata_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir/sm_tdata_buf_reg[13]/Q
                         net (fo=1, unplaced)         0.281     1.487    fir/sm_tdata[13]
                                                                      r  fir/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.585 r  fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/sm_tdata_buf_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDCE                                         r  fir/sm_tdata_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir/sm_tdata_buf_reg[14]/Q
                         net (fo=1, unplaced)         0.281     1.487    fir/sm_tdata[14]
                                                                      r  fir/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.585 r  fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/sm_tdata_buf_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDCE                                         r  fir/sm_tdata_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir/sm_tdata_buf_reg[15]/Q
                         net (fo=1, unplaced)         0.281     1.487    fir/sm_tdata[15]
                                                                      r  fir/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.585 r  fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/sm_tdata_buf_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDCE                                         r  fir/sm_tdata_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir/sm_tdata_buf_reg[16]/Q
                         net (fo=1, unplaced)         0.281     1.487    fir/sm_tdata[16]
                                                                      r  fir/wbs_dat_o_OBUF[16]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.585 r  fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/sm_tdata_buf_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.114     1.060    fir/clk_BUFG
                         FDCE                                         r  fir/sm_tdata_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir/sm_tdata_buf_reg[17]/Q
                         net (fo=1, unplaced)         0.281     1.487    fir/sm_tdata[17]
                                                                      r  fir/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.585 r  fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           810 Endpoints
Min Delay           810 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.065ns  (logic 3.322ns (47.013%)  route 3.744ns (52.987%))
  Logic Levels:           14  (CARRY4=8 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.939 r  counter/i0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.939    counter/i0_inferred__0/i__carry__4_n_0
                                                                      r  counter/i0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.056 r  counter/i0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.056    counter/i0_inferred__0/i__carry__5_n_0
                                                                      r  counter/i0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.312 r  counter/i0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.452     6.764    counter/i0[31]
                                                                      r  counter/i[31]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.301     7.065 r  counter/i[31]_i_2/O
                         net (fo=1, unplaced)         0.000     7.065    counter/p_1_in[31]
                         FDRE                                         r  counter/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[31]/C

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.011ns  (logic 3.408ns (48.602%)  route 3.604ns (51.398%))
  Logic Levels:           14  (CARRY4=8 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.939 r  counter/i0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.939    counter/i0_inferred__0/i__carry__4_n_0
                                                                      r  counter/i0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.056 r  counter/i0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.056    counter/i0_inferred__0/i__carry__5_n_0
                                                                      r  counter/i0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.393 r  counter/i0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.312     6.705    counter/i0[30]
                                                                      r  counter/i[30]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     7.011 r  counter/i[30]_i_1/O
                         net (fo=1, unplaced)         0.000     7.011    counter/p_1_in[30]
                         FDRE                                         r  counter/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[30]/C

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.998ns  (logic 3.286ns (46.949%)  route 3.713ns (53.051%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.939 r  counter/i0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.939    counter/i0_inferred__0/i__carry__4_n_0
                                                                      r  counter/i0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.270 r  counter/i0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.421     6.691    counter/i0[28]
                                                                      r  counter/i[28]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307     6.998 r  counter/i[28]_i_1/O
                         net (fo=1, unplaced)         0.000     6.998    counter/p_1_in[28]
                         FDRE                                         r  counter/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[28]/C

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.948ns  (logic 3.205ns (46.121%)  route 3.744ns (53.879%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.939 r  counter/i0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.939    counter/i0_inferred__0/i__carry__4_n_0
                                                                      r  counter/i0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.195 r  counter/i0_inferred__0/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.452     6.647    counter/i0[27]
                                                                      r  counter/i[27]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301     6.948 r  counter/i[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.948    counter/p_1_in[27]
                         FDRE                                         r  counter/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[27]/C

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.894ns  (logic 3.291ns (47.730%)  route 3.604ns (52.270%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.939 r  counter/i0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.939    counter/i0_inferred__0/i__carry__4_n_0
                                                                      r  counter/i0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.276 r  counter/i0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.312     6.588    counter/i0[26]
                                                                      r  counter/i[26]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.894 r  counter/i[26]_i_1/O
                         net (fo=1, unplaced)         0.000     6.894    counter/p_1_in[26]
                         FDRE                                         r  counter/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[26]/C

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.894ns  (logic 3.292ns (47.744%)  route 3.603ns (52.256%))
  Logic Levels:           14  (CARRY4=8 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.939 r  counter/i0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.939    counter/i0_inferred__0/i__carry__4_n_0
                                                                      r  counter/i0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.056 r  counter/i0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.056    counter/i0_inferred__0/i__carry__5_n_0
                                                                      r  counter/i0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.288 r  counter/i0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.311     6.599    counter/i0[29]
                                                                      r  counter/i[29]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.295     6.894 r  counter/i[29]_i_1/O
                         net (fo=1, unplaced)         0.000     6.894    counter/p_1_in[29]
                         FDRE                                         r  counter/i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[29]/C

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.881ns  (logic 3.169ns (46.047%)  route 3.713ns (53.953%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.153 r  counter/i0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.421     6.574    counter/i0[24]
                                                                      r  counter/i[24]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307     6.881 r  counter/i[24]_i_1/O
                         net (fo=1, unplaced)         0.000     6.881    counter/p_1_in[24]
                         FDRE                                         r  counter/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[24]/C

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.831ns  (logic 3.088ns (45.198%)  route 3.744ns (54.802%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.078 r  counter/i0_inferred__0/i__carry__4/O[2]
                         net (fo=1, unplaced)         0.452     6.530    counter/i0[23]
                                                                      r  counter/i[23]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301     6.831 r  counter/i[23]_i_1/O
                         net (fo=1, unplaced)         0.000     6.831    counter/p_1_in[23]
                         FDRE                                         r  counter/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[23]/C

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 3.174ns (46.827%)  route 3.604ns (53.173%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.159 r  counter/i0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.312     6.471    counter/i0[22]
                                                                      r  counter/i[22]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.777 r  counter/i[22]_i_1/O
                         net (fo=1, unplaced)         0.000     6.777    counter/p_1_in[22]
                         FDRE                                         r  counter/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[22]/C

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            counter/i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 3.175ns (46.842%)  route 3.603ns (53.158%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    fir/wbs_adr_i_IBUF[9]
                                                                      r  fir/RAM_reg_0_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir/RAM_reg_0_i_10/O
                         net (fo=3, unplaced)         1.129     3.024    fir/wbs_adr_i[10]
                                                                      r  fir/ap_signals[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.148 f  fir/ap_signals[31]_i_3/O
                         net (fo=13, unplaced)        0.499     3.647    fir/ap_signals[31]_i_5_0
                                                                      f  fir/i[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.771 f  fir/i[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.293    counter/ready_reg_0
                                                                      f  counter/i__carry_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.417 r  counter/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     4.750    counter/i__carry_i_1_n_0
                                                                      r  counter/i0_inferred__0/i__carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.345 r  counter/i0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.354    counter/i0_inferred__0/i__carry_n_0
                                                                      r  counter/i0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.471 r  counter/i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.471    counter/i0_inferred__0/i__carry__0_n_0
                                                                      r  counter/i0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.588 r  counter/i0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.588    counter/i0_inferred__0/i__carry__1_n_0
                                                                      r  counter/i0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.705 r  counter/i0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.705    counter/i0_inferred__0/i__carry__2_n_0
                                                                      r  counter/i0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.822 r  counter/i0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.822    counter/i0_inferred__0/i__carry__3_n_0
                                                                      r  counter/i0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.939 r  counter/i0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.939    counter/i0_inferred__0/i__carry__4_n_0
                                                                      r  counter/i0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.171 r  counter/i0_inferred__0/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.311     6.482    counter/i0[25]
                                                                      r  counter/i[25]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.295     6.777 r  counter/i[25]_i_1/O
                         net (fo=1, unplaced)         0.000     6.777    counter/p_1_in[25]
                         FDRE                                         r  counter/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.439     2.988    counter/clk_BUFG
                         FDRE                                         r  counter/i_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[10]
                            (input port)
  Destination:            fir/ap_signals_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[10]
                                                                      r  wbs_dat_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[10]
                         FDCE                                         r  fir/ap_signals_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[10]/C

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port)
  Destination:            fir/ap_signals_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[11]
                                                                      r  wbs_dat_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[11]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[11]
                         FDCE                                         r  fir/ap_signals_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[11]/C

Slack:                    inf
  Source:                 wbs_dat_i[12]
                            (input port)
  Destination:            fir/ap_signals_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[12] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[12]
                                                                      r  wbs_dat_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[12]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[12]
                         FDCE                                         r  fir/ap_signals_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[12]/C

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port)
  Destination:            fir/ap_signals_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[13]
                                                                      r  wbs_dat_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[13]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[13]
                         FDCE                                         r  fir/ap_signals_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[13]/C

Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port)
  Destination:            fir/ap_signals_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[14]
                         FDCE                                         r  fir/ap_signals_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[14]/C

Slack:                    inf
  Source:                 wbs_dat_i[15]
                            (input port)
  Destination:            fir/ap_signals_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[15] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[15]
                                                                      r  wbs_dat_i_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[15]
                         FDCE                                         r  fir/ap_signals_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[15]/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            fir/ap_signals_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[16]
                         FDCE                                         r  fir/ap_signals_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[16]/C

Slack:                    inf
  Source:                 wbs_dat_i[17]
                            (input port)
  Destination:            fir/ap_signals_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[17] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[17]
                                                                      r  wbs_dat_i_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[17]
                         FDCE                                         r  fir/ap_signals_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[17]/C

Slack:                    inf
  Source:                 wbs_dat_i[18]
                            (input port)
  Destination:            fir/ap_signals_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[18]
                                                                      r  wbs_dat_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[18]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[18]
                         FDCE                                         r  fir/ap_signals_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[18]/C

Slack:                    inf
  Source:                 wbs_dat_i[19]
                            (input port)
  Destination:            fir/ap_signals_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@10.000ns fall@15.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[19] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[19]
                                                                      r  wbs_dat_i_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[19]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    fir/ap_signals_reg[31]_0[19]
                         FDCE                                         r  fir/ap_signals_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=464, unplaced)       0.259     1.443    fir/clk_BUFG
                         FDCE                                         r  fir/ap_signals_reg[19]/C





