Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jul 06 13:09:36 2017
| Host         : ANA00075 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file s4_timing_summary_routed.rpt -rpx s4_timing_summary_routed.rpx
| Design       : s4
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1313 register/latch pins with no clock driven by root clock pin: MMC_CLK (HIGH)

 There are 701 register/latch pins with no clock driven by root clock pin: mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5646 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.992        0.000                      0                 3623        0.094        0.000                      0                 3623        3.870        0.000                       0                  1379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
FPGA_CLK_pin  {0.000 50.000}     100.000         10.000          
FPGA_MCLK     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_MCLK           1.992        0.000                      0                 3228        0.094        0.000                      0                 3228        3.870        0.000                       0                  1379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  FPGA_MCLK          FPGA_MCLK                4.894        0.000                      0                  395        0.562        0.000                      0                  395  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_MCLK
  To Clock:  FPGA_MCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 2.454ns (30.833%)  route 5.505ns (69.167%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.337 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.337    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.435 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.435    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.533 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.533    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.631 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.639    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.737 r  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.737    mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.835 r  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.835    mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[23]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.100 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.966     8.066    mmc_tester_0/syscon1/syscon1/syscon_adr[25]
    SLICE_X42Y25         LUT4 (Prop_lut4_I0_O)        0.250     8.316 r  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_33/O
                         net (fo=2, routed)           0.266     8.583    mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_33_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.688 f  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_15/O
                         net (fo=28, routed)          0.512     9.199    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.105     9.304 f  mmc_tester_0/syscon1/syscon1/wb_ack_r1_i_2/O
                         net (fo=57, routed)          1.033    10.337    mmc_tester_0/sd_host_0/cmd_host_0/adr_sr_reg[15]
    SLICE_X15Y21         LUT6 (Prop_lut6_I5_O)        0.105    10.442 r  mmc_tester_0/sd_host_0/cmd_host_0/dat_sr[4]_i_3/O
                         net (fo=1, routed)           1.375    11.817    mmc_tester_0/syscon1/syscon1/argument_reg_reg[4]
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.105    11.922 r  mmc_tester_0/syscon1/syscon1/dat_sr[4]_i_2/O
                         net (fo=1, routed)           0.509    12.431    mmc_tester_0/syscon1/syscon1/dat_i[4]
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.105    12.536 r  mmc_tester_0/syscon1/syscon1/dat_sr[4]_i_1/O
                         net (fo=1, routed)           0.000    12.536    mmc_tester_0/syscon1/syscon1/dat_sr[4]
    SLICE_X45Y23         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.246    14.308    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X45Y23         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[4]/C
                         clock pessimism              0.225    14.533    
                         clock uncertainty           -0.035    14.498    
    SLICE_X45Y23         FDCE (Setup_fdce_C_D)        0.030    14.528    mmc_tester_0/syscon1/syscon1/dat_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 1.938ns (25.093%)  route 5.785ns (74.907%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.400 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=167, routed)         1.567     7.967    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.267     8.234 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_13/O
                         net (fo=18, routed)          0.414     8.648    mmc_tester_0/syscon1/syscon1/tlm_r10_count_reg[2]_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.264     8.912 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_14/O
                         net (fo=2, routed)           1.077     9.989    mmc_tester_0/sd_host_0/t_reg_sel_r1_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.105    10.094 r  mmc_tester_0/sd_host_0/dat_sr[31]_i_18/O
                         net (fo=1, routed)           0.248    10.342    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105    10.447 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=1, routed)           0.487    10.934    mmc_tester_0/syscon1/syscon1/ack_i
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.105    11.039 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.237    11.276    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.105    11.381 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          0.919    12.300    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X37Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.248    14.310    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[15]/C
                         clock pessimism              0.225    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X37Y20         FDCE (Setup_fdce_C_CE)      -0.168    14.332    mmc_tester_0/syscon1/syscon1/dat_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 1.938ns (25.093%)  route 5.785ns (74.907%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.400 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=167, routed)         1.567     7.967    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.267     8.234 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_13/O
                         net (fo=18, routed)          0.414     8.648    mmc_tester_0/syscon1/syscon1/tlm_r10_count_reg[2]_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.264     8.912 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_14/O
                         net (fo=2, routed)           1.077     9.989    mmc_tester_0/sd_host_0/t_reg_sel_r1_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.105    10.094 r  mmc_tester_0/sd_host_0/dat_sr[31]_i_18/O
                         net (fo=1, routed)           0.248    10.342    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105    10.447 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=1, routed)           0.487    10.934    mmc_tester_0/syscon1/syscon1/ack_i
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.105    11.039 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.237    11.276    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.105    11.381 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          0.919    12.300    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X37Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.248    14.310    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[19]/C
                         clock pessimism              0.225    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X37Y20         FDCE (Setup_fdce_C_CE)      -0.168    14.332    mmc_tester_0/syscon1/syscon1/dat_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 1.938ns (25.157%)  route 5.766ns (74.843%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.400 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=167, routed)         1.567     7.967    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.267     8.234 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_13/O
                         net (fo=18, routed)          0.414     8.648    mmc_tester_0/syscon1/syscon1/tlm_r10_count_reg[2]_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.264     8.912 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_14/O
                         net (fo=2, routed)           1.077     9.989    mmc_tester_0/sd_host_0/t_reg_sel_r1_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.105    10.094 r  mmc_tester_0/sd_host_0/dat_sr[31]_i_18/O
                         net (fo=1, routed)           0.248    10.342    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105    10.447 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=1, routed)           0.487    10.934    mmc_tester_0/syscon1/syscon1/ack_i
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.105    11.039 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.237    11.276    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.105    11.381 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          0.899    12.281    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X49Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.253    14.315    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X49Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[6]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X49Y20         FDCE (Setup_fdce_C_CE)      -0.168    14.337    mmc_tester_0/syscon1/syscon1/dat_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 1.938ns (25.451%)  route 5.677ns (74.549%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.400 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=167, routed)         1.567     7.967    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.267     8.234 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_13/O
                         net (fo=18, routed)          0.414     8.648    mmc_tester_0/syscon1/syscon1/tlm_r10_count_reg[2]_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.264     8.912 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_14/O
                         net (fo=2, routed)           1.077     9.989    mmc_tester_0/sd_host_0/t_reg_sel_r1_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.105    10.094 r  mmc_tester_0/sd_host_0/dat_sr[31]_i_18/O
                         net (fo=1, routed)           0.248    10.342    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105    10.447 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=1, routed)           0.487    10.934    mmc_tester_0/syscon1/syscon1/ack_i
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.105    11.039 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.237    11.276    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.105    11.381 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          0.810    12.192    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X40Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.249    14.311    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X40Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[11]/C
                         clock pessimism              0.225    14.536    
                         clock uncertainty           -0.035    14.501    
    SLICE_X40Y20         FDCE (Setup_fdce_C_CE)      -0.168    14.333    mmc_tester_0/syscon1/syscon1/dat_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 1.938ns (25.451%)  route 5.677ns (74.549%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.400 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=167, routed)         1.567     7.967    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.267     8.234 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_13/O
                         net (fo=18, routed)          0.414     8.648    mmc_tester_0/syscon1/syscon1/tlm_r10_count_reg[2]_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.264     8.912 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_14/O
                         net (fo=2, routed)           1.077     9.989    mmc_tester_0/sd_host_0/t_reg_sel_r1_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.105    10.094 r  mmc_tester_0/sd_host_0/dat_sr[31]_i_18/O
                         net (fo=1, routed)           0.248    10.342    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105    10.447 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=1, routed)           0.487    10.934    mmc_tester_0/syscon1/syscon1/ack_i
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.105    11.039 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.237    11.276    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.105    11.381 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          0.810    12.192    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X40Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.249    14.311    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X40Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[23]/C
                         clock pessimism              0.225    14.536    
                         clock uncertainty           -0.035    14.501    
    SLICE_X40Y20         FDCE (Setup_fdce_C_CE)      -0.168    14.333    mmc_tester_0/syscon1/syscon1/dat_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 1.938ns (25.578%)  route 5.639ns (74.422%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.400 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=167, routed)         1.567     7.967    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.267     8.234 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_13/O
                         net (fo=18, routed)          0.414     8.648    mmc_tester_0/syscon1/syscon1/tlm_r10_count_reg[2]_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.264     8.912 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_14/O
                         net (fo=2, routed)           1.077     9.989    mmc_tester_0/sd_host_0/t_reg_sel_r1_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.105    10.094 r  mmc_tester_0/sd_host_0/dat_sr[31]_i_18/O
                         net (fo=1, routed)           0.248    10.342    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105    10.447 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=1, routed)           0.487    10.934    mmc_tester_0/syscon1/syscon1/ack_i
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.105    11.039 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.237    11.276    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.105    11.381 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          0.772    12.154    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.248    14.310    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X39Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[12]/C
                         clock pessimism              0.225    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.168    14.332    mmc_tester_0/syscon1/syscon1/dat_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 1.938ns (25.578%)  route 5.639ns (74.422%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.400 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=167, routed)         1.567     7.967    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.267     8.234 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_13/O
                         net (fo=18, routed)          0.414     8.648    mmc_tester_0/syscon1/syscon1/tlm_r10_count_reg[2]_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.264     8.912 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_14/O
                         net (fo=2, routed)           1.077     9.989    mmc_tester_0/sd_host_0/t_reg_sel_r1_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.105    10.094 r  mmc_tester_0/sd_host_0/dat_sr[31]_i_18/O
                         net (fo=1, routed)           0.248    10.342    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105    10.447 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=1, routed)           0.487    10.934    mmc_tester_0/syscon1/syscon1/ack_i
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.105    11.039 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.237    11.276    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.105    11.381 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          0.772    12.154    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.248    14.310    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X39Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[25]/C
                         clock pessimism              0.225    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.168    14.332    mmc_tester_0/syscon1/syscon1/dat_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 1.938ns (25.578%)  route 5.639ns (74.422%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.400 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=167, routed)         1.567     7.967    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.267     8.234 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_13/O
                         net (fo=18, routed)          0.414     8.648    mmc_tester_0/syscon1/syscon1/tlm_r10_count_reg[2]_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.264     8.912 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_14/O
                         net (fo=2, routed)           1.077     9.989    mmc_tester_0/sd_host_0/t_reg_sel_r1_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.105    10.094 r  mmc_tester_0/sd_host_0/dat_sr[31]_i_18/O
                         net (fo=1, routed)           0.248    10.342    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105    10.447 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=1, routed)           0.487    10.934    mmc_tester_0/syscon1/syscon1/ack_i
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.105    11.039 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.237    11.276    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.105    11.381 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          0.772    12.154    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.248    14.310    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X39Y20         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[3]/C
                         clock pessimism              0.225    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.168    14.332    mmc_tester_0/syscon1/syscon1/dat_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/dat_sr_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 1.938ns (25.639%)  route 5.621ns (74.361%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.356     4.577    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y29         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379     4.956 r  mmc_tester_0/syscon1/syscon1/adr_freeze_reg/Q
                         net (fo=17, routed)          0.836     5.792    mmc_tester_0/syscon1/syscon1/adr_freeze
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.105     5.897 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28/O
                         net (fo=1, routed)           0.000     5.897    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_28_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     6.400 f  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_5/O[3]
                         net (fo=167, routed)         1.567     7.967    mmc_tester_0/syscon1/syscon1/O[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.267     8.234 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_13/O
                         net (fo=18, routed)          0.414     8.648    mmc_tester_0/syscon1/syscon1/tlm_r10_count_reg[2]_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.264     8.912 f  mmc_tester_0/syscon1/syscon1/fsm_state[4]_i_14/O
                         net (fo=2, routed)           1.077     9.989    mmc_tester_0/sd_host_0/t_reg_sel_r1_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.105    10.094 r  mmc_tester_0/sd_host_0/dat_sr[31]_i_18/O
                         net (fo=1, routed)           0.248    10.342    mmc_tester_0/syscon1/syscon1/wb_ack_r1_reg_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105    10.447 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_10/O
                         net (fo=1, routed)           0.487    10.934    mmc_tester_0/syscon1/syscon1/ack_i
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.105    11.039 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5/O
                         net (fo=2, routed)           0.237    11.276    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.105    11.381 r  mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1/O
                         net (fo=32, routed)          0.755    12.136    mmc_tester_0/syscon1/syscon1/dat_sr[31]_i_1_n_0
    SLICE_X41Y21         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.247    14.309    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X41Y21         FDCE                                         r  mmc_tester_0/syscon1/syscon1/dat_sr_reg[27]/C
                         clock pessimism              0.225    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.168    14.331    mmc_tester_0/syscon1/syscon1/dat_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  2.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.678%)  route 0.136ns (45.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.567     1.511    hwdbg_uart/clkin
    SLICE_X10Y1          FDRE                                         r  hwdbg_uart/txa_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  hwdbg_uart/txa_addr_reg[5]/Q
                         net (fo=17, routed)          0.136     1.811    hwdbg_uart/tx_fifo_reg_0_63_0_2/ADDRD5
    SLICE_X8Y2           RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.837     2.027    hwdbg_uart/tx_fifo_reg_0_63_0_2/WCLK
    SLICE_X8Y2           RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X8Y2           RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.717    hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.678%)  route 0.136ns (45.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.567     1.511    hwdbg_uart/clkin
    SLICE_X10Y1          FDRE                                         r  hwdbg_uart/txa_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  hwdbg_uart/txa_addr_reg[5]/Q
                         net (fo=17, routed)          0.136     1.811    hwdbg_uart/tx_fifo_reg_0_63_0_2/ADDRD5
    SLICE_X8Y2           RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.837     2.027    hwdbg_uart/tx_fifo_reg_0_63_0_2/WCLK
    SLICE_X8Y2           RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X8Y2           RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.717    hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.678%)  route 0.136ns (45.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.567     1.511    hwdbg_uart/clkin
    SLICE_X10Y1          FDRE                                         r  hwdbg_uart/txa_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  hwdbg_uart/txa_addr_reg[5]/Q
                         net (fo=17, routed)          0.136     1.811    hwdbg_uart/tx_fifo_reg_0_63_0_2/ADDRD5
    SLICE_X8Y2           RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.837     2.027    hwdbg_uart/tx_fifo_reg_0_63_0_2/WCLK
    SLICE_X8Y2           RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X8Y2           RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.717    hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.678%)  route 0.136ns (45.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.567     1.511    hwdbg_uart/clkin
    SLICE_X10Y1          FDRE                                         r  hwdbg_uart/txa_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  hwdbg_uart/txa_addr_reg[5]/Q
                         net (fo=17, routed)          0.136     1.811    hwdbg_uart/tx_fifo_reg_0_63_0_2/ADDRD5
    SLICE_X8Y2           RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.837     2.027    hwdbg_uart/tx_fifo_reg_0_63_0_2/WCLK
    SLICE_X8Y2           RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X8Y2           RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.717    hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_7/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.190%)  route 0.191ns (53.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.564     1.508    mmc_tester_0/mmc_slave/fifo_from_mmc/clkin
    SLICE_X54Y11         FDCE                                         r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  mmc_tester_0/mmc_slave/fifo_from_mmc/rd_row_reg[1]/Q
                         net (fo=21, routed)          0.191     1.863    mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/rd_row_reg[1]
    RAMB36_X2Y2          RAMB36E1                                     r  mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_7/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.873     2.063    mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/clkin
    RAMB36_X2Y2          RAMB36E1                                     r  mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_7/CLKBWRCLK
                         clock pessimism             -0.480     1.583    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.766    mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.579%)  route 0.279ns (66.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.555     1.499    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y30         FDCE                                         r  mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/Q
                         net (fo=24, routed)          0.279     1.919    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/A0
    SLICE_X38Y29         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.821     2.011    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/WCLK
    SLICE_X38Y29         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.822    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.579%)  route 0.279ns (66.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.555     1.499    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y30         FDCE                                         r  mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/Q
                         net (fo=24, routed)          0.279     1.919    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/A0
    SLICE_X38Y29         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.821     2.011    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/WCLK
    SLICE_X38Y29         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.822    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.579%)  route 0.279ns (66.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.555     1.499    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y30         FDCE                                         r  mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/Q
                         net (fo=24, routed)          0.279     1.919    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/A0
    SLICE_X38Y29         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.821     2.011    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/WCLK
    SLICE_X38Y29         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/HIGH/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.822    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/HIGH
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.579%)  route 0.279ns (66.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.555     1.499    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y30         FDCE                                         r  mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  mmc_tester_0/syscon1/syscon1/cmd_ptr_reg[0]/Q
                         net (fo=24, routed)          0.279     1.919    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/A0
    SLICE_X38Y29         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.821     2.011    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/WCLK
    SLICE_X38Y29         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/LOW/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.822    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/LOW
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/uart1/rx1/rx_dat_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.721%)  route 0.121ns (46.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.556     1.500    mmc_tester_0/syscon1/uart1/rx1/clkin
    SLICE_X37Y31         FDCE                                         r  mmc_tester_0/syscon1/uart1/rx1/rx_dat_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  mmc_tester_0/syscon1/uart1/rx1/rx_dat_o_reg[5]/Q
                         net (fo=4, routed)           0.121     1.762    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/D
    SLICE_X38Y31         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.823     2.013    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/WCLK
    SLICE_X38Y31         RAMS64E                                      r  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/LOW/CLK
                         clock pessimism             -0.499     1.514    
    SLICE_X38Y31         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.660    mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/LOW
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_MCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_MCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y6   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y2   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y7   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y1   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y0   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y6   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y1   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y8   mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y5   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y1   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_7/CLKBWRCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y30  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y30  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y30  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_3_3/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y30  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_3_3/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y31  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_4_4/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y31  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_4_4/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y31  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y31  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_5_5/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y30  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y30  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y29  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y29  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y29  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y29  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y2    hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y2    hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y2    hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y2    hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y1    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y1    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FPGA_MCLK
  To Clock:  FPGA_MCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[16]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.484ns (10.113%)  route 4.302ns (89.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.880     5.830    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.105     5.935 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         3.422     9.357    mmc_tester_0/mmc_slave/fifo_to_mmc/AS[0]
    SLICE_X58Y46         FDCE                                         f  mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.330    14.392    mmc_tester_0/mmc_slave/fifo_to_mmc/clkin
    SLICE_X58Y46         FDCE                                         r  mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[16]/C
                         clock pessimism              0.225    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X58Y46         FDCE (Recov_fdce_C_CLR)     -0.331    14.251    mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[16]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.542%)  route 4.107ns (89.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          1.190     6.140    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.105     6.245 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[11]_i_2/O
                         net (fo=127, routed)         2.917     9.162    mmc_tester_0/sd_host_0/AS[0]
    SLICE_X9Y18          FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.254    14.316    mmc_tester_0/sd_host_0/clkin
    SLICE_X9Y18          FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[5]/C
                         clock pessimism              0.165    14.481    
                         clock uncertainty           -0.035    14.446    
    SLICE_X9Y18          FDCE (Recov_fdce_C_CLR)     -0.331    14.115    mmc_tester_0/sd_host_0/blk_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.542%)  route 4.107ns (89.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          1.190     6.140    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.105     6.245 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[11]_i_2/O
                         net (fo=127, routed)         2.917     9.162    mmc_tester_0/sd_host_0/AS[0]
    SLICE_X9Y18          FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.254    14.316    mmc_tester_0/sd_host_0/clkin
    SLICE_X9Y18          FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[6]/C
                         clock pessimism              0.165    14.481    
                         clock uncertainty           -0.035    14.446    
    SLICE_X9Y18          FDCE (Recov_fdce_C_CLR)     -0.331    14.115    mmc_tester_0/sd_host_0/blk_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[0]/PRE
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.542%)  route 4.107ns (89.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          1.190     6.140    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.105     6.245 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[11]_i_2/O
                         net (fo=127, routed)         2.917     9.162    mmc_tester_0/sd_host_0/AS[0]
    SLICE_X9Y18          FDPE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.254    14.316    mmc_tester_0/sd_host_0/clkin
    SLICE_X9Y18          FDPE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[0]/C
                         clock pessimism              0.165    14.481    
                         clock uncertainty           -0.035    14.446    
    SLICE_X9Y18          FDPE (Recov_fdpe_C_PRE)     -0.292    14.154    mmc_tester_0/sd_host_0/blk_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.484ns (10.723%)  route 4.030ns (89.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          1.190     6.140    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.105     6.245 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[11]_i_2/O
                         net (fo=127, routed)         2.839     9.085    mmc_tester_0/sd_host_0/AS[0]
    SLICE_X10Y16         FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.256    14.318    mmc_tester_0/sd_host_0/clkin
    SLICE_X10Y16         FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[1]/C
                         clock pessimism              0.165    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X10Y16         FDCE (Recov_fdce_C_CLR)     -0.258    14.190    mmc_tester_0/sd_host_0/blk_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.484ns (10.723%)  route 4.030ns (89.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          1.190     6.140    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.105     6.245 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[11]_i_2/O
                         net (fo=127, routed)         2.839     9.085    mmc_tester_0/sd_host_0/AS[0]
    SLICE_X10Y16         FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.256    14.318    mmc_tester_0/sd_host_0/clkin
    SLICE_X10Y16         FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[2]/C
                         clock pessimism              0.165    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X10Y16         FDCE (Recov_fdce_C_CLR)     -0.258    14.190    mmc_tester_0/sd_host_0/blk_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.484ns (10.723%)  route 4.030ns (89.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          1.190     6.140    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.105     6.245 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[11]_i_2/O
                         net (fo=127, routed)         2.839     9.085    mmc_tester_0/sd_host_0/AS[0]
    SLICE_X10Y16         FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.256    14.318    mmc_tester_0/sd_host_0/clkin
    SLICE_X10Y16         FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[3]/C
                         clock pessimism              0.165    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X10Y16         FDCE (Recov_fdce_C_CLR)     -0.258    14.190    mmc_tester_0/sd_host_0/blk_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.484ns (10.723%)  route 4.030ns (89.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          1.190     6.140    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.105     6.245 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[11]_i_2/O
                         net (fo=127, routed)         2.839     9.085    mmc_tester_0/sd_host_0/AS[0]
    SLICE_X10Y16         FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.256    14.318    mmc_tester_0/sd_host_0/clkin
    SLICE_X10Y16         FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[4]/C
                         clock pessimism              0.165    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X10Y16         FDCE (Recov_fdce_C_CLR)     -0.258    14.190    mmc_tester_0/sd_host_0/blk_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[12]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.484ns (10.634%)  route 4.067ns (89.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.880     5.830    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.105     5.935 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         3.187     9.122    mmc_tester_0/mmc_slave/fifo_to_mmc/AS[0]
    SLICE_X58Y45         FDCE                                         f  mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.330    14.392    mmc_tester_0/mmc_slave/fifo_to_mmc/clkin
    SLICE_X58Y45         FDCE                                         r  mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[12]/C
                         clock pessimism              0.225    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X58Y45         FDCE (Recov_fdce_C_CLR)     -0.331    14.251    mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[12]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[13]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.484ns (10.634%)  route 4.067ns (89.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.350     4.571    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.379     4.950 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.880     5.830    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.105     5.935 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         3.187     9.122    mmc_tester_0/mmc_slave/fifo_to_mmc/AS[0]
    SLICE_X58Y45         FDCE                                         f  mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=1378, routed)        1.330    14.392    mmc_tester_0/mmc_slave/fifo_to_mmc/clkin
    SLICE_X58Y45         FDCE                                         r  mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[13]/C
                         clock pessimism              0.225    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X58Y45         FDCE (Recov_fdce_C_CLR)     -0.331    14.251    mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[13]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/argument_reg_reg[28]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.650%)  route 0.569ns (75.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.314     1.950    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.995 f  mmc_tester_0/syscon1/syscon1/argument_reg[30]_i_1/O
                         net (fo=4, routed)           0.255     2.249    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X34Y23         FDCE                                         f  mmc_tester_0/sd_host_0/argument_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.816     2.006    mmc_tester_0/sd_host_0/clkin
    SLICE_X34Y23         FDCE                                         r  mmc_tester_0/sd_host_0/argument_reg_reg[28]/C
                         clock pessimism             -0.251     1.755    
    SLICE_X34Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.688    mmc_tester_0/sd_host_0/argument_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/argument_reg_reg[30]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.650%)  route 0.569ns (75.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.314     1.950    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.995 f  mmc_tester_0/syscon1/syscon1/argument_reg[30]_i_1/O
                         net (fo=4, routed)           0.255     2.249    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X34Y23         FDCE                                         f  mmc_tester_0/sd_host_0/argument_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.816     2.006    mmc_tester_0/sd_host_0/clkin
    SLICE_X34Y23         FDCE                                         r  mmc_tester_0/sd_host_0/argument_reg_reg[30]/C
                         clock pessimism             -0.251     1.755    
    SLICE_X34Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.688    mmc_tester_0/sd_host_0/argument_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/dma_adr_reg_reg[28]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.180%)  route 0.583ns (75.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.402     2.038    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.083 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         0.181     2.264    mmc_tester_0/sd_host_0/AS[3]
    SLICE_X34Y24         FDCE                                         f  mmc_tester_0/sd_host_0/dma_adr_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.815     2.005    mmc_tester_0/sd_host_0/clkin
    SLICE_X34Y24         FDCE                                         r  mmc_tester_0/sd_host_0/dma_adr_reg_reg[28]/C
                         clock pessimism             -0.251     1.754    
    SLICE_X34Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.687    mmc_tester_0/sd_host_0/dma_adr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/timeout_reg_reg[13]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.942%)  route 0.662ns (78.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.402     2.038    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.083 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         0.260     2.342    mmc_tester_0/sd_host_0/AS[3]
    SLICE_X33Y22         FDCE                                         f  mmc_tester_0/sd_host_0/timeout_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.819     2.009    mmc_tester_0/sd_host_0/clkin
    SLICE_X33Y22         FDCE                                         r  mmc_tester_0/sd_host_0/timeout_reg_reg[13]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X33Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.666    mmc_tester_0/sd_host_0/timeout_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/timeout_reg_reg[14]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.942%)  route 0.662ns (78.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.402     2.038    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.083 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         0.260     2.342    mmc_tester_0/sd_host_0/AS[3]
    SLICE_X33Y22         FDCE                                         f  mmc_tester_0/sd_host_0/timeout_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.819     2.009    mmc_tester_0/sd_host_0/clkin
    SLICE_X33Y22         FDCE                                         r  mmc_tester_0/sd_host_0/timeout_reg_reg[14]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X33Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.666    mmc_tester_0/sd_host_0/timeout_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/timeout_reg_reg[15]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.942%)  route 0.662ns (78.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.402     2.038    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.083 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         0.260     2.342    mmc_tester_0/sd_host_0/AS[3]
    SLICE_X33Y22         FDCE                                         f  mmc_tester_0/sd_host_0/timeout_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.819     2.009    mmc_tester_0/sd_host_0/clkin
    SLICE_X33Y22         FDCE                                         r  mmc_tester_0/sd_host_0/timeout_reg_reg[15]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X33Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.666    mmc_tester_0/sd_host_0/timeout_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/timeout_reg_reg[9]/PRE
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.942%)  route 0.662ns (78.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.402     2.038    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.083 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         0.260     2.342    mmc_tester_0/sd_host_0/AS[3]
    SLICE_X33Y22         FDPE                                         f  mmc_tester_0/sd_host_0/timeout_reg_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.819     2.009    mmc_tester_0/sd_host_0/clkin
    SLICE_X33Y22         FDPE                                         r  mmc_tester_0/sd_host_0/timeout_reg_reg[9]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X33Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.663    mmc_tester_0/sd_host_0/timeout_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/argument_reg_reg[24]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.802%)  route 0.667ns (78.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.402     2.038    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.083 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         0.265     2.348    mmc_tester_0/sd_host_0/AS[3]
    SLICE_X35Y23         FDCE                                         f  mmc_tester_0/sd_host_0/argument_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.816     2.006    mmc_tester_0/sd_host_0/clkin
    SLICE_X35Y23         FDCE                                         r  mmc_tester_0/sd_host_0/argument_reg_reg[24]/C
                         clock pessimism             -0.251     1.755    
    SLICE_X35Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.663    mmc_tester_0/sd_host_0/argument_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/argument_reg_reg[26]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.802%)  route 0.667ns (78.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.402     2.038    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.083 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         0.265     2.348    mmc_tester_0/sd_host_0/AS[3]
    SLICE_X35Y23         FDCE                                         f  mmc_tester_0/sd_host_0/argument_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.816     2.006    mmc_tester_0/sd_host_0/clkin
    SLICE_X35Y23         FDCE                                         r  mmc_tester_0/sd_host_0/argument_reg_reg[26]/C
                         clock pessimism             -0.251     1.755    
    SLICE_X35Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.663    mmc_tester_0/sd_host_0/argument_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/argument_reg_reg[27]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.802%)  route 0.667ns (78.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.551     1.495    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X37Y26         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.402     2.038    mmc_tester_0/syscon1/syscon1/argument_reg_reg[30]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.083 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=127, routed)         0.265     2.348    mmc_tester_0/sd_host_0/AS[3]
    SLICE_X35Y23         FDCE                                         f  mmc_tester_0/sd_host_0/argument_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=1378, routed)        0.816     2.006    mmc_tester_0/sd_host_0/clkin
    SLICE_X35Y23         FDCE                                         r  mmc_tester_0/sd_host_0/argument_reg_reg[27]/C
                         clock pessimism             -0.251     1.755    
    SLICE_X35Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.663    mmc_tester_0/sd_host_0/argument_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.685    





