Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    FRANCIS360
Date:        Sat Apr 06 08:54:08 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch INPUTSLUT3_syn.prj
ProductType: synplify_pro





log file: "C:\Users\tapiw\Documents\INPUTSLUT3\INPUTSLUT3_Implmnt\INPUTSLUT3.srr"
Running: INPUTSLUT3_Implmnt in foreground

Running INPUTSLUT3_syn|INPUTSLUT3_Implmnt

Running: compile (Compile) on INPUTSLUT3_syn|INPUTSLUT3_Implmnt
# Sat Apr 06 08:54:08 2024

Running: compile_flow (Compile Process) on INPUTSLUT3_syn|INPUTSLUT3_Implmnt
# Sat Apr 06 08:54:08 2024

Running: compiler (Compile Input) on INPUTSLUT3_syn|INPUTSLUT3_Implmnt
# Sat Apr 06 08:54:08 2024
Copied C:\Users\tapiw\Documents\INPUTSLUT3\INPUTSLUT3_Implmnt\synwork\INPUTSLUT3_comp.srs to C:\Users\tapiw\Documents\INPUTSLUT3\INPUTSLUT3_Implmnt\INPUTSLUT3.srs

compiler completed
# Sat Apr 06 08:54:09 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on INPUTSLUT3_syn|INPUTSLUT3_Implmnt
# Sat Apr 06 08:54:09 2024

multi_srs_gen completed
# Sat Apr 06 08:54:09 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\tapiw\Documents\INPUTSLUT3\INPUTSLUT3_Implmnt\synwork\INPUTSLUT3_mult.srs to C:\Users\tapiw\Documents\INPUTSLUT3\INPUTSLUT3_Implmnt\INPUTSLUT3.srs
Complete: Compile Process on INPUTSLUT3_syn|INPUTSLUT3_Implmnt

Running: premap (Pre-mapping) on INPUTSLUT3_syn|INPUTSLUT3_Implmnt
# Sat Apr 06 08:54:09 2024

premap completed
# Sat Apr 06 08:54:09 2024

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on INPUTSLUT3_syn|INPUTSLUT3_Implmnt

Running: map (Map) on INPUTSLUT3_syn|INPUTSLUT3_Implmnt
# Sat Apr 06 08:54:09 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on INPUTSLUT3_syn|INPUTSLUT3_Implmnt
# Sat Apr 06 08:54:09 2024
Copied C:\Users\tapiw\Documents\INPUTSLUT3\INPUTSLUT3_Implmnt\synwork\INPUTSLUT3_m.srm to C:\Users\tapiw\Documents\INPUTSLUT3\INPUTSLUT3_Implmnt\INPUTSLUT3.srm

fpga_mapper completed
# Sat Apr 06 08:54:10 2024

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on INPUTSLUT3_syn|INPUTSLUT3_Implmnt
Complete: Logic Synthesis on INPUTSLUT3_syn|INPUTSLUT3_Implmnt

exit status=0

exit status=0

