// Seed: 55118821
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2
);
  tri [-1 'h0 : -1] id_4 = -1'b0 & id_1;
  assign id_4 = id_4;
  logic id_5;
  ;
  module_2 modCall_1 ();
  assign id_2 = id_0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
);
  localparam id_3 = 1;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 ();
  uwire [-1  -  1 'h0 : -1] id_1;
  assign id_1 = -1;
  wire [1 : 1 'b0] id_2;
  assign id_1 = 1'b0;
  assign id_2 = id_1;
endmodule
