MEMORY
{
	cex_heada1 : ORIGIN = 0x50000000, LENGTH = 0x014C
	cex_ver : ORIGIN = 0x5000014C, LENGTH = 0x0c
	cex_heada2 : ORIGIN = 0x50000158, LENGTH = 8
	cex_headb1 : ORIGIN = 0x50000160, LENGTH = 4
	cex_headb2 : ORIGIN = 0x50000164, LENGTH = 4
	cex_headb3 : ORIGIN = 0x50000168, LENGTH = 4
	cex_headb4 : ORIGIN = 0x5000016c, LENGTH = 4
	cex_headb5 : ORIGIN = 0x50000170, LENGTH = 4
	cex_headb6 : ORIGIN = 0x50000174, LENGTH = 4
	cex_heada3 : ORIGIN = 0x50000178, LENGTH = 0x00a8

	cex_task1 : ORIGIN = 0x5TASK1_TOP, LENGTH = 0xTASK1_LEN
	cex_task2 : ORIGIN = 0x5TASK2_TOP, LENGTH = 0xTASK2_LEN
	cex_task3 : ORIGIN = 0x5TASK3_TOP, LENGTH = 0xTASK3_LEN
	cex_task4 : ORIGIN = 0x5TASK4_TOP, LENGTH = 0xTASK4_LEN
	cex_task5 : ORIGIN = 0x5TASK5_TOP, LENGTH = 0xTASK5_LEN
	cex_task6 : ORIGIN = 0x5TASK6_TOP, LENGTH = 0xTASK6_LEN

	cex_common : ORIGIN = 0x5COMM_TOP, LENGTH = 0xCOMM_LEN
	cex_sram : ORIGIN = 0xSRAM_TOP, LENGTH = 0xSRAM_LEN+1
	cex_dram : ORIGIN = 0x5DRAM_TOP, LENGTH = 0xDRAM_LEN
}

SECTIONS
{
	.ver_bss : {
        Version.O(.bss)
    } > cex_ver

    .ver_data : {
        Version.O(.data)
    } > cex_ver

    .sram_bss : {
        SRAMVER.o(.bss)
    } > cex_sram

    .sram_data : {
        SRAMVER.o(.data)
    } > cex_sram

    .sram_end : {
        /* Sezione vuota per segnare la fine della SRAM */
    } > cex_sram

    .dram_bss : {
        DRAMVER.o(.bss)
    } > cex_dram

    .dram_data : {
        DRAMVER.o(.data)
    } > cex_dram

    .dram_end : {
        /* Sezione vuota per segnare la fine della DRAM */
    } > cex_dram

    .romfoot : {
        /* Sezione vuota per segnare la fine della ROM */
    } > cex_dram

    .cexe_env : {} > cex_common
    .cexe_env1 : {
        .\FANUCLIB\Lib\cexe_lib.o(.bss) 
    } > cex_common
    .jmp_table : {} > cex_common
    .comm_end : {} > cex_common

    .romheada1 : {} > cex_heada1
    .romheada2 : {} > cex_heada2
	
#[1]
	.romhead1 : {} > cex_headb1
#[2]
	.romhead2 : {} > cex_headb2
#[3]
	.romhead3 : {} > cex_headb3
#[4]
	.romhead4 : {} > cex_headb4
#[5]
	.romhead5 : {} > cex_headb5
#[6]
	.romhead6 : {} > cex_headb6
#[]
	.romheada3 : {} > cex_heada3

    .text : {
#[1]
	} > cex_task1
#[2]
	} > cex_task2
#[3]
	} > cex_task3
#[4]
	} > cex_task4
#[5]
	} > cex_task5
#[6]
	} > cex_task6
#[]

   .data : {
#[1]
	} > cex_task1
#[2]
	} > cex_task2
#[3]
	} > cex_task3
#[4]
	} > cex_task4
#[5]
	} > cex_task5
#[6]
	} > cex_task6
#[]

    .sdata : {
#[1]
	} > cex_task1
#[2]
	} > cex_task2
#[3]
	} > cex_task3
#[4]
	} > cex_task4
#[5]
	} > cex_task5
#[6]
	} > cex_task6
#[]

    .bss : {
#[1]
	} > cex_task1
#[2]
	} > cex_task2
#[3]
	} > cex_task3
#[4]
	} > cex_task4
#[5]
	} > cex_task5
#[6]
	} > cex_task6
#[]

    .sbss : {
#[1]
	} > cex_task1
#[2]
	} > cex_task2
#[3]
	} > cex_task3
#[4]
	} > cex_task4
#[5]
	} > cex_task5
#[6]
	} > cex_task6
#[]

    .cexe_code : {
#[1]
	} > cex_task1
#[2]
	} > cex_task2
#[3]
	} > cex_task3
#[4]
	} > cex_task4
#[5]
	} > cex_task5
#[6]
	} > cex_task6
#[]

    .cexe_data : {
#[1]
	} > cex_task1
#[2]
	} > cex_task2
#[3]
	} > cex_task3
#[4]
	} > cex_task4
#[5]
	} > cex_task5
#[6]
	} > cex_task6
#[]

	.cex_end : {
        _cex_end = .;
#[1]
	} > cex_task1
#[2]
	} > cex_task2
#[3]
	} > cex_task3
#[4]
	} > cex_task4
#[5]
	} > cex_task5
#[6]
	} > cex_task6
#[]

}
