Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

ubuntu::  Wed May 10 00:57:13 2017

par -w -intstyle ise -ol high -t 1 top_ml410_map.ncd top_ml410.ncd
top_ml410.pcf 


Constraints file: top_ml410.pcf.
Loading device for application Rf_Device from file '4vfx60.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "top_ml410" is an NCD, version 3.2, device xc4vfx60, package ff1152, speed -11
This design is using the default stepping level (major silicon revision) for this device (0). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.
WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_29_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1538)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_10_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1539)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_11_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1540)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_12_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1541)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_13_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1542)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_0_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1543)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_14_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1544)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_1_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1545)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_20_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1546)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_15_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1547)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_2_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1548)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_21_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1549)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_16_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1550)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_17_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1551)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_3_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1552)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_22_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1553)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_4_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1554)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_23_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1555)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_18_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1556)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_5_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1557)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_19_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1558)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_24_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1559)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_6_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1560)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_30_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1561)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_25_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1562)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_7_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1563)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_26_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1564)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_31_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1565)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_8_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1566)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_27_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1567)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_9_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1568)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_28_pins<3>" TIG = TS_clk;>
   [top_ml410.pcf(1569)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001_pins<4>" TIG = TS_clk;>
   [top_ml410.pcf(1570)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].

WARNING:ConstraintSystem:67 - Constraint <PIN "u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001_pins<4>" TIG = TS_clk;>
   [top_ml410.pcf(1571)] modifies the effective value of constraint <TS_clk = PERIOD TIMEGRP "clk"
   TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;> [top_ml410.pcf(1469)].


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2013-10-13".


Device Utilization Summary:

   Number of BUFGs                           3 out of 32      9%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of External IOBs                  77 out of 576    13%
      Number of LOCed IOBs                  77 out of 77    100%

   Number of OLOGICs                        23 out of 576     3%
   Number of RAMB16s                         9 out of 232     3%
   Number of Slices                       2020 out of 25280   7%
      Number of SLICEMs                    135 out of 12640   1%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 28 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 

WARNING:Par:288 - The signal fpga_0_RS232_Uart_1_ctsN_pin_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fpga_0_DDR_CLK_FB_IBUF has no load.  PAR will not attempt to route this signal.

Starting Placer
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a23b8eea) REAL time: 32 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a23b8eea) REAL time: 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:87367c8a) REAL time: 32 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:ad261fdd) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ad261fdd) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ad261fdd) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ad261fdd) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ad261fdd) REAL time: 34 secs 

Phase 9.8  Global Placement
.....................................................................................
.......................................................................................................................
.........................................................................................
...........................................
...................................................
..................................................................................
Phase 9.8  Global Placement (Checksum:ab36d1b2) REAL time: 1 mins 16 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ab36d1b2) REAL time: 1 mins 17 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:949472cb) REAL time: 2 mins 6 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:949472cb) REAL time: 2 mins 7 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:949472cb) REAL time: 2 mins 7 secs 

Total REAL time to Placer completion: 2 mins 8 secs 
Total CPU  time to Placer completion: 1 mins 9 secs 
Writing design to file top_ml410.ncd



Starting Router


Phase  1  : 16579 unrouted;      REAL time: 2 mins 13 secs 

Phase  2  : 15690 unrouted;      REAL time: 2 mins 14 secs 

Phase  3  : 7087 unrouted;      REAL time: 2 mins 21 secs 

Phase  4  : 7087 unrouted; (Setup:0, Hold:178, Component Switching Limit:0)     REAL time: 2 mins 32 secs 

Updating file: top_ml410.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:162, Component Switching Limit:0)     REAL time: 2 mins 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:162, Component Switching Limit:0)     REAL time: 2 mins 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:162, Component Switching Limit:0)     REAL time: 2 mins 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:162, Component Switching Limit:0)     REAL time: 2 mins 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 50 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 55 secs 
Total REAL time to Router completion: 2 mins 55 secs 
Total CPU time to Router completion: 1 mins 34 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|u1_plasma_top/clk_2x |              |      |      |            |             |
|                     |BUFGCTRL_X0Y30| No   |   64 |  0.543     |  2.940      |
+---------------------+--------------+------+------+------------+-------------+
|   u1_plasma_top/clk | BUFGCTRL_X0Y0| No   |  706 |  0.674     |  3.028      |
+---------------------+--------------+------+------+------------+-------------+
|DCM_AUTOCALIBRATION_ |              |      |      |            |             |
|u1_plasma_top/u0_clk |              |      |      |            |             |
|/DCM_BASE0/u1_plasma |              |      |      |            |             |
|_top/u0_clk/DCM_BASE |              |      |      |            |             |
|            0/CLKOUT |         Local|      |    6 |  0.018     |  0.415      |
+---------------------+--------------+------+------+------------+-------------+
|DCM_AUTOCALIBRATION_ |              |      |      |            |             |
|u1_plasma_top/u0_clk |              |      |      |            |             |
|/DCM_BASE0/u1_plasma |              |      |      |            |             |
|_top/u0_clk/DCM_BASE |              |      |      |            |             |
|         0/cd/CLK<1> |         Local|      |    2 |  0.000     |  0.402      |
+---------------------+--------------+------+------+------------+-------------+
|DCM_AUTOCALIBRATION_ |              |      |      |            |             |
|u1_plasma_top/u0_clk |              |      |      |            |             |
|/DCM_BASE0/u1_plasma |              |      |      |            |             |
|_top/u0_clk/DCM_BASE |              |      |      |            |             |
|           0/FASTCLK |         Local|      |    3 |  0.000     |  0.424      |
+---------------------+--------------+------+------+------------+-------------+
|DCM_AUTOCALIBRATION_ |              |      |      |            |             |
|u1_plasma_top/u0_clk |              |      |      |            |             |
|/DCM_BASE0/u1_plasma |              |      |      |            |             |
|_top/u0_clk/DCM_BASE |              |      |      |            |             |
|         0/cd/CLK<2> |         Local|      |    2 |  0.000     |  0.412      |
+---------------------+--------------+------+------+------------+-------------+
|DCM_AUTOCALIBRATION_ |              |      |      |            |             |
|u1_plasma_top/u0_clk |              |      |      |            |             |
|/DCM_BASE0/u1_plasma |              |      |      |            |             |
|_top/u0_clk/DCM_BASE |              |      |      |            |             |
|         0/cd/CLK<3> |         Local|      |    2 |  0.000     |  0.553      |
+---------------------+--------------+------+------+------------+-------------+
|DCM_AUTOCALIBRATION_ |              |      |      |            |             |
|u1_plasma_top/u0_clk |              |      |      |            |             |
|/DCM_BASE0/u1_plasma |              |      |      |            |             |
|_top/u0_clk/DCM_BASE |              |      |      |            |             |
|         0/cd/CLK<4> |         Local|      |    2 |  0.000     |  0.412      |
+---------------------+--------------+------+------+------------+-------------+
|DCM_AUTOCALIBRATION_ |              |      |      |            |             |
|u1_plasma_top/u0_clk |              |      |      |            |             |
|/DCM_BASE0/u1_plasma |              |      |      |            |             |
|_top/u0_clk/DCM_BASE |              |      |      |            |             |
|         0/cd/CLK<5> |         Local|      |    2 |  0.000     |  0.564      |
+---------------------+--------------+------+------+------------+-------------+
|DCM_AUTOCALIBRATION_ |              |      |      |            |             |
|u1_plasma_top/u0_clk |              |      |      |            |             |
|/DCM_BASE0/u1_plasma |              |      |      |            |             |
|_top/u0_clk/DCM_BASE |              |      |      |            |             |
|         0/cd/CLK<6> |         Local|      |    2 |  0.000     |  0.438      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasm | SETUP       |     0.977ns|    23.308ns|       0|           0
  a_top_u0_clk_clk_2x_bufg_in * 2 PHASE     | HOLD        |     0.410ns|            |       0|           0
       0.31 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_board_clk = PERIOD TIMEGRP "board_clk" | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
   10 ns HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u1_plasma_top_u0_clk_clk_2x_bufg_in =  | SETUP       |     3.365ns|     5.553ns|       0|           0
  PERIOD TIMEGRP         "u1_plasma_top_u0_ | HOLD        |     1.383ns|            |       0|           0
  clk_clk_2x_bufg_in" TS_board_clk / 0.7916 |             |            |            |        |            
  66667 HIGH         50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.226ns|            0|            0|            0|     62596809|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      5.553ns|     11.654ns|            0|            0|          117|     62596692|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     23.308ns|          N/A|            0|            0|     62596692|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 19 secs 
Total CPU time to PAR completion: 1 mins 48 secs 

Peak Memory Usage:  890 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 38
Number of info messages: 1

Writing design to file top_ml410.ncd



PAR done!
