SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/signed_comparator.sv
TOPLEVEL        = signed_unsigned_comparator
MODULE          = test_signed_comparator
PYTHONPATH      = /src
HASH            = 1-design-a-5-bit-signed-comparator