<profile>

<section name = "Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2'" level="0">
<item name = "Date">Fri Oct 17 00:26:09 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">dut.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 8.546 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 4294967235, 25.637 ns, 36.703 sec, 2, 4294967234, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_51_1_VITIS_LOOP_52_2">1, 4294967233, 3, 2, 1, 0 ~ 2147483616, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 102, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 730, 178, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 95, -</column>
<column name="Register">-, -, 229, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="add_31ns_31ns_31_2_1_U2">add_31ns_31ns_31_2_1, 0, 0, 143, 35, 0</column>
<column name="add_32ns_32ns_32_1_1_U6">add_32ns_32ns_32_1_1, 0, 1, 0, 0, 0</column>
<column name="add_32ns_32ns_32_2_1_U3">add_32ns_32ns_32_2_1, 0, 0, 148, 36, 0</column>
<column name="add_32ns_32ns_32_2_1_U5">add_32ns_32ns_32_2_1, 0, 0, 148, 36, 0</column>
<column name="icmp_31ns_31ns_1_2_1_U1">icmp_31ns_31ns_1_2_1, 0, 0, 143, 35, 0</column>
<column name="icmp_32ns_32ns_1_2_1_U4">icmp_32ns_32ns_1_2_1, 0, 0, 148, 36, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_275">and, 0, 0, 2, 1, 1</column>
<column name="select_ln50_fu_172_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln51_1_fu_186_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln51_fu_179_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 31, 62</column>
<column name="cnt_1_fu_58">9, 2, 32, 64</column>
<column name="cnt_fu_66">9, 2, 32, 64</column>
<column name="in_s_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_70">9, 2, 31, 62</column>
<column name="indvars_iv16_i_fu_62">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cnt_1_fu_58">32, 0, 32, 0</column>
<column name="cnt_1_load_reg_266">32, 0, 32, 0</column>
<column name="cnt_fu_66">32, 0, 32, 0</column>
<column name="cnt_load_reg_279">32, 0, 32, 0</column>
<column name="indvar_flatten_fu_70">31, 0, 31, 0</column>
<column name="indvars_iv16_i_fu_62">32, 0, 32, 0</column>
<column name="indvars_iv16_i_load_reg_272">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2, return value</column>
<column name="zext_ln28">in, 31, ap_none, zext_ln28, scalar</column>
<column name="in_s_TDATA">in, 32, axis, in_s_V_data_V, pointer</column>
<column name="in_s_TVALID">in, 1, axis, in_s_V_data_V, pointer</column>
<column name="in_s_TREADY">out, 1, axis, in_s_V_last_V, pointer</column>
<column name="in_s_TLAST">in, 1, axis, in_s_V_last_V, pointer</column>
<column name="in_s_TKEEP">in, 4, axis, in_s_V_keep_V, pointer</column>
<column name="in_s_TSTRB">in, 4, axis, in_s_V_strb_V, pointer</column>
<column name="mm_address0">out, 9, ap_memory, mm, array</column>
<column name="mm_ce0">out, 1, ap_memory, mm, array</column>
<column name="mm_we0">out, 1, ap_memory, mm, array</column>
<column name="mm_d0">out, 32, ap_memory, mm, array</column>
</table>
</item>
</section>
</profile>
