// Seed: 414669254
module module_0 (
    id_1
);
  output wire id_1;
  always id_1 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    output tri id_6,
    output wor id_7,
    input uwire id_8
);
  bit id_10;
  tri id_11, id_12, id_13;
  assign id_1 = 1;
  wire id_14;
  assign id_11 = 1;
  module_0 modCall_1 (id_14);
  wire id_15;
  always id_10 <= -1'b0;
  wire id_16;
endmodule
