Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jan 21 17:39:02 2026
| Host         : woong-Super-Server running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  151         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.186        0.000                      0                 2988        0.122        0.000                      0                 2988        5.500        0.000                       0                  1833  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.186        0.000                      0                 2988        0.122        0.000                      0                 2988        5.500        0.000                       0                  1833  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 5.424ns (55.128%)  route 4.415ns (44.872%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y114        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, routed)          1.770     3.261    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.124     3.385 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44/O
                         net (fo=1, routed)           0.000     3.385    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.935 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000     3.935    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.269 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_43/O[1]
                         net (fo=1, routed)           0.470     4.739    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_i1730_7_fu_3475_p2[5]
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.303     5.042 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27/O
                         net (fo=1, routed)           0.000     5.042    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.682 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_13/O[3]
                         net (fo=2, routed)           0.757     6.440    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_11_fu_3559_p1[7]
    SLICE_X60Y111        LUT2 (Prop_lut2_I0_O)        0.306     6.746 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14/O
                         net (fo=1, routed)           0.000     6.746    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.147 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12/O[1]
                         net (fo=2, routed)           0.828     8.309    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[9]
    SLICE_X58Y112        LUT2 (Prop_lut2_I0_O)        0.303     8.612 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15/O
                         net (fo=1, routed)           0.000     8.612    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.190 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4/O[2]
                         net (fo=2, routed)           0.589     9.779    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[10]
    SLICE_X54Y113        LUT2 (Prop_lut2_I0_O)        0.301    10.080 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8/O
                         net (fo=1, routed)           0.000    10.080    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.593 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.812 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.812    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[17]
    SLICE_X54Y114        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y114        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X54Y114        FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 5.300ns (54.555%)  route 4.415ns (45.445%))
  Logic Levels:           12  (CARRY4=7 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y114        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, routed)          1.770     3.261    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.124     3.385 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44/O
                         net (fo=1, routed)           0.000     3.385    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.935 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000     3.935    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.269 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_43/O[1]
                         net (fo=1, routed)           0.470     4.739    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_i1730_7_fu_3475_p2[5]
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.303     5.042 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27/O
                         net (fo=1, routed)           0.000     5.042    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.682 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_13/O[3]
                         net (fo=2, routed)           0.757     6.440    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_11_fu_3559_p1[7]
    SLICE_X60Y111        LUT2 (Prop_lut2_I0_O)        0.306     6.746 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14/O
                         net (fo=1, routed)           0.000     6.746    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.147 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12/O[1]
                         net (fo=2, routed)           0.828     8.309    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[9]
    SLICE_X58Y112        LUT2 (Prop_lut2_I0_O)        0.303     8.612 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15/O
                         net (fo=1, routed)           0.000     8.612    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.190 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4/O[2]
                         net (fo=2, routed)           0.589     9.779    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[10]
    SLICE_X54Y113        LUT2 (Prop_lut2_I0_O)        0.301    10.080 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8/O
                         net (fo=1, routed)           0.000    10.080    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.688 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.688    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[16]
    SLICE_X54Y113        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y113        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X54Y113        FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 5.236ns (54.254%)  route 4.415ns (45.746%))
  Logic Levels:           12  (CARRY4=7 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y114        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, routed)          1.770     3.261    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.124     3.385 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44/O
                         net (fo=1, routed)           0.000     3.385    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.935 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000     3.935    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.269 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_43/O[1]
                         net (fo=1, routed)           0.470     4.739    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_i1730_7_fu_3475_p2[5]
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.303     5.042 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27/O
                         net (fo=1, routed)           0.000     5.042    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.682 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_13/O[3]
                         net (fo=2, routed)           0.757     6.440    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_11_fu_3559_p1[7]
    SLICE_X60Y111        LUT2 (Prop_lut2_I0_O)        0.306     6.746 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14/O
                         net (fo=1, routed)           0.000     6.746    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.147 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12/O[1]
                         net (fo=2, routed)           0.828     8.309    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[9]
    SLICE_X58Y112        LUT2 (Prop_lut2_I0_O)        0.303     8.612 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15/O
                         net (fo=1, routed)           0.000     8.612    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.190 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4/O[2]
                         net (fo=2, routed)           0.589     9.779    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[10]
    SLICE_X54Y113        LUT2 (Prop_lut2_I0_O)        0.301    10.080 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8/O
                         net (fo=1, routed)           0.000    10.080    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.624 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.624    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[15]
    SLICE_X54Y113        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y113        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X54Y113        FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 5.119ns (53.692%)  route 4.415ns (46.308%))
  Logic Levels:           12  (CARRY4=7 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y114        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, routed)          1.770     3.261    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.124     3.385 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44/O
                         net (fo=1, routed)           0.000     3.385    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.935 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000     3.935    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.269 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_43/O[1]
                         net (fo=1, routed)           0.470     4.739    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_i1730_7_fu_3475_p2[5]
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.303     5.042 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27/O
                         net (fo=1, routed)           0.000     5.042    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.682 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_13/O[3]
                         net (fo=2, routed)           0.757     6.440    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_11_fu_3559_p1[7]
    SLICE_X60Y111        LUT2 (Prop_lut2_I0_O)        0.306     6.746 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14/O
                         net (fo=1, routed)           0.000     6.746    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.147 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12/O[1]
                         net (fo=2, routed)           0.828     8.309    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[9]
    SLICE_X58Y112        LUT2 (Prop_lut2_I0_O)        0.303     8.612 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15/O
                         net (fo=1, routed)           0.000     8.612    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.190 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4/O[2]
                         net (fo=2, routed)           0.589     9.779    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[10]
    SLICE_X54Y113        LUT2 (Prop_lut2_I0_O)        0.301    10.080 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8/O
                         net (fo=1, routed)           0.000    10.080    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.507 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.507    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[14]
    SLICE_X54Y113        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y113        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X54Y113        FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 4.944ns (52.826%)  route 4.415ns (47.174%))
  Logic Levels:           12  (CARRY4=7 LUT2=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y114        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, routed)          1.770     3.261    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.124     3.385 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44/O
                         net (fo=1, routed)           0.000     3.385    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.935 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000     3.935    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.269 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_43/O[1]
                         net (fo=1, routed)           0.470     4.739    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_i1730_7_fu_3475_p2[5]
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.303     5.042 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27/O
                         net (fo=1, routed)           0.000     5.042    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_27_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.682 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_13/O[3]
                         net (fo=2, routed)           0.757     6.440    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_11_fu_3559_p1[7]
    SLICE_X60Y111        LUT2 (Prop_lut2_I0_O)        0.306     6.746 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14/O
                         net (fo=1, routed)           0.000     6.746    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.147 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12/O[1]
                         net (fo=2, routed)           0.828     8.309    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[9]
    SLICE_X58Y112        LUT2 (Prop_lut2_I0_O)        0.303     8.612 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15/O
                         net (fo=1, routed)           0.000     8.612    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.190 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4/O[2]
                         net (fo=2, routed)           0.589     9.779    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[10]
    SLICE_X54Y113        LUT2 (Prop_lut2_I0_O)        0.301    10.080 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8/O
                         net (fo=1, routed)           0.000    10.080    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_8_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.332 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.332    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[13]
    SLICE_X54Y113        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y113        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X54Y113        FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1160_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln146_7_reg_4490_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 4.735ns (51.788%)  route 4.408ns (48.212%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y107        FDRE                                         r  bd_0_i/hls_inst/inst/reg_1160_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/reg_1160_reg[1]/Q
                         net (fo=15, routed)          1.130     2.581    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/Q[1]
    SLICE_X32Y106        LUT4 (Prop_lut4_I1_O)        0.329     2.910 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry_i_2__0/O
                         net (fo=1, routed)           0.584     3.493    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry_i_2__0_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628     4.121 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.121    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.444 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry__0/O[1]
                         net (fo=2, routed)           0.803     5.248    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry__0_n_6
    SLICE_X30Y104        LUT2 (Prop_lut2_I1_O)        0.335     5.583 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_i_1/O
                         net (fo=2, routed)           0.822     6.405    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_i_1_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.331     6.736 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_i_4/O
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_i_4_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.112 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.331 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry__0/O[0]
                         net (fo=3, routed)           0.742     8.073    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry__0_n_7
    SLICE_X26Y102        LUT2 (Prop_lut2_I0_O)        0.295     8.368 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490[9]_i_5/O
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490[9]_i_5_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.744 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490_reg[9]_i_2_n_0
    SLICE_X26Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.998 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490_reg[9]_i_9/CO[0]
                         net (fo=1, routed)           0.327     9.325    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490_reg[9]_i_9_n_3
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.367     9.692 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490[9]_i_3/O
                         net (fo=1, routed)           0.000     9.692    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490[9]_i_3_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.116 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.116    bd_0_i/hls_inst/inst/add_ln146_7_fu_1550_p2[9]
    SLICE_X28Y102        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln146_7_reg_4490_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y102        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln146_7_reg_4490_reg[9]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.062    12.951    bd_0_i/hls_inst/inst/add_ln146_7_reg_4490_reg[9]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1160_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln146_7_reg_4490_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 4.500ns (49.828%)  route 4.531ns (50.172%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y107        FDRE                                         r  bd_0_i/hls_inst/inst/reg_1160_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/reg_1160_reg[1]/Q
                         net (fo=15, routed)          1.130     2.581    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/Q[1]
    SLICE_X32Y106        LUT4 (Prop_lut4_I1_O)        0.329     2.910 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry_i_2__0/O
                         net (fo=1, routed)           0.584     3.493    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry_i_2__0_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628     4.121 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.121    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.444 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry__0/O[1]
                         net (fo=2, routed)           0.803     5.248    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__0_carry__0_n_6
    SLICE_X30Y104        LUT2 (Prop_lut2_I1_O)        0.335     5.583 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_i_1/O
                         net (fo=2, routed)           0.822     6.405    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_i_1_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.331     6.736 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_i_4/O
                         net (fo=1, routed)           0.000     6.736    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_i_4_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.112 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.331 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry__0/O[0]
                         net (fo=3, routed)           0.742     8.073    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/tmp_product__35_carry__0_n_7
    SLICE_X26Y102        LUT2 (Prop_lut2_I0_O)        0.295     8.368 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490[9]_i_5/O
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490[9]_i_5_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.623 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490_reg[9]_i_2/O[3]
                         net (fo=3, routed)           0.450     9.073    bd_0_i/hls_inst/inst/mul_4s_3s_7_1_1_U12/sext_ln146_3_fu_1546_p1[4]
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.307     9.380 r  bd_0_i/hls_inst/inst/mul_4s_3s_7_1_1_U12/add_ln146_7_reg_4490[7]_i_4/O
                         net (fo=1, routed)           0.000     9.380    bd_0_i/hls_inst/inst/mul_4s_3s_7_1_1_U12/add_ln146_7_reg_4490[7]_i_4_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.781 r  bd_0_i/hls_inst/inst/mul_4s_3s_7_1_1_U12/add_ln146_7_reg_4490_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/CO[0]
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.004 r  bd_0_i/hls_inst/inst/mul_8s_8s_8_1_1_U11/add_ln146_7_reg_4490_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.004    bd_0_i/hls_inst/inst/add_ln146_7_fu_1550_p2[8]
    SLICE_X28Y102        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln146_7_reg_4490_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y102        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln146_7_reg_4490_reg[8]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.062    12.951    bd_0_i/hls_inst/inst/add_ln146_7_reg_4490_reg[8]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 4.567ns (50.884%)  route 4.408ns (49.116%))
  Logic Levels:           10  (CARRY4=6 LUT2=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y114        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, routed)          1.770     3.261    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.124     3.385 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44/O
                         net (fo=1, routed)           0.000     3.385    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.965 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29/O[2]
                         net (fo=1, routed)           0.437     4.402    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_i1730_7_fu_3475_p2[2]
    SLICE_X61Y108        LUT2 (Prop_lut2_I1_O)        0.302     4.704 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_15/O
                         net (fo=1, routed)           0.000     4.704    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_15_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.056 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_7/O[3]
                         net (fo=2, routed)           0.784     5.840    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_11_fu_3559_p1[3]
    SLICE_X60Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     6.407 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.407    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/O[1]
                         net (fo=2, routed)           0.828     7.569    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[5]
    SLICE_X58Y111        LUT2 (Prop_lut2_I0_O)        0.303     7.872 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10/O
                         net (fo=1, routed)           0.000     7.872    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.450 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.589     9.039    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[6]
    SLICE_X54Y112        LUT2 (Prop_lut2_I0_O)        0.301     9.340 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_6/O
                         net (fo=1, routed)           0.000     9.340    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_6_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.948 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.948    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[12]
    SLICE_X54Y112        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y112        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[12]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[12]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.561ns (41.659%)  route 4.987ns (58.341%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y116        FDRE                                         r  bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_i5077_phi_cast_reg_4891_reg[4]/Q
                         net (fo=3, routed)           0.921     2.350    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/Q[4]
    SLICE_X49Y117        LUT2 (Prop_lut2_I0_O)        0.124     2.474 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[6]_i_3/O
                         net (fo=1, routed)           0.000     2.474    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[6]_i_3_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.024 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     4.122    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     4.272 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     4.944    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     5.270 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.270    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.646 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.969 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     6.944    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     7.278 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.369     7.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y120        LUT5 (Prop_lut5_I4_O)        0.326     7.973 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1_i_3/O
                         net (fo=1, routed)           0.482     8.455    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1_i_3_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596     9.051 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[2]
                         net (fo=2, routed)           0.470     9.521    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_1
    SLICE_X49Y119        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y119        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X49Y119        FDRE (Setup_fdre_C_D)       -0.258    12.631    bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 4.503ns (50.531%)  route 4.408ns (49.469%))
  Logic Levels:           10  (CARRY4=6 LUT2=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y114        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/Q
                         net (fo=17, routed)          1.770     3.261    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_34_0[1]
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.124     3.385 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44/O
                         net (fo=1, routed)           0.000     3.385    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_44_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.965 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_29/O[2]
                         net (fo=1, routed)           0.437     4.402    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_i1730_7_fu_3475_p2[2]
    SLICE_X61Y108        LUT2 (Prop_lut2_I1_O)        0.302     4.704 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_15/O
                         net (fo=1, routed)           0.000     4.704    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_15_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.056 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_7/O[3]
                         net (fo=2, routed)           0.784     5.840    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_11_fu_3559_p1[3]
    SLICE_X60Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     6.407 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.407    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7/O[1]
                         net (fo=2, routed)           0.828     7.569    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/sext_ln225_12_fu_3569_p1[5]
    SLICE_X58Y111        LUT2 (Prop_lut2_I0_O)        0.303     7.872 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10/O
                         net (fo=1, routed)           0.000     7.872    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.450 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.589     9.039    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln225_6_fu_3573_p2[6]
    SLICE_X54Y112        LUT2 (Prop_lut2_I0_O)        0.301     9.340 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_6/O
                         net (fo=1, routed)           0.000     9.340    bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_6_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.884 r  bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.884    bd_0_i/hls_inst/inst/add_ln231_8_fu_3628_p2[11]
    SLICE_X54Y112        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924    12.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y112        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[11]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)        0.109    12.998    bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[11]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  3.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/m28_reg_4410_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/m28_reg_4410_pp0_iter2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/m28_reg_4410_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/m28_reg_4410_reg[1]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/m28_reg_4410[1]
    SLICE_X26Y101        FDRE                                         r  bd_0_i/hls_inst/inst/m28_reg_4410_pp0_iter2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y101        FDRE                                         r  bd_0_i/hls_inst/inst/m28_reg_4410_pp0_iter2_reg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y101        FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/m28_reg_4410_pp0_iter2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/m62_reg_5024_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln181_reg_5480_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (59.880%)  route 0.094ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y108        FDRE                                         r  bd_0_i/hls_inst/inst/m62_reg_5024_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/m62_reg_5024_reg[3]/Q
                         net (fo=4, routed)           0.094     0.646    bd_0_i/hls_inst/inst/mul_i3908_lcssa_phi_fu_346[3]
    SLICE_X36Y108        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln181_reg_5480_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y108        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln181_reg_5480_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y108        FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/trunc_ln181_reg_5480_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/m16_reg_4688_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/m16_2_fu_310_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y113        FDRE                                         r  bd_0_i/hls_inst/inst/m16_reg_4688_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/m16_reg_4688_reg[7]/Q
                         net (fo=1, routed)           0.089     0.640    bd_0_i/hls_inst/inst/m16_reg_4688[7]
    SLICE_X30Y113        LUT3 (Prop_lut3_I2_O)        0.045     0.685 r  bd_0_i/hls_inst/inst/m16_2_fu_310[7]_i_1/O
                         net (fo=1, routed)           0.000     0.685    bd_0_i/hls_inst/inst/m16_2_fu_310[7]_i_1_n_0
    SLICE_X30Y113        FDRE                                         r  bd_0_i/hls_inst/inst/m16_2_fu_310_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y113        FDRE                                         r  bd_0_i/hls_inst/inst/m16_2_fu_310_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y113        FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/m16_2_fu_310_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_i5426_phi_fu_230_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_i5426_phi_load_reg_4510_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y107        FDRE                                         r  bd_0_i/hls_inst/inst/add_i5426_phi_fu_230_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_i5426_phi_fu_230_reg[1]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/add_i5426_phi_fu_230_reg[0]
    SLICE_X39Y106        FDRE                                         r  bd_0_i/hls_inst/inst/add_i5426_phi_load_reg_4510_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y106        FDRE                                         r  bd_0_i/hls_inst/inst/add_i5426_phi_load_reg_4510_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/add_i5426_phi_load_reg_4510_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_n3_1_reg_1097_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln167_reg_4974_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_n3_1_reg_1097_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/i_n3_1_reg_1097_reg[0]/Q
                         net (fo=13, routed)          0.103     0.654    bd_0_i/hls_inst/inst/i_n3_1_reg_1097_reg_n_0_[0]
    SLICE_X36Y121        LUT2 (Prop_lut2_I1_O)        0.045     0.699 r  bd_0_i/hls_inst/inst/add_ln167_reg_4974[1]_i_1/O
                         net (fo=1, routed)           0.000     0.699    bd_0_i/hls_inst/inst/add_ln167_fu_2439_p2[1]
    SLICE_X36Y121        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln167_reg_4974_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y121        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln167_reg_4974_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y121        FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/add_ln167_reg_4974_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_i5426_phi_fu_230_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_i5426_phi_load_reg_4510_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y107        FDRE                                         r  bd_0_i/hls_inst/inst/add_i5426_phi_fu_230_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_i5426_phi_fu_230_reg[2]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/add_i5426_phi_fu_230_reg[1]
    SLICE_X39Y106        FDRE                                         r  bd_0_i/hls_inst/inst/add_i5426_phi_load_reg_4510_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y106        FDRE                                         r  bd_0_i/hls_inst/inst/add_i5426_phi_load_reg_4510_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/add_i5426_phi_load_reg_4510_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/indvar_flatten6_fu_382_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten6_fu_382_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y123        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten6_fu_382_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/indvar_flatten6_fu_382_reg[0]/Q
                         net (fo=8, routed)           0.079     0.631    bd_0_i/hls_inst/inst/indvar_flatten6_fu_382_reg[0]
    SLICE_X48Y123        LUT6 (Prop_lut6_I2_O)        0.045     0.676 r  bd_0_i/hls_inst/inst/indvar_flatten6_fu_382[5]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/inst/add_ln188_fu_2749_p2[5]
    SLICE_X48Y123        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten6_fu_382_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y123        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten6_fu_382_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y123        FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/indvar_flatten6_fu_382_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_scalar_load_6_cast122_reg_4966_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y110        FDRE                                         r  bd_0_i/hls_inst/inst/in_scalar_load_6_cast122_reg_4966_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/in_scalar_load_6_cast122_reg_4966_reg[3]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/a_reg_reg[7]_0[3]
    SLICE_X47Y109        FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/ap_clk
    SLICE_X47Y109        FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/a_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y109        FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln159_reg_4747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_n2_1_reg_1086_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y123        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln159_reg_4747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/add_ln159_reg_4747_reg[3]/Q
                         net (fo=1, routed)           0.059     0.597    bd_0_i/hls_inst/inst/add_ln159_reg_4747[3]
    SLICE_X32Y123        FDRE                                         r  bd_0_i/hls_inst/inst/i_n2_1_reg_1086_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y123        FDRE                                         r  bd_0_i/hls_inst/inst/i_n2_1_reg_1086_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y123        FDRE (Hold_fdre_C_D)         0.010     0.442    bd_0_i/hls_inst/inst/i_n2_1_reg_1086_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/phi_ln119_fu_286_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            bd_0_i/hls_inst/inst/m73_cast_reg_4911_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.321%)  route 0.061ns (22.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y105        FDRE                                         r  bd_0_i/hls_inst/inst/phi_ln119_fu_286_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/phi_ln119_fu_286_reg[1]/Q
                         net (fo=4, routed)           0.061     0.635    bd_0_i/hls_inst/inst/phi_ln119_fu_286[1]
    SLICE_X39Y105        LUT6 (Prop_lut6_I3_O)        0.045     0.680 r  bd_0_i/hls_inst/inst/m73_cast_reg_4911[2]_i_1/O
                         net (fo=1, routed)           0.000     0.680    bd_0_i/hls_inst/inst/m73_cast_fu_2340_p1[2]
    SLICE_X39Y105        FDRE                                         r  bd_0_i/hls_inst/inst/m73_cast_reg_4911_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y105        FDRE                                         r  bd_0_i/hls_inst/inst/m73_cast_reg_4911_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y105        FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/m73_cast_reg_4911_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X51Y105  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X41Y104  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X41Y104  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X41Y104  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X41Y104  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X41Y105  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X41Y105  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X51Y105  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X51Y105  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y104  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y104  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X52Y108  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X51Y105  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X51Y105  bd_0_i/hls_inst/inst/add_i2039_phi_fu_358_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y104  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y104  bd_0_i/hls_inst/inst/add_i2636_phi_fu_362_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X28Y122        LUT2 (Prop_lut2_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.096    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            in_scalar_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.092ns  (logic 0.146ns (6.979%)  route 1.946ns (93.021%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X30Y121        LUT4 (Prop_lut4_I1_O)        0.146     1.119 r  bd_0_i/hls_inst/inst/in_scalar_ce1_INST_0/O
                         net (fo=0)                   0.973     2.092    in_scalar_ce1
                                                                      r  in_scalar_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            in_scalar_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X30Y121        LUT5 (Prop_lut5_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/in_scalar_ce0_INST_0/O
                         net (fo=0)                   0.973     2.070    in_scalar_ce0
                                                                      r  in_scalar_ce0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            in_scalar_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.044ns (5.091%)  route 0.820ns (94.909%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X30Y121        LUT4 (Prop_lut4_I1_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/in_scalar_ce1_INST_0/O
                         net (fo=0)                   0.410     0.864    in_scalar_ce1
                                                                      r  in_scalar_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            in_scalar_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X30Y121        LUT5 (Prop_lut5_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/in_scalar_ce0_INST_0/O
                         net (fo=0)                   0.410     0.865    in_scalar_ce0
                                                                      r  in_scalar_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.046ns (5.310%)  route 0.820ns (94.690%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X28Y122        LUT2 (Prop_lut2_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.866    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_n1_1_fu_294_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_0_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.094ns  (logic 1.164ns (22.849%)  route 3.930ns (77.151%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/inst/i_n1_1_fu_294_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_n1_1_fu_294_reg[0]/Q
                         net (fo=10, routed)          0.894     2.385    bd_0_i/hls_inst/inst/i_n1_1_fu_294[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.152     2.537 f  bd_0_i/hls_inst/inst/in_data_6_address0[3]_INST_0_i_2/O
                         net (fo=3, routed)           1.245     3.782    bd_0_i/hls_inst/inst/in_data_6_address0[3]_INST_0_i_2_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I1_O)        0.348     4.130 f  bd_0_i/hls_inst/inst/in_data_0_address0[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     4.948    bd_0_i/hls_inst/inst/in_data_0_address0[3]_INST_0_i_1_n_0
    SLICE_X38Y121        LUT5 (Prop_lut5_I0_O)        0.146     5.094 r  bd_0_i/hls_inst/inst/in_data_0_address0[3]_INST_0/O
                         net (fo=0)                   0.973     6.067    in_data_0_address0[3]
                                                                      r  in_data_0_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_10_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.059ns  (logic 1.030ns (20.358%)  route 4.029ns (79.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/Q
                         net (fo=28, routed)          1.857     3.348    bd_0_i/hls_inst/inst/ap_CS_fsm_state34
    SLICE_X39Y121        LUT4 (Prop_lut4_I1_O)        0.152     3.500 f  bd_0_i/hls_inst/inst/in_data_8_ce0_INST_0_i_1/O
                         net (fo=4, routed)           1.200     4.699    bd_0_i/hls_inst/inst/in_data_8_ce0_INST_0_i_1_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I3_O)        0.360     5.059 r  bd_0_i/hls_inst/inst/in_data_10_ce0_INST_0/O
                         net (fo=0)                   0.973     6.032    in_data_10_ce0
                                                                      r  in_data_10_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_8_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.912ns  (logic 0.994ns (20.237%)  route 3.918ns (79.763%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=44, routed)          1.881     3.273    bd_0_i/hls_inst/inst/ap_CS_fsm_state11
    SLICE_X40Y122        LUT5 (Prop_lut5_I4_O)        0.299     3.572 r  bd_0_i/hls_inst/inst/in_data_0_address0[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.159     3.731    bd_0_i/hls_inst/inst/in_data_0_address0[1]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124     3.855 f  bd_0_i/hls_inst/inst/in_data_0_address0[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.905     4.760    bd_0_i/hls_inst/inst/in_data_0_address0[1]_INST_0_i_1_n_0
    SLICE_X40Y122        LUT5 (Prop_lut5_I0_O)        0.152     4.912 r  bd_0_i/hls_inst/inst/in_data_8_address0[1]_INST_0/O
                         net (fo=0)                   0.973     5.885    in_data_8_address0[1]
                                                                      r  in_data_8_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_14_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.878ns  (logic 0.966ns (19.804%)  route 3.912ns (80.196%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=44, routed)          1.573     2.965    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X36Y122        LUT5 (Prop_lut5_I2_O)        0.299     3.264 f  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.933     4.197    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[1]_INST_0_i_2_n_0
    SLICE_X43Y122        LUT6 (Prop_lut6_I1_O)        0.124     4.321 f  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     4.754    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[1]_INST_0_i_1_n_0
    SLICE_X43Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.878 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[1]_INST_0/O
                         net (fo=0)                   0.973     5.851    in_data_14_address0[1]
                                                                      r  in_data_14_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_n1_1_fu_294_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_8_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.842ns  (logic 1.142ns (23.584%)  route 3.700ns (76.416%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/inst/i_n1_1_fu_294_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_n1_1_fu_294_reg[0]/Q
                         net (fo=10, routed)          0.894     2.385    bd_0_i/hls_inst/inst/i_n1_1_fu_294[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.152     2.537 f  bd_0_i/hls_inst/inst/in_data_6_address0[3]_INST_0_i_2/O
                         net (fo=3, routed)           1.245     3.782    bd_0_i/hls_inst/inst/in_data_6_address0[3]_INST_0_i_2_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I1_O)        0.348     4.130 f  bd_0_i/hls_inst/inst/in_data_0_address0[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.588     4.718    bd_0_i/hls_inst/inst/in_data_0_address0[3]_INST_0_i_1_n_0
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124     4.842 r  bd_0_i/hls_inst/inst/in_data_8_address0[3]_INST_0/O
                         net (fo=0)                   0.973     5.815    in_data_8_address0[3]
                                                                      r  in_data_8_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_8_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 1.002ns (20.699%)  route 3.839ns (79.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/Q
                         net (fo=28, routed)          1.857     3.348    bd_0_i/hls_inst/inst/ap_CS_fsm_state34
    SLICE_X39Y121        LUT4 (Prop_lut4_I1_O)        0.152     3.500 f  bd_0_i/hls_inst/inst/in_data_8_ce0_INST_0_i_1/O
                         net (fo=4, routed)           1.009     4.509    bd_0_i/hls_inst/inst/in_data_8_ce0_INST_0_i_1_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.332     4.841 r  bd_0_i/hls_inst/inst/in_data_8_ce0_INST_0/O
                         net (fo=0)                   0.973     5.814    in_data_8_ce0
                                                                      r  in_data_8_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_14_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.715ns  (logic 0.966ns (20.486%)  route 3.749ns (79.514%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=44, routed)          1.508     2.900    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X36Y122        LUT5 (Prop_lut5_I1_O)        0.299     3.199 f  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.774     3.973    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[0]_INST_0_i_2_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I1_O)        0.124     4.097 f  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.494     4.591    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[0]_INST_0_i_1_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U/in_data_14_address0[0]_INST_0/O
                         net (fo=0)                   0.973     5.688    in_data_14_address0[0]
                                                                      r  in_data_14_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_0_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 0.966ns (20.533%)  route 3.739ns (79.467%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=44, routed)          1.881     3.273    bd_0_i/hls_inst/inst/ap_CS_fsm_state11
    SLICE_X40Y122        LUT5 (Prop_lut5_I4_O)        0.299     3.572 r  bd_0_i/hls_inst/inst/in_data_0_address0[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.159     3.731    bd_0_i/hls_inst/inst/in_data_0_address0[1]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124     3.855 f  bd_0_i/hls_inst/inst/in_data_0_address0[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.726     4.581    bd_0_i/hls_inst/inst/in_data_0_address0[1]_INST_0_i_1_n_0
    SLICE_X41Y122        LUT5 (Prop_lut5_I2_O)        0.124     4.705 r  bd_0_i/hls_inst/inst/in_data_0_address0[1]_INST_0/O
                         net (fo=0)                   0.973     5.678    in_data_0_address0[1]
                                                                      r  in_data_0_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_10_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 1.002ns (21.490%)  route 3.661ns (78.510%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/Q
                         net (fo=28, routed)          1.857     3.348    bd_0_i/hls_inst/inst/ap_CS_fsm_state34
    SLICE_X39Y121        LUT4 (Prop_lut4_I1_O)        0.152     3.500 r  bd_0_i/hls_inst/inst/in_data_8_ce0_INST_0_i_1/O
                         net (fo=4, routed)           0.831     4.331    bd_0_i/hls_inst/inst/in_data_8_ce0_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I0_O)        0.332     4.663 r  bd_0_i/hls_inst/inst/in_data_10_address0[3]_INST_0/O
                         net (fo=0)                   0.973     5.636    in_data_10_address0[3]
                                                                      r  in_data_10_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            in_data_8_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.642ns  (logic 0.992ns (21.370%)  route 3.650ns (78.630%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=44, routed)          1.273     2.665    bd_0_i/hls_inst/inst/ap_CS_fsm_state11
    SLICE_X38Y122        LUT5 (Prop_lut5_I1_O)        0.299     2.964 r  bd_0_i/hls_inst/inst/in_data_0_address0[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     3.634    bd_0_i/hls_inst/inst/in_data_0_address0[2]_INST_0_i_2_n_0
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.124     3.758 r  bd_0_i/hls_inst/inst/in_data_0_address0[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.734     4.492    bd_0_i/hls_inst/inst/in_data_0_address0[2]_INST_0_i_1_n_0
    SLICE_X39Y121        LUT5 (Prop_lut5_I1_O)        0.150     4.642 r  bd_0_i/hls_inst/inst/in_data_8_address0[2]_INST_0/O
                         net (fo=0)                   0.973     5.615    in_data_8_address0[2]
                                                                      r  in_data_8_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[0]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_0[0]
                                                                      r  out_data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[1]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_0[1]
                                                                      r  out_data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[2]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_0[2]
                                                                      r  out_data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[3]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_0[3]
                                                                      r  out_data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[4]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_0[4]
                                                                      r  out_data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[5]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_0[5]
                                                                      r  out_data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[6]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_0[6]
                                                                      r  out_data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[7]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_0[7]
                                                                      r  out_data_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[8]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_1[0]
                                                                      r  out_data_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            out_data_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/ap_clk
    SLICE_X44Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_case_9_Pipeline_L_s4_1_fu_1108/m16_fu_66_reg[9]/Q
                         net (fo=1, unset)            0.410     0.961    out_data_1[1]
                                                                      r  out_data_1[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           563 Endpoints
Min Delay           563 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.258ns  (logic 3.219ns (38.979%)  route 5.039ns (61.021%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     2.859    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.009 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     3.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     4.007 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     4.007    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.383    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.706 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     5.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     6.015 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.369     6.385    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y120        LUT5 (Prop_lut5_I4_O)        0.326     6.711 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1_i_3/O
                         net (fo=1, routed)           0.482     7.192    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1_i_3_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596     7.788 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[2]
                         net (fo=2, routed)           0.470     8.258    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_1
    SLICE_X49Y119        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y119        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[13]/C

Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.171ns  (logic 3.231ns (39.541%)  route 4.940ns (60.459%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     2.859    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.009 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     3.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     4.007 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     4.007    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.383    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.706 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     5.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     6.015 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.604     6.619    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I1_O)        0.326     6.945 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.945    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.321 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.553 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[0]
                         net (fo=2, routed)           0.618     8.171    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_3
    SLICE_X53Y118        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y118        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[11]/C

Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.147ns  (logic 3.336ns (40.946%)  route 4.811ns (59.054%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     2.859    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.009 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     3.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     4.007 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     4.007    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.383    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.706 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     5.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     6.015 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.604     6.619    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I1_O)        0.326     6.945 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.945    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.321 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.658 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[1]
                         net (fo=2, routed)           0.489     8.147    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_2
    SLICE_X49Y119        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y119        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[12]/C

Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.834ns  (logic 3.265ns (41.675%)  route 4.569ns (58.325%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     2.859    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.009 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     3.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     4.007 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     4.007    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.383    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.706 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     5.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     6.015 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.369     6.385    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y120        LUT5 (Prop_lut5_I4_O)        0.326     6.711 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1_i_3/O
                         net (fo=1, routed)           0.482     7.192    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1_i_3_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     7.834 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[3]
                         net (fo=1, routed)           0.000     7.834    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_0
    SLICE_X50Y119        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y119        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[14]/C

Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.788ns  (logic 3.219ns (41.331%)  route 4.569ns (58.669%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     2.859    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.009 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     3.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     4.007 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     4.007    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.383    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.706 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     5.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     6.015 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.369     6.385    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y120        LUT5 (Prop_lut5_I4_O)        0.326     6.711 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1_i_3/O
                         net (fo=1, routed)           0.482     7.192    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1_i_3_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596     7.788 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[2]
                         net (fo=2, routed)           0.000     7.788    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_1
    SLICE_X50Y119        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y119        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[13]/C

Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.743ns  (logic 2.878ns (37.171%)  route 4.865ns (62.829%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     2.859    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.009 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     3.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     4.007 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     4.007    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.383    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.706 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     5.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     6.015 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.604     6.619    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I1_O)        0.326     6.945 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.945    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.200 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/O[3]
                         net (fo=2, routed)           0.542     7.743    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_4
    SLICE_X49Y117        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y117        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[10]/C

Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.658ns  (logic 3.336ns (43.561%)  route 4.322ns (56.439%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     2.859    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.009 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     3.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     4.007 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     4.007    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.383    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.706 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     5.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     6.015 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.604     6.619    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I1_O)        0.326     6.945 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.945    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.321 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.658 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[1]
                         net (fo=2, routed)           0.000     7.658    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_2
    SLICE_X50Y119        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y119        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[12]/C

Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.553ns  (logic 3.231ns (42.777%)  route 4.322ns (57.223%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     2.859    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.009 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     3.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     4.007 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     4.007    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.383    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.706 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     5.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     6.015 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.604     6.619    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I1_O)        0.326     6.945 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.945    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.321 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.553 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__1/O[0]
                         net (fo=2, routed)           0.000     7.553    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_3
    SLICE_X50Y119        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y119        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[11]/C

Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 3.297ns (45.230%)  route 3.992ns (54.770%))
  Logic Levels:           9  (CARRY4=4 LUT2=3 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.995 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/O[1]
                         net (fo=20, routed)          0.785     2.780    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/A[5]
    SLICE_X53Y117        LUT2 (Prop_lut2_I1_O)        0.297     3.077 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_11__2/O
                         net (fo=1, routed)           0.440     3.517    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_11__2_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     3.843 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     3.843    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_7__3_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.486 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/O[3]
                         net (fo=4, routed)           0.743     5.228    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_4
    SLICE_X53Y118        LUT2 (Prop_lut2_I1_O)        0.307     5.535 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_11/O
                         net (fo=1, routed)           0.572     6.108    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_11_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.124     6.232 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.232    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_7_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.810 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/O[2]
                         net (fo=2, routed)           0.480     7.289    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_5
    SLICE_X51Y115        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y115        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln194_reg_5093_reg[9]/C

Slack:                    inf
  Source:                 in_data_4_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.200ns  (logic 2.878ns (39.971%)  route 4.322ns (60.029%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_4_q0[1] (IN)
                         net (fo=45, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/in_data_4_q0[1]
    SLICE_X49Y116        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088[3]_i_5_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[3]_i_1_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/m68_reg_5088_reg[6]_i_1/CO[3]
                         net (fo=13, routed)          1.098     2.859    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/CO[0]
    SLICE_X51Y115        LUT2 (Prop_lut2_I1_O)        0.150     3.009 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3/O
                         net (fo=1, routed)           0.672     3.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_9__3_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.326     4.007 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     4.007    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_i_5__7_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.383    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__0_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.706 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1/O[1]
                         net (fo=3, routed)           0.975     5.681    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__0_carry__1_n_6
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.334     6.015 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10/O
                         net (fo=3, routed)           0.604     6.619    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_10_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I1_O)        0.326     6.945 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.945    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0_i_5_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.200 r  bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32/tmp_product__60_carry__0/O[3]
                         net (fo=2, routed)           0.000     7.200    bd_0_i/hls_inst/inst/mul_8s_7s_15_1_1_U32_n_4
    SLICE_X50Y118        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y118        FDRE                                         r  bd_0_i/hls_inst/inst/mul_i3533_phi_fu_354_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X28Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y121        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y121        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y121        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y121        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y121        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y121        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X37Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X29Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y117        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X38Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X40Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y120        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X39Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=59, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X39Y119        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1832, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y119        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C





