// EPOS RISC-V Mediator Declarations

#ifndef __riscv_ic_h
#define __riscv_ic_h

#include <architecture/cpu.h>
#include <machine/ic.h>
#include <system/memory_map.h>

__BEGIN_SYS

class IC: private IC_Common
{
    friend class Machine;

private:
    typedef CPU::Reg32 Reg32;

    static const unsigned int INTS = Traits<IC>::INTS;
public:
    using IC_Common::Interrupt_Id;
    using IC_Common::Interrupt_Handler;

    // MIE interrupt IDs
    enum {
        SUPERVISOR_SOFT_INT     = 1,
        MACHINE_SOFT_INT        = 3,
        SUPERVISOR_TIMER_INT    = 5,
        MACHINE_TIMER_INT       = 7,
        SUPERVISOR_EXTERNAL_INT = 9,
        MACHINE_EXTERNAL_INT    = 11
    };

    enum {
        INT_MASK            = 0x3f, // maximum of 64 interrupt types (value from RISC-V example)
        INT_OR_EXCEP_BIT    = 0x1 << 31 // the last bit of the register contains this info
    };

    enum {
        INT_SYS_TIMER   = 7,
        INT_USER_TIMER0 = 7, // it could be 5, if we adopt supervisor execution mode
        INT_USER_TIMER1 = 0,
        INT_USER_TIMER2 = 0,
        INT_USER_TIMER3 = 0,
        INT_GPIOA       = 0,
        INT_GPIOB       = 0,
        INT_GPIOC       = 0,
        INT_GPIOD       = 0,
        INT_NIC0_RX     = 0,
        INT_NIC0_TX     = 0,
        INT_NIC0_ERR    = 0,
        INT_NIC0_TIMER  = 0,
        INT_USB0        = 0,
        INT_FIRST_HARD  = 0,
        INT_LAST_HARD   = 0,
        // An IPI is mapped to the machine with mcause set to MACHINE_SOFT_INT
        INT_RESCHEDULER = MACHINE_SOFT_INT
    };

    // clint offsets
    enum {
        MSIP_CORE_OFFSET        = 4 // Offset in bytes for the MSIP of each core
    };

public:
    IC() {}

    static Interrupt_Handler int_vector(Interrupt_Id i) {
        assert(i < INTS);
        return _int_vector[i];
    }

    static void int_vector(Interrupt_Id i, const Interrupt_Handler & h) {
        db<IC>(TRC) << "IC::int_vector(int=" << i << ",h=" << reinterpret_cast<void *>(h) <<")" << endl;
        assert(i < INTS);
        _int_vector[i] = h;
    }

    static void enable() {
        db<IC>(TRC) << "IC::enable()" << endl;
        // at beggining CLINT is already started, so we are only enabling all interrupts
        // this is done on MIE register
        Reg32 flags = (1 << MACHINE_SOFT_INT | 1 << MACHINE_TIMER_INT );
        ASM ("csrw mie, %0" : : "r"(flags) : );
    }
    static void enable(Interrupt_Id i) {
        db<IC>(TRC) << "IC::enable(int=" << i << ")" << endl;
        assert(i < INTS);
        // this is done on MIE register
        Reg32 flags = (1 << i);
        ASM ("csrw mie, %0" : : "r"(flags) : );
    }

    static void disable() {
        db<IC>(TRC) << "IC::disable()" << endl;
        // writing 0 to all interrupt enable bits on MIE register
        Reg32 flags = ~(1 << SUPERVISOR_SOFT_INT | 1 << MACHINE_SOFT_INT | 
                        1 << SUPERVISOR_TIMER_INT | 1 << MACHINE_TIMER_INT | 
                        1 << SUPERVISOR_EXTERNAL_INT | 1 << MACHINE_EXTERNAL_INT);
        ASM ("csrw mie, %0" : : "r"(flags) : );
    }
    static void disable(Interrupt_Id i) {
        db<IC>(TRC) << "IC::disable(int=" << i << ")" << endl;
        assert(i < INTS);
        Reg32 flags = ~(1 << i);
        ASM ("csrw mie, %0" : : "r"(flags) : );
    }

    static Interrupt_Id int_id() {
        Reg32 id;
        // Id is retrieved from mcause
        // mip register will have the equivalent bit up
        // but only with mcause we can know if it is an interrupt or an exception
        ASM ("csrr %0, mcause" : "=r"(id) : :);
        if (id & INT_OR_EXCEP_BIT) {
            return id & INT_MASK; // it is an interrupt
        } else {
            // This will only be useful when working with mtvec mode 0
            // return (id & INT_MASK) + INTS;
            return id & INT_MASK;
        }
    }

    int irq2int(int i) { return i; }

    int int2irq(int i) { return i; }

    static void ipi(unsigned int cpu, Interrupt_Id i) {
        db<IC>(TRC) << "IC::ipi(cpu=" << cpu << ",int=" << i << ")" << endl;
        assert(i < INTS);
        // accessing a Reg32 pointer as a vector in the core position is the same as applying the offset of a register size
        reg(cpu * MSIP_CORE_OFFSET) = 0x1 << i; 
    }

    static void ipi_eoi(Interrupt_Id i) {
        // The only thing that is necessary here is to clear the MSIP register for the running core
        reg(CPU::id() * MSIP_CORE_OFFSET) = 0; 
        // This helps debug as the flag will be down earlier
        ASM("csrw mcause, zero" : : : "memory", "cc");
    }


private:
    static void dispatch();

    // Logical handlers
    static void int_not(Interrupt_Id i);
    static void hard_fault(Interrupt_Id i);
    static void undefined_instruction(Interrupt_Id i);
    static void software_interrupt(Interrupt_Id i);
    static void prefetch_abort(Interrupt_Id i);
    static void data_abort(Interrupt_Id i);
    static void reserved(Interrupt_Id i);
    static void fiq(Interrupt_Id i);

    // Physical handler
    static void entry();
    static void exception_handling();  // this is a global exception handler sensitive to mcause

    static void init();

    static volatile CPU::Reg32 & reg(unsigned int o) { return reinterpret_cast<volatile CPU::Reg32 *>(Memory_Map::CLINT_BASE)[o / sizeof(CPU::Reg32)]; }

private:
    static Interrupt_Handler _int_vector[INTS];
};

__END_SYS

#endif
