###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Jul  1 21:50:07 2016
#  Design:            spc2
#  Command:           timeDesign -signoff -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   F[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.067
= Slack Time                  118.833
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  243.833 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.836 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.134 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |  245.138 | 
     | F_reg[2]/Q  |   ^   | F[2]  | DFCX3_HV  | 0.753 | 127.057 |  245.890 | 
     | F[2]        |   ^   | F[2]  | spc2      | 0.010 | 127.067 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   F[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.066
= Slack Time                  118.834
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  243.834 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.837 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.135 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |  245.139 | 
     | F_reg[0]/Q  |   ^   | F[0]  | DFCX3_HV  | 0.749 | 127.054 |  245.888 | 
     | F[0]        |   ^   | F[0]  | spc2      | 0.011 | 127.066 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   F[3]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[3]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.065
= Slack Time                  118.835
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  243.835 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.838 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.136 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.304 |  245.138 | 
     | F_reg[3]/Q  |   ^   | F[3]  | DFCX3_HV  | 0.753 | 127.057 |  245.891 | 
     | F[3]        |   ^   | F[3]  | spc2      | 0.009 | 127.065 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   IQ       (^) checked with  leading edge of 'Clk'
Beginpoint: IQ_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.065
= Slack Time                  118.835
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  243.835 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.838 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.136 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.304 |  245.139 | 
     | IQ_reg/Q  |   ^   | IQ    | DFCX3_HV  | 0.752 | 127.057 |  245.892 | 
     | IQ        |   ^   | IQ    | spc2      | 0.008 | 127.065 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   GS[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.063
= Slack Time                  118.837
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  243.837 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.840 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.138 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |  245.142 | 
     | GS_reg[1]/Q  |   ^   | GS[1] | DFCX3_HV  | 0.749 | 127.054 |  245.891 | 
     | GS[1]        |   ^   | GS[1] | spc2      | 0.009 | 127.063 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   F[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.063
= Slack Time                  118.837
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  243.837 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.840 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.138 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |  245.142 | 
     | F_reg[1]/Q  |   ^   | F[1]  | DFCX3_HV  | 0.750 | 127.054 |  245.891 | 
     | F[1]        |   ^   | F[1]  | spc2      | 0.009 | 127.063 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   GS[3]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[3]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.061
= Slack Time                  118.839
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  243.839 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.842 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.140 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.304 |  245.144 | 
     | GS_reg[3]/Q  |   ^   | GS[3] | DFCX3_HV  | 0.748 | 127.053 |  245.892 | 
     | GS[3]        |   ^   | GS[3] | spc2      | 0.008 | 127.061 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   GS[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.060
= Slack Time                  118.840
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  243.840 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.843 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.141 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |  245.145 | 
     | GS_reg[2]/Q  |   ^   | GS[2] | DFCX3_HV  | 0.747 | 127.052 |  245.892 | 
     | GS[2]        |   ^   | GS[2] | spc2      | 0.008 | 127.060 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   GD[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.055
= Slack Time                  118.845
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  243.845 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.848 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.146 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |  245.149 | 
     | GD_reg[2]/Q  |   ^   | GD[2] | DFCX3_HV  | 0.744 | 127.048 |  245.893 | 
     | GD[2]        |   ^   | GD[2] | spc2      | 0.007 | 127.055 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   CE       (^) checked with  leading edge of 'Clk'
Beginpoint: CE_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.054
= Slack Time                  118.846
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  243.846 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.850 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.147 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |  245.151 | 
     | CE_reg/Q  |   ^   | CE    | DFCX3_HV  | 0.743 | 127.047 |  245.894 | 
     | CE        |   ^   | CE    | spc2      | 0.006 | 127.054 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   GD[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.052
= Slack Time                  118.847
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  243.848 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.851 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.148 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |  245.151 | 
     | GD_reg[1]/Q  |   ^   | GD[1] | DFCX3_HV  | 0.744 | 127.047 |  245.895 | 
     | GD[1]        |   ^   | GD[1] | spc2      | 0.005 | 127.052 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   FS       (^) checked with  leading edge of 'Clk'
Beginpoint: FS_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.052
= Slack Time                  118.848
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  243.848 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.851 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.149 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |  245.151 | 
     | FS_reg/Q  |   ^   | FS    | DFCX3_HV  | 0.742 | 127.045 |  245.893 | 
     | FS        |   ^   | FS    | spc2      | 0.007 | 127.052 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   RE       (^) checked with  leading edge of 'Clk'
Beginpoint: RE_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.052
= Slack Time                  118.848
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  243.848 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.851 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.149 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |  245.151 | 
     | RE_reg/Q  |   ^   | RE    | DFCX3_HV  | 0.743 | 127.045 |  245.893 | 
     | RE        |   ^   | RE    | spc2      | 0.007 | 127.052 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   GD[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.050
= Slack Time                  118.850
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  243.850 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.853 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.150 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |  245.152 | 
     | GD_reg[0]/Q  |   ^   | GD[0] | DFCX3_HV  | 0.743 | 127.046 |  245.895 | 
     | GD[0]        |   ^   | GD[0] | spc2      | 0.005 | 127.050 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   GS[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.050
= Slack Time                  118.850
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  243.850 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.854 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.151 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |  245.155 | 
     | GS_reg[0]/Q  |   ^   | GS[0] | DFCX3_HV  | 0.741 | 127.045 |  245.896 | 
     | GS[0]        |   ^   | GS[0] | spc2      | 0.004 | 127.050 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   NS       (^) checked with  leading edge of 'Clk'
Beginpoint: NS_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                127.049
= Slack Time                  118.851
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  243.850 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |  243.854 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |  245.151 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |  245.154 | 
     | NS_reg/Q  |   ^   | NS    | DFCX3_HV  | 0.741 | 127.045 |  245.895 | 
     | NS        |   ^   | NS    | spc2      | 0.005 | 127.049 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin RE_reg/CP 
Endpoint:   RE_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.303
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.208
- Arrival Time                  3.008
= Slack Time                  123.200
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  126.200 | 
     | RE_reg/RN |   ^   | Resetn | DFCX3_HV | 0.008 |   3.008 |  126.208 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    1.800 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.803 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.101 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    3.103 | 
     +--------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin FS_reg/CP 
Endpoint:   FS_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.303
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.208
- Arrival Time                  3.008
= Slack Time                  123.200
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  126.200 | 
     | FS_reg/RN |   ^   | Resetn | DFCX3_HV | 0.008 |   3.008 |  126.208 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    1.800 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.803 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.101 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    3.103 | 
     +--------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.303
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.208
- Arrival Time                  3.007
= Slack Time                  123.201
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  126.201 | 
     | GD_reg[0]/RN |   ^   | Resetn | DFCX3_HV | 0.007 |   3.007 |  126.208 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    1.799 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.802 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.100 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    3.102 | 
     +-----------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.303
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.209
- Arrival Time                  3.007
= Slack Time                  123.201
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  126.201 | 
     | F_reg[3]/RN |   ^   | Resetn | DFCX3_HV | 0.007 |   3.007 |  126.209 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    1.799 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.802 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.100 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    3.102 | 
     +----------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.303
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.208
- Arrival Time                  3.007
= Slack Time                  123.201
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  126.201 | 
     | GD_reg[1]/RN |   ^   | Resetn | DFCX3_HV | 0.007 |   3.007 |  126.208 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    1.799 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.802 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.100 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    3.102 | 
     +-----------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.304
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.209
- Arrival Time                  3.007
= Slack Time                  123.202
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  126.202 | 
     | GD_reg[2]/RN |   ^   | Resetn | DFCX3_HV | 0.007 |   3.007 |  126.209 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    1.798 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.801 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.099 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |    3.102 | 
     +-----------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin NS_reg/CP 
Endpoint:   NS_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.304
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.209
- Arrival Time                  3.007
= Slack Time                  123.202
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  126.202 | 
     | NS_reg/RN |   ^   | Resetn | DFCX3_HV | 0.007 |   3.007 |  126.209 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    1.798 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.801 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.099 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |    3.102 | 
     +--------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.305
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.210
- Arrival Time                  3.007
= Slack Time                  123.202
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  126.202 | 
     | F_reg[2]/RN |   ^   | Resetn | DFCX3_HV | 0.007 |   3.007 |  126.210 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    1.798 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.801 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.099 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    3.102 | 
     +----------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin CE_reg/CP 
Endpoint:   CE_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.304
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.210
- Arrival Time                  3.006
= Slack Time                  123.203
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  126.203 | 
     | CE_reg/RN |   ^   | Resetn | DFCX3_HV | 0.006 |   3.006 |  126.210 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    1.797 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.800 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.098 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |    3.101 | 
     +--------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.304
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.209
- Arrival Time                  3.006
= Slack Time                  123.204
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  126.204 | 
     | GS_reg[0]/RN |   ^   | Resetn | DFCX3_HV | 0.006 |   3.006 |  126.209 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    1.796 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.799 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.097 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |    3.100 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.304
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.210
- Arrival Time                  3.005
= Slack Time                  123.204
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  126.204 | 
     | GS_reg[3]/RN |   ^   | Resetn | DFCX3_HV | 0.005 |   3.005 |  126.210 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    1.796 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.799 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.096 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.304 |    3.100 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.304
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.210
- Arrival Time                  3.005
= Slack Time                  123.205
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  126.205 | 
     | IQ_reg/RN |   ^   | Resetn | DFCX3_HV | 0.005 |   3.005 |  126.210 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    1.795 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.798 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.096 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.304 |    3.099 | 
     +--------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.305
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.210
- Arrival Time                  3.005
= Slack Time                  123.205
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  126.205 | 
     | F_reg[1]/RN |   ^   | Resetn | DFCX3_HV | 0.005 |   3.005 |  126.210 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    1.795 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.798 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.096 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    3.099 | 
     +----------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.305
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.210
- Arrival Time                  3.005
= Slack Time                  123.206
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  126.206 | 
     | GS_reg[2]/RN |   ^   | Resetn | DFCX3_HV | 0.004 |   3.005 |  126.210 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    1.794 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.797 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.095 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    3.099 | 
     +-----------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.305
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.210
- Arrival Time                  3.005
= Slack Time                  123.206
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  126.206 | 
     | GS_reg[1]/RN |   ^   | Resetn | DFCX3_HV | 0.004 |   3.005 |  126.210 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    1.794 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.797 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.095 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    3.099 | 
     +-----------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time        126.305
- Recovery                     -0.005
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               126.210
- Arrival Time                  3.004
= Slack Time                  123.206
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  126.206 | 
     | F_reg[0]/RN |   ^   | Resetn | DFCX3_HV | 0.004 |   3.004 |  126.210 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    1.794 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    1.797 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    3.095 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    3.099 | 
     +----------------------------------------------------------------------+ 
Path 33: MET Clock Gating Setup Check with Pin g96/A 
Endpoint:   g96/B          (v) checked with trailing edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2cgate}
Analysis View: test_min
Other End Arrival Time        125.003
- Clock Gating Setup            0.000
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.903
- Arrival Time                  0.376
= Slack Time                  124.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |  124.527 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.003 |   0.003 |  124.530 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.196 |   0.199 |  124.727 | 
     | g36/B           |   v   | count[1] | NOR2XL_HV  | 0.000 |   0.200 |  124.727 | 
     | g36/Q           |   ^   | n_13     | NOR2XL_HV  | 0.120 |   0.319 |  124.847 | 
     | g98/A           |   ^   | n_13     | NAND3X1_HV | 0.000 |   0.319 |  124.847 | 
     | g98/Q           |   v   | n_8      | NAND3X1_HV | 0.056 |   0.376 |  124.903 | 
     | g96/B           |   v   | n_8      | NOR2XL_HV  | 0.000 |   0.376 |  124.903 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Pin  |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |       |       |       |           |       |  Time   |   Time   | 
     |-------+-------+-------+-----------+-------+---------+----------| 
     | Clk   |   v   | Clk   |           |       | 125.000 |    0.473 | 
     | g96/A |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |    0.476 | 
     +----------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.303
- Setup                         0.220
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.983
- Arrival Time                  0.202
= Slack Time                  125.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.782 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.001 |  125.783 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.200 |   0.202 |  125.983 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX3_HV | 0.000 |   0.202 |  125.983 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -0.782 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.778 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.519 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    0.521 | 
     +-----------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
- Setup                         0.219
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.985
- Arrival Time                  0.199
= Slack Time                  125.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.785 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  125.788 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.197 |   0.199 |  125.984 | 
     | NS_reg/D      |   ^   | out[5] | DFCX3_HV | 0.000 |   0.199 |  125.985 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -0.785 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.782 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.516 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |    0.519 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.303
- Setup                         0.219
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.984
- Arrival Time                  0.197
= Slack Time                  125.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.787 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |  125.790 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.194 |   0.197 |  125.984 | 
     | FS_reg/D      |   ^   | out[1] | DFCX3_HV | 0.000 |   0.197 |  125.984 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -0.787 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.784 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.514 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    0.515 | 
     +--------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
- Setup                         0.219
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.986
- Arrival Time                  0.197
= Slack Time                  125.789
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  125.789 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  125.792 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1_HV | 0.193 |   0.197 |  125.986 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX3_HV | 0.000 |   0.197 |  125.986 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -0.789 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.786 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.512 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.304 |    0.515 | 
     +--------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
- Setup                         0.218
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.986
- Arrival Time                  0.191
= Slack Time                  125.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.794 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  125.796 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.189 |   0.191 |  125.986 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX3_HV | 0.000 |   0.191 |  125.986 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -0.794 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.791 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.507 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |    0.509 | 
     +-----------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.303
- Setup                         0.218
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.985
- Arrival Time                  0.190
= Slack Time                  125.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.796 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |  125.798 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.187 |   0.190 |  125.985 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX3_HV | 0.000 |   0.190 |  125.985 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -0.796 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.793 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.505 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    0.507 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.303
- Setup                         0.218
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.986
- Arrival Time                  0.189
= Slack Time                  125.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  125.797 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |  125.798 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1_HV | 0.188 |   0.189 |  125.986 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX3_HV | 0.000 |   0.189 |  125.986 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -0.797 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.794 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.504 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    0.507 | 
     +----------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
- Setup                         0.217
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.987
- Arrival Time                  0.189
= Slack Time                  125.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.799 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |  125.802 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.185 |   0.188 |  125.987 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX3_HV | 0.000 |   0.189 |  125.987 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -0.799 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.796 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.502 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    0.506 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
- Setup                         0.217
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.987
- Arrival Time                  0.188
= Slack Time                  125.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.799 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  125.801 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1_HV | 0.185 |   0.188 |  125.987 | 
     | CE_reg/D      |   ^   | out[6] | DFCX3_HV | 0.000 |   0.188 |  125.987 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -0.799 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.796 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.502 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |    0.506 | 
     +--------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
- Setup                         0.217
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.987
- Arrival Time                  0.187
= Slack Time                  125.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.800 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |  125.802 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1_HV | 0.184 |   0.187 |  125.987 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX3_HV | 0.000 |   0.187 |  125.987 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -0.800 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.797 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.501 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.003 | 126.304 |    0.505 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
- Setup                         0.217
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.987
- Arrival Time                  0.188
= Slack Time                  125.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  125.800 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  125.803 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1_HV | 0.184 |   0.187 |  125.987 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX3_HV | 0.000 |   0.188 |  125.987 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -0.800 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.797 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.501 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    0.505 | 
     +----------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
- Setup                         0.217
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.988
- Arrival Time                  0.183
= Slack Time                  125.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  125.805 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  125.808 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1_HV | 0.180 |   0.183 |  125.988 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX3_HV | 0.000 |   0.183 |  125.988 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -0.805 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.802 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.496 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.304 |    0.500 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
- Setup                         0.217
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.988
- Arrival Time                  0.182
= Slack Time                  125.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  125.806 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |  125.807 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1_HV | 0.181 |   0.182 |  125.988 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX3_HV | 0.000 |   0.182 |  125.988 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -0.806 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.803 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.495 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    0.499 | 
     +----------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.988
- Arrival Time                  0.181
= Slack Time                  125.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.807 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |  125.810 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1_HV | 0.178 |   0.181 |  125.988 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX3_HV | 0.000 |   0.181 |  125.988 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -0.807 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.804 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.494 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    0.497 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.303
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.987
- Arrival Time                  0.177
= Slack Time                  125.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  125.810 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |  125.813 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1_HV | 0.174 |   0.177 |  125.987 | 
     | RE_reg/D      |   ^   | out[0] | DFCX3_HV | 0.000 |   0.177 |  125.987 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -0.810 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.807 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.491 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 126.303 |    0.493 | 
     +--------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.989
- Arrival Time                  0.177
= Slack Time                  125.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  125.812 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  125.815 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1_HV | 0.174 |   0.177 |  125.989 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX3_HV | 0.000 |   0.177 |  125.989 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -0.812 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.003 | 125.003 |   -0.809 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.298 | 126.301 |    0.489 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.004 | 126.305 |    0.492 | 
     +----------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin out_reg[15]/CP 
Endpoint:   out_reg[15]/D (^) checked with  leading edge of 'Clk'
Beginpoint: Cfg_in        (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.001
- Setup                         0.096
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.805
- Arrival Time                  3.000
= Slack Time                  246.805
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Cfg_in        |   ^   | Cfg_in |          |       |   3.000 |  249.805 | 
     | out_reg[15]/D |   ^   | Cfg_in | DFCX1_HV | 0.000 |   3.000 |  249.805 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -246.805 | 
     | out_reg[15]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 | -246.804 | 
     +------------------------------------------------------------------------+ 

