// xc6slx9 xa6slx9 xc6slx9l
chip CHIP0 {
	columns {
		io, // X0
		clexm + io_s + io_n, // X1
		clexl + io_s + io_n, // X2
		bram, // X3
		clexm + io_s + io_n, // X4
		clexl + io_s + io_n, // X5
		dsp, // X6
		clexm + io_s + io_n, // X7
		clexl_clk + io_s + io_n, // X8
		clexm + io_s + io_n, // X9
		clexl, // X10
		clexm + io_s + io_n, // X11
		clexl + io_s + io_n, // X12
		bram, // X13
		clexm + io_s + io_n, // X14
		clexl + io_s + io_n, // X15
		io, // X16
	}
	rows {
		null, // Y0
		null, // Y1
		io_w + io_e, // Y2
		io_w + io_e, // Y3
		io_w + io_e, // Y4
		io_w + io_e, // Y5 MCB0.DQ(14,15)
		null, // Y6 MCB0.MUI7
		null, // Y7
		// clock row
		io_w + io_e, // Y8 MCB0.DQ(12,13)
		null, // Y9 MCB0.MUI6
		null, // Y10
		io_w + io_e, // Y11 MCB0.DQS1
		null, // Y12 MCB0.MUI5
		null, // Y13
		io_w + io_e, // Y14 MCB0.DQ(10,11)
		null, // Y15 MCB0.MUI4
		// clock break
		null, // Y16
		io_w + io_e, // Y17 MCB0.DQ(8,9)
		null, // Y18 MCB0.MUI3
		null, // Y19
		io_w + io_e, // Y20 MCB0.DQ(0,1)
		null, // Y21 MCB0.MUI2
		null, // Y22
		io_w + io_e, // Y23 MCB0.DQ(2,3)
		// clock row
		null, // Y24 MCB0.MUI1
		null, // Y25
		io_w + io_e, // Y26 MCB0.DQS0
		null, // Y27 MCB0.MUI0
		null, // Y28
		io_w + io_e, // Y29 MCB0.DQ(6,7)
		io_w + io_e, // Y30 MCB0.DQ(4,5)
		io_w + io_e, // Y31 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y32
		null, // Y33
		io_w + io_e, // Y34 MCB0.(CAS,RAS)
		io_w + io_e, // Y35 MCB0.(A6,A5)
		io_w + io_e, // Y36 MCB0.(ODT,A3)
		io_w + io_e, // Y37 MCB0.CLK
		io_w + io_e, // Y38 MCB0.(A1,A0)
		io_w + io_e, // Y39 MCB0.(BA1,BA0)
		// clock row
		null, // Y40 MCB0.MCB
		null, // Y41
		null, // Y42
		null, // Y43
		null, // Y44
		null, // Y45
		null, // Y46
		null, // Y47
		// clock break
		null, // Y48
		null, // Y49
		null, // Y50
		null, // Y51
		io_w + io_e, // Y52 MCB0.(A2,A7)
		io_w + io_e, // Y53 MCB0.(BA2,WE)
		io_w + io_e, // Y54 MCB0.(A4,A10)
		io_w + io_e, // Y55 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y56 MCB0.(A12,CKE)
		null, // Y57
		io_w + io_e, // Y58 MCB0.(A11,RST)
		null, // Y59
		io_w + io_e, // Y60 MCB0.(A14,A13)
		io_e, // Y61
		io_w, // Y62
		null, // Y63
	}
	rows_pci_ce_split Y8, Y56;
	mcb Y40 {
		mui Y27, Y24, Y21, Y18, Y15, Y12, Y9, Y6;
		iop_dq Y20, Y23, Y30, Y29, Y17, Y14, Y8, Y5;
		iop_dqs Y26, Y11;
		io_dm Y31.IOB0, Y31.IOB1;
		iop_clk Y37;
		io_addr Y38.IOB1, Y38.IOB0, Y52.IOB0, Y36.IOB1, Y54.IOB0, Y35.IOB1, Y35.IOB0, Y52.IOB1, Y55.IOB1, Y55.IOB0, Y54.IOB1, Y58.IOB0, Y56.IOB0, Y60.IOB1, Y60.IOB0;
		io_ba Y39.IOB1, Y39.IOB0, Y53.IOB0;
		io_ras Y34.IOB1;
		io_cas Y34.IOB0;
		io_we Y53.IOB1;
		io_odt Y36.IOB0;
		io_cke Y56.IOB1;
		io_reset Y58.IOB1;
	}
	cfg_io D0 = IOB_S14_3;
	cfg_io D1 = IOB_S14_1;
	cfg_io D2 = IOB_S14_0;
	cfg_io D3 = IOB_S4_1;
	cfg_io D4 = IOB_S4_0;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S4_3;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S12_2;
	cfg_io D11 = IOB_S12_1;
	cfg_io D12 = IOB_S12_0;
	cfg_io D13 = IOB_S9_1;
	cfg_io D14 = IOB_S8_3;
	cfg_io D15 = IOB_S8_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S4_2;
	cfg_io FCS_B = IOB_E23_1;
	cfg_io FOE_B = IOB_E23_0;
	cfg_io FWE_B = IOB_E20_1;
	cfg_io LDC = IOB_E20_0;
	cfg_io HDC = IOB_E17_1;
	cfg_io A0 = IOB_E26_0;
	cfg_io A1 = IOB_E26_1;
	cfg_io A2 = IOB_E29_0;
	cfg_io A3 = IOB_E29_1;
	cfg_io A4 = IOB_E37_0;
	cfg_io A5 = IOB_E37_1;
	cfg_io A6 = IOB_E38_0;
	cfg_io A7 = IOB_E38_1;
	cfg_io A8 = IOB_E39_0;
	cfg_io A9 = IOB_E39_1;
	cfg_io A10 = IOB_E52_0;
	cfg_io A11 = IOB_E52_1;
	cfg_io A12 = IOB_E53_0;
	cfg_io A13 = IOB_E53_1;
	cfg_io A14 = IOB_E54_0;
	cfg_io A15 = IOB_E54_1;
	cfg_io A16 = IOB_E55_0;
	cfg_io A17 = IOB_E55_1;
	cfg_io A18 = IOB_E56_0;
	cfg_io A19 = IOB_E56_1;
	cfg_io A20 = IOB_E58_0;
	cfg_io A21 = IOB_E58_1;
	cfg_io A22 = IOB_E60_0;
	cfg_io A23 = IOB_E60_1;
	cfg_io A24 = IOB_E61_0;
	cfg_io A25 = IOB_E61_1;
	cfg_io DOUT = IOB_E2_0;
	cfg_io MOSI = IOB_S14_2;
	cfg_io M0 = IOB_S15_2;
	cfg_io M1 = IOB_S12_3;
	cfg_io CCLK = IOB_S15_3;
	cfg_io USER_CCLK = IOB_S9_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S15_1;
	cfg_io CMP_MOSI = IOB_S15_0;
	cfg_io AWAKE = IOB_E2_1;
	cfg_io SCP0 = IOB_N15_0;
	cfg_io SCP1 = IOB_N15_1;
	cfg_io SCP2 = IOB_N15_2;
	cfg_io SCP3 = IOB_N15_3;
	cfg_io SCP4 = IOB_N14_0;
	cfg_io SCP5 = IOB_N14_1;
	cfg_io SCP6 = IOB_N14_2;
	cfg_io SCP7 = IOB_N14_3;
}

// xc6slx4 xa6slx4 xc6slx4l
chip CHIP1 {
	columns {
		io, // X0
		clexm + io_s + io_n, // X1
		clexl + io_s + io_n, // X2
		bram, // X3
		clexm + io_s + io_n, // X4
		clexl + io_s + io_n, // X5
		dsp, // X6
		clexm + io_s + io_n, // X7
		clexl_clk + io_s + io_n, // X8
		clexm + io_s + io_n, // X9
		clexl, // X10
		clexm + io_s + io_n, // X11
		clexl + io_s + io_n, // X12
		bram, // X13
		clexm + io_s + io_n, // X14
		clexl + io_s + io_n, // X15
		io, // X16
	}
	rows {
		null, // Y0
		null, // Y1
		io_w + io_e, // Y2
		io_w + io_e, // Y3
		io_w + io_e, // Y4
		io_w + io_e, // Y5 MCB0.DQ(14,15)
		null, // Y6 MCB0.MUI7
		null, // Y7
		// clock row
		io_w + io_e, // Y8 MCB0.DQ(12,13)
		null, // Y9 MCB0.MUI6
		null, // Y10
		io_w + io_e, // Y11 MCB0.DQS1
		null, // Y12 MCB0.MUI5
		null, // Y13
		io_w + io_e, // Y14 MCB0.DQ(10,11)
		null, // Y15 MCB0.MUI4
		// clock break
		null, // Y16
		io_w + io_e, // Y17 MCB0.DQ(8,9)
		null, // Y18 MCB0.MUI3
		null, // Y19
		io_w + io_e, // Y20 MCB0.DQ(0,1)
		null, // Y21 MCB0.MUI2
		null, // Y22
		io_w + io_e, // Y23 MCB0.DQ(2,3)
		// clock row
		null, // Y24 MCB0.MUI1
		null, // Y25
		io_w + io_e, // Y26 MCB0.DQS0
		null, // Y27 MCB0.MUI0
		null, // Y28
		io_w + io_e, // Y29 MCB0.DQ(6,7)
		io_w + io_e, // Y30 MCB0.DQ(4,5)
		io_w + io_e, // Y31 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y32
		null, // Y33
		io_w + io_e, // Y34 MCB0.(CAS,RAS)
		io_w + io_e, // Y35 MCB0.(A6,A5)
		io_w + io_e, // Y36 MCB0.(ODT,A3)
		io_w + io_e, // Y37 MCB0.CLK
		io_w + io_e, // Y38 MCB0.(A1,A0)
		io_w + io_e, // Y39 MCB0.(BA1,BA0)
		// clock row
		null, // Y40 MCB0.MCB
		null, // Y41
		null, // Y42
		null, // Y43
		null, // Y44
		null, // Y45
		null, // Y46
		null, // Y47
		// clock break
		null, // Y48
		null, // Y49
		null, // Y50
		null, // Y51
		io_w + io_e, // Y52 MCB0.(A2,A7)
		io_w + io_e, // Y53 MCB0.(BA2,WE)
		io_w + io_e, // Y54 MCB0.(A4,A10)
		io_w + io_e, // Y55 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y56 MCB0.(A12,CKE)
		null, // Y57
		io_w + io_e, // Y58 MCB0.(A11,RST)
		null, // Y59
		io_w + io_e, // Y60 MCB0.(A14,A13)
		io_e, // Y61
		io_w, // Y62
		null, // Y63
	}
	rows_pci_ce_split Y8, Y56;
	mcb Y40 {
		mui Y27, Y24, Y21, Y18, Y15, Y12, Y9, Y6;
		iop_dq Y20, Y23, Y30, Y29, Y17, Y14, Y8, Y5;
		iop_dqs Y26, Y11;
		io_dm Y31.IOB0, Y31.IOB1;
		iop_clk Y37;
		io_addr Y38.IOB1, Y38.IOB0, Y52.IOB0, Y36.IOB1, Y54.IOB0, Y35.IOB1, Y35.IOB0, Y52.IOB1, Y55.IOB1, Y55.IOB0, Y54.IOB1, Y58.IOB0, Y56.IOB0, Y60.IOB1, Y60.IOB0;
		io_ba Y39.IOB1, Y39.IOB0, Y53.IOB0;
		io_ras Y34.IOB1;
		io_cas Y34.IOB0;
		io_we Y53.IOB1;
		io_odt Y36.IOB0;
		io_cke Y56.IOB1;
		io_reset Y58.IOB1;
	}
	cfg_io D0 = IOB_S14_3;
	cfg_io D1 = IOB_S14_1;
	cfg_io D2 = IOB_S14_0;
	cfg_io D3 = IOB_S4_1;
	cfg_io D4 = IOB_S4_0;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S4_3;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S12_2;
	cfg_io D11 = IOB_S12_1;
	cfg_io D12 = IOB_S12_0;
	cfg_io D13 = IOB_S9_1;
	cfg_io D14 = IOB_S8_3;
	cfg_io D15 = IOB_S8_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S4_2;
	cfg_io DOUT = IOB_E2_0;
	cfg_io MOSI = IOB_S14_2;
	cfg_io M0 = IOB_S15_2;
	cfg_io M1 = IOB_S12_3;
	cfg_io CCLK = IOB_S15_3;
	cfg_io USER_CCLK = IOB_S9_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S15_1;
	cfg_io CMP_MOSI = IOB_S15_0;
	cfg_io AWAKE = IOB_E2_1;
	cfg_io SCP0 = IOB_N15_0;
	cfg_io SCP1 = IOB_N15_1;
	cfg_io SCP2 = IOB_N15_2;
	cfg_io SCP3 = IOB_N15_3;
	cfg_io SCP4 = IOB_N14_0;
	cfg_io SCP5 = IOB_N14_1;
	cfg_io SCP6 = IOB_N14_2;
	cfg_io SCP7 = IOB_N14_3;
}

// xc6slx16 xa6slx16 xc6slx16l
chip CHIP2 {
	columns {
		io, // X0
		clexl + io_s + io_n, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		dsp, // X6
		clexl + io_s + io_n, // X7
		clexm + io_s + io_n, // X8
		clexl, // X9
		clexm + io_s + io_n, // X10
		clexl_clk + io_s + io_n, // X11
		clexm + io_s + io_n, // X12
		clexl + io_s_inner + io_n_outer, // X13
		clexm, // X14
		clexl + io_s + io_n, // X15
		clexm + io_s + io_n, // X16
		clexl + io_s + io_n, // X17
		dsp, // X18
		clexm + io_s + io_n, // X19
		clexl + io_s + io_n, // X20
		bram, // X21
		clexm + io_s + io_n, // X22
		clexl + io_s + io_n, // X23
		io, // X24
	}
	rows {
		null, // Y0
		null, // Y1
		io_w + io_e, // Y2
		io_w + io_e, // Y3
		io_w + io_e, // Y4
		io_w + io_e, // Y5 MCB0.DQ(14,15)
		null, // Y6 MCB0.MUI7
		null, // Y7
		// clock row
		io_w + io_e, // Y8 MCB0.DQ(12,13)
		null, // Y9 MCB0.MUI6
		null, // Y10
		io_w + io_e, // Y11 MCB0.DQS1
		null, // Y12 MCB0.MUI5
		null, // Y13
		io_w + io_e, // Y14 MCB0.DQ(10,11)
		null, // Y15 MCB0.MUI4
		// clock break
		null, // Y16
		io_w + io_e, // Y17 MCB0.DQ(8,9)
		null, // Y18 MCB0.MUI3
		null, // Y19
		io_w + io_e, // Y20 MCB0.DQ(0,1)
		null, // Y21 MCB0.MUI2
		null, // Y22
		io_w + io_e, // Y23 MCB0.DQ(2,3)
		// clock row
		null, // Y24 MCB0.MUI1
		null, // Y25
		io_w + io_e, // Y26 MCB0.DQS0
		null, // Y27 MCB0.MUI0
		null, // Y28
		io_w + io_e, // Y29 MCB0.DQ(6,7)
		io_w + io_e, // Y30 MCB0.DQ(4,5)
		io_w + io_e, // Y31 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y32
		null, // Y33
		io_w + io_e, // Y34 MCB0.(CAS,RAS)
		io_w + io_e, // Y35 MCB0.(A6,A5)
		io_w + io_e, // Y36 MCB0.(ODT,A3)
		io_w + io_e, // Y37 MCB0.CLK
		io_w + io_e, // Y38 MCB0.(A1,A0)
		io_w + io_e, // Y39 MCB0.(BA1,BA0)
		// clock row
		null, // Y40 MCB0.MCB
		null, // Y41
		null, // Y42
		null, // Y43
		null, // Y44
		null, // Y45
		null, // Y46
		null, // Y47
		// clock break
		null, // Y48
		null, // Y49
		null, // Y50
		null, // Y51
		io_w + io_e, // Y52 MCB0.(A2,A7)
		io_w + io_e, // Y53 MCB0.(BA2,WE)
		io_w + io_e, // Y54 MCB0.(A4,A10)
		io_w + io_e, // Y55 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y56 MCB0.(A12,CKE)
		null, // Y57
		io_w + io_e, // Y58 MCB0.(A11,RST)
		null, // Y59
		io_w + io_e, // Y60 MCB0.(A14,A13)
		io_e, // Y61
		io_w, // Y62
		null, // Y63
	}
	rows_pci_ce_split Y8, Y56;
	mcb Y40 {
		mui Y27, Y24, Y21, Y18, Y15, Y12, Y9, Y6;
		iop_dq Y20, Y23, Y30, Y29, Y17, Y14, Y8, Y5;
		iop_dqs Y26, Y11;
		io_dm Y31.IOB0, Y31.IOB1;
		iop_clk Y37;
		io_addr Y38.IOB1, Y38.IOB0, Y52.IOB0, Y36.IOB1, Y54.IOB0, Y35.IOB1, Y35.IOB0, Y52.IOB1, Y55.IOB1, Y55.IOB0, Y54.IOB1, Y58.IOB0, Y56.IOB0, Y60.IOB1, Y60.IOB0;
		io_ba Y39.IOB1, Y39.IOB0, Y53.IOB0;
		io_ras Y34.IOB1;
		io_cas Y34.IOB0;
		io_we Y53.IOB1;
		io_odt Y36.IOB0;
		io_cke Y56.IOB1;
		io_reset Y58.IOB1;
	}
	cfg_io D0 = IOB_S22_3;
	cfg_io D1 = IOB_S20_1;
	cfg_io D2 = IOB_S20_0;
	cfg_io D3 = IOB_S4_1;
	cfg_io D4 = IOB_S4_0;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S4_3;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S19_2;
	cfg_io D11 = IOB_S19_1;
	cfg_io D12 = IOB_S19_0;
	cfg_io D13 = IOB_S12_1;
	cfg_io D14 = IOB_S11_3;
	cfg_io D15 = IOB_S11_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S4_2;
	cfg_io FCS_B = IOB_E23_1;
	cfg_io FOE_B = IOB_E23_0;
	cfg_io FWE_B = IOB_E20_1;
	cfg_io LDC = IOB_E20_0;
	cfg_io HDC = IOB_E17_1;
	cfg_io A0 = IOB_E26_0;
	cfg_io A1 = IOB_E26_1;
	cfg_io A2 = IOB_E29_0;
	cfg_io A3 = IOB_E29_1;
	cfg_io A4 = IOB_E37_0;
	cfg_io A5 = IOB_E37_1;
	cfg_io A6 = IOB_E38_0;
	cfg_io A7 = IOB_E38_1;
	cfg_io A8 = IOB_E39_0;
	cfg_io A9 = IOB_E39_1;
	cfg_io A10 = IOB_E52_0;
	cfg_io A11 = IOB_E52_1;
	cfg_io A12 = IOB_E53_0;
	cfg_io A13 = IOB_E53_1;
	cfg_io A14 = IOB_E54_0;
	cfg_io A15 = IOB_E54_1;
	cfg_io A16 = IOB_E55_0;
	cfg_io A17 = IOB_E55_1;
	cfg_io A18 = IOB_E56_0;
	cfg_io A19 = IOB_E56_1;
	cfg_io A20 = IOB_E58_0;
	cfg_io A21 = IOB_E58_1;
	cfg_io A22 = IOB_E60_0;
	cfg_io A23 = IOB_E60_1;
	cfg_io A24 = IOB_E61_0;
	cfg_io A25 = IOB_E61_1;
	cfg_io DOUT = IOB_E2_0;
	cfg_io MOSI = IOB_S22_2;
	cfg_io M0 = IOB_S23_2;
	cfg_io M1 = IOB_S19_3;
	cfg_io CCLK = IOB_S23_3;
	cfg_io USER_CCLK = IOB_S12_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S23_1;
	cfg_io CMP_MOSI = IOB_S23_0;
	cfg_io AWAKE = IOB_E2_1;
	cfg_io SCP0 = IOB_N23_0;
	cfg_io SCP1 = IOB_N23_1;
	cfg_io SCP2 = IOB_N23_2;
	cfg_io SCP3 = IOB_N23_3;
	cfg_io SCP4 = IOB_N22_0;
	cfg_io SCP5 = IOB_N22_1;
	cfg_io SCP6 = IOB_N22_2;
	cfg_io SCP7 = IOB_N22_3;
}

// xc6slx25t xa6slx25t xc6slx25 xa6slx25 xc6slx25l
chip CHIP3 {
	columns {
		io, // X0
		clexl + io_s_outer + io_n, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		dsp, // X6
		clexl + io_s, // X7
		clexm + io_s, // X8
		clexl, // X9
		clexm + io_s, // X10
		clexl + io_s, // X11
		bram, // X12 LGT
		clexm + io_s, // X13
		clexl + io_s, // X14
		clexm, // X15
		clexl + io_s, // X16
		clexm + io_n, // X17
		clexl_clk + io_s + io_n, // X18
		clexm + io_s + io_n, // X19
		clexl + io_s + io_n, // X20
		clexm, // X21
		clexl + io_s + io_n, // X22
		clexm, // X23
		clexl + io_s + io_n, // X24
		clexm, // X25
		clexl + io_s + io_n, // X26
		dsp, // X27
		clexm + io_s + io_n, // X28
		clexl + io_s + io_n, // X29
		bram, // X30
		clexm + io_s + io_n, // X31
		clexl + io_s_outer + io_n_outer, // X32
		io, // X33
	}
	rows {
		null, // Y0
		null, // Y1
		null, // Y2
		null, // Y3
		io_w + io_e, // Y4
		null, // Y5
		io_w + io_e, // Y6
		io_w + io_e, // Y7
		// clock row
		io_w + io_e, // Y8
		null, // Y9
		io_w + io_e, // Y10
		null, // Y11
		io_w + io_e, // Y12 MCB0.DQ(14,15)
		null, // Y13 MCB0.MUI7
		null, // Y14
		io_w + io_e, // Y15 MCB0.DQ(12,13)
		// clock break
		null, // Y16 MCB0.MUI6
		null, // Y17
		io_w + io_e, // Y18 MCB0.DQS1
		null, // Y19 MCB0.MUI5
		null, // Y20
		io_w + io_e, // Y21 MCB0.DQ(10,11)
		null, // Y22 MCB0.MUI4
		null, // Y23
		// clock row
		null, // Y24
		io_w + io_e, // Y25 MCB0.DQ(8,9)
		null, // Y26 MCB0.MUI3
		null, // Y27
		io_w + io_e, // Y28 MCB0.DQ(0,1)
		null, // Y29 MCB0.MUI2
		null, // Y30
		io_w + io_e, // Y31 MCB0.DQ(2,3)
		// clock break
		null, // Y32 MCB0.MUI1
		null, // Y33
		io_w + io_e, // Y34 MCB0.DQS0
		null, // Y35 MCB0.MUI0
		null, // Y36
		io_w + io_e, // Y37 MCB0.DQ(6,7)
		io_w + io_e, // Y38 MCB0.DQ(4,5)
		io_w + io_e, // Y39 MCB0.(DM0,DM1)
		// clock row
		// spine row
		null, // Y40
		null, // Y41
		io_w + io_e, // Y42 MCB0.(CAS,RAS)
		io_w + io_e, // Y43 MCB0.(A6,A5)
		null, // Y44
		null, // Y45
		io_w + io_e, // Y46 MCB0.(ODT,A3)
		null, // Y47
		// clock break
		io_w + io_e, // Y48 MCB0.CLK
		io_w + io_e, // Y49 MCB0.(A1,A0)
		null, // Y50
		io_w + io_e, // Y51 MCB0.(BA1,BA0)
		io_w + io_e, // Y52 MCB0.(A2,A7)
		null, // Y53
		io_w + io_e, // Y54 MCB0.(BA2,WE)
		io_w + io_e, // Y55 MCB0.(A4,A10)
		// clock row
		null, // Y56 MCB0.MCB
		null, // Y57
		null, // Y58
		null, // Y59
		null, // Y60
		null, // Y61
		null, // Y62
		null, // Y63
		// clock break
		null, // Y64
		null, // Y65
		null, // Y66
		null, // Y67
		io_w + io_e, // Y68 MCB0.(A9,A8)
		io_w + io_e, // Y69 MCB0.(A12,CKE)
		io_w + io_e, // Y70 MCB0.(A11,RST)
		io_w + io_e, // Y71 MCB0.(A14,A13)
		// clock row
		null, // Y72
		io_w + io_e, // Y73
		null, // Y74
		null, // Y75
		io_w + io_e, // Y76
		io_w + io_e, // Y77
		null, // Y78
		null, // Y79
	}
	rows_pci_ce_split Y8, Y72;
	gts single X12;
	mcb Y56 {
		mui Y35, Y32, Y29, Y26, Y22, Y19, Y16, Y13;
		iop_dq Y28, Y31, Y38, Y37, Y25, Y21, Y15, Y12;
		iop_dqs Y34, Y18;
		io_dm Y39.IOB0, Y39.IOB1;
		iop_clk Y48;
		io_addr Y49.IOB1, Y49.IOB0, Y52.IOB0, Y46.IOB1, Y55.IOB0, Y43.IOB1, Y43.IOB0, Y52.IOB1, Y68.IOB1, Y68.IOB0, Y55.IOB1, Y70.IOB0, Y69.IOB0, Y71.IOB1, Y71.IOB0;
		io_ba Y51.IOB1, Y51.IOB0, Y54.IOB0;
		io_ras Y42.IOB1;
		io_cas Y42.IOB0;
		io_we Y54.IOB1;
		io_odt Y46.IOB0;
		io_cke Y69.IOB1;
		io_reset Y70.IOB1;
	}
	cfg_io D0 = IOB_S31_1;
	cfg_io D1 = IOB_S28_3;
	cfg_io D2 = IOB_S28_2;
	cfg_io D3 = IOB_S10_1;
	cfg_io D4 = IOB_S10_0;
	cfg_io D5 = IOB_S4_1;
	cfg_io D6 = IOB_S4_0;
	cfg_io D7 = IOB_S10_3;
	cfg_io D8 = IOB_S2_1;
	cfg_io D9 = IOB_S2_0;
	cfg_io D10 = IOB_S28_0;
	cfg_io D11 = IOB_S26_3;
	cfg_io D12 = IOB_S26_2;
	cfg_io D13 = IOB_S19_1;
	cfg_io D14 = IOB_S18_3;
	cfg_io D15 = IOB_S18_2;
	cfg_io CSO_B = IOB_S1_2;
	cfg_io INIT_B = IOB_S1_3;
	cfg_io RDWR_B = IOB_S10_2;
	cfg_io FCS_B = IOB_E31_1;
	cfg_io FOE_B = IOB_E31_0;
	cfg_io FWE_B = IOB_E28_1;
	cfg_io LDC = IOB_E28_0;
	cfg_io HDC = IOB_E25_1;
	cfg_io A0 = IOB_E34_0;
	cfg_io A1 = IOB_E34_1;
	cfg_io A2 = IOB_E37_0;
	cfg_io A3 = IOB_E37_1;
	cfg_io A4 = IOB_E48_0;
	cfg_io A5 = IOB_E48_1;
	cfg_io A6 = IOB_E49_0;
	cfg_io A7 = IOB_E49_1;
	cfg_io A8 = IOB_E51_0;
	cfg_io A9 = IOB_E51_1;
	cfg_io A10 = IOB_E52_0;
	cfg_io A11 = IOB_E52_1;
	cfg_io A12 = IOB_E54_0;
	cfg_io A13 = IOB_E54_1;
	cfg_io A14 = IOB_E55_0;
	cfg_io A15 = IOB_E55_1;
	cfg_io A16 = IOB_E68_0;
	cfg_io A17 = IOB_E68_1;
	cfg_io A18 = IOB_E69_0;
	cfg_io A19 = IOB_E69_1;
	cfg_io A20 = IOB_E70_0;
	cfg_io A21 = IOB_E70_1;
	cfg_io A22 = IOB_E71_0;
	cfg_io A23 = IOB_E71_1;
	cfg_io A24 = IOB_E77_0;
	cfg_io A25 = IOB_E77_1;
	cfg_io DOUT = IOB_E4_0;
	cfg_io MOSI = IOB_S31_0;
	cfg_io M0 = IOB_S32_2;
	cfg_io M1 = IOB_S28_1;
	cfg_io CCLK = IOB_S32_3;
	cfg_io USER_CCLK = IOB_S19_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S31_3;
	cfg_io CMP_MOSI = IOB_S31_2;
	cfg_io AWAKE = IOB_E4_1;
	cfg_io SCP0 = IOB_N32_2;
	cfg_io SCP1 = IOB_N32_3;
	cfg_io SCP2 = IOB_N31_0;
	cfg_io SCP3 = IOB_N31_1;
	cfg_io SCP4 = IOB_N31_2;
	cfg_io SCP5 = IOB_N31_3;
	cfg_io SCP6 = IOB_N29_0;
	cfg_io SCP7 = IOB_N29_1;
}

// xc6slx45t xa6slx45t xc6slx45 xa6slx45 xc6slx45l
chip CHIP4 {
	columns {
		io, // X0
		clexl + io_s + io_n, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		dsp, // X6 FOLD
		clexl + io_s, // X7
		clexm + io_s, // X8
		clexl, // X9
		clexm + io_s, // X10
		clexl + io_s, // X11
		bram, // X12 LGT
		clexm + io_s_inner, // X13
		clexl + io_s, // X14
		clexm + io_s, // X15
		clexl, // X16
		clexm + io_s + io_n, // X17
		clexl_clk + io_s + io_n, // X18
		clexm + io_s + io_n, // X19
		clexl + io_s + io_n_outer, // X20
		clexm, // X21
		clexl + io_s, // X22
		clexm + io_s, // X23
		clexl + io_s_outer, // X24
		bram, // X25 RGT
		clexl + io_s, // X26
		clexm + io_s, // X27
		clexl, // X28
		clexm + io_s, // X29
		clexl + io_s, // X30
		dsp_gt, // X31 FOLD
		clexm + io_s + io_n, // X32
		clexl + io_s + io_n, // X33
		bram, // X34
		clexm + io_s + io_n, // X35
		clexl + io_s + io_n, // X36
		io, // X37
	}
	cols_clk_fold X6, X31;
	rows {
		null, // Y0
		null, // Y1
		null, // Y2
		io_w + io_e, // Y3
		null, // Y4
		io_w + io_e, // Y5
		null, // Y6
		io_w + io_e, // Y7
		// clock row
		null, // Y8
		io_w + io_e, // Y9
		null, // Y10
		io_w + io_e, // Y11
		null, // Y12
		null, // Y13
		io_w + io_e, // Y14
		null, // Y15
		// clock break
		io_w + io_e, // Y16
		null, // Y17
		io_w + io_e, // Y18
		null, // Y19
		null, // Y20
		io_w + io_e, // Y21
		null, // Y22
		io_w + io_e, // Y23
		// clock row
		io_w + io_e, // Y24
		null, // Y25
		null, // Y26
		io_w + io_e, // Y27
		null, // Y28
		io_w + io_e, // Y29
		null, // Y30
		null, // Y31
		// clock break
		io_w + io_e, // Y32
		null, // Y33
		io_w + io_e, // Y34
		io_w + io_e, // Y35
		io_w + io_e, // Y36
		io_w + io_e, // Y37 MCB0.DQ(14,15)
		null, // Y38 MCB0.MUI7
		null, // Y39
		// clock row
		io_w + io_e, // Y40 MCB0.DQ(12,13)
		null, // Y41 MCB0.MUI6
		null, // Y42
		io_w + io_e, // Y43 MCB0.DQS1
		null, // Y44 MCB0.MUI5
		null, // Y45
		io_w + io_e, // Y46 MCB0.DQ(10,11)
		null, // Y47 MCB0.MUI4
		// clock break
		null, // Y48
		io_w + io_e, // Y49 MCB0.DQ(8,9)
		null, // Y50 MCB0.MUI3
		null, // Y51
		io_w + io_e, // Y52 MCB0.DQ(0,1)
		null, // Y53 MCB0.MUI2
		null, // Y54
		io_w + io_e, // Y55 MCB0.DQ(2,3)
		// clock row
		null, // Y56 MCB0.MUI1
		null, // Y57
		io_w + io_e, // Y58 MCB0.DQS0
		null, // Y59 MCB0.MUI0
		null, // Y60
		io_w + io_e, // Y61 MCB0.DQ(6,7)
		io_w + io_e, // Y62 MCB0.DQ(4,5)
		io_w + io_e, // Y63 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y64
		null, // Y65
		io_w + io_e, // Y66 MCB0.(CAS,RAS)
		io_w + io_e, // Y67 MCB0.(A6,A5)
		io_w + io_e, // Y68 MCB0.(ODT,A3)
		io_w + io_e, // Y69 MCB0.CLK
		io_w + io_e, // Y70 MCB0.(A1,A0)
		io_w + io_e, // Y71 MCB0.(BA1,BA0)
		// clock row
		null, // Y72 MCB0.MCB
		null, // Y73
		null, // Y74
		null, // Y75
		null, // Y76
		null, // Y77
		null, // Y78
		null, // Y79
		// clock break
		null, // Y80
		null, // Y81
		null, // Y82
		null, // Y83
		io_w + io_e, // Y84 MCB0.(A2,A7)
		io_w + io_e, // Y85 MCB0.(BA2,WE)
		io_w + io_e, // Y86 MCB0.(A4,A10)
		io_w + io_e, // Y87 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y88 MCB0.(A12,CKE)
		null, // Y89
		io_w + io_e, // Y90 MCB0.(A11,RST)
		null, // Y91
		io_w + io_e, // Y92 MCB0.(A14,A13)
		null, // Y93
		null, // Y94
		io_w + io_e, // Y95
		// clock break
		null, // Y96
		io_w + io_e, // Y97
		null, // Y98
		null, // Y99
		io_w + io_e, // Y100
		null, // Y101
		null, // Y102
		io_w + io_e, // Y103
		// clock row
		io_w + io_e, // Y104
		null, // Y105
		io_w + io_e, // Y106
		null, // Y107
		io_w + io_e, // Y108
		null, // Y109
		null, // Y110
		io_w + io_e, // Y111
		// clock break
		null, // Y112
		io_w + io_e, // Y113
		null, // Y114
		io_w + io_e, // Y115
		null, // Y116
		null, // Y117
		io_w + io_e, // Y118
		null, // Y119
		// clock row
		io_w + io_e, // Y120
		null, // Y121
		io_w + io_e, // Y122
		null, // Y123
		io_w + io_e, // Y124
		io_e, // Y125
		io_w, // Y126
		null, // Y127
	}
	rows_pci_ce_split Y24, Y104;
	gts double X12, X25;
	mcb Y72 {
		mui Y59, Y56, Y53, Y50, Y47, Y44, Y41, Y38;
		iop_dq Y52, Y55, Y62, Y61, Y49, Y46, Y40, Y37;
		iop_dqs Y58, Y43;
		io_dm Y63.IOB0, Y63.IOB1;
		iop_clk Y69;
		io_addr Y70.IOB1, Y70.IOB0, Y84.IOB0, Y68.IOB1, Y86.IOB0, Y67.IOB1, Y67.IOB0, Y84.IOB1, Y87.IOB1, Y87.IOB0, Y86.IOB1, Y90.IOB0, Y88.IOB0, Y92.IOB1, Y92.IOB0;
		io_ba Y71.IOB1, Y71.IOB0, Y85.IOB0;
		io_ras Y66.IOB1;
		io_cas Y66.IOB0;
		io_we Y85.IOB1;
		io_odt Y68.IOB0;
		io_cke Y88.IOB1;
		io_reset Y90.IOB1;
	}
	cfg_io D0 = IOB_S35_3;
	cfg_io D1 = IOB_S29_1;
	cfg_io D2 = IOB_S29_0;
	cfg_io D3 = IOB_S10_3;
	cfg_io D4 = IOB_S10_2;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S11_1;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S27_2;
	cfg_io D11 = IOB_S27_1;
	cfg_io D12 = IOB_S27_0;
	cfg_io D13 = IOB_S19_1;
	cfg_io D14 = IOB_S18_3;
	cfg_io D15 = IOB_S18_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S11_0;
	cfg_io FCS_B = IOB_E55_1;
	cfg_io FOE_B = IOB_E55_0;
	cfg_io FWE_B = IOB_E52_1;
	cfg_io LDC = IOB_E52_0;
	cfg_io HDC = IOB_E49_1;
	cfg_io A0 = IOB_E58_0;
	cfg_io A1 = IOB_E58_1;
	cfg_io A2 = IOB_E61_0;
	cfg_io A3 = IOB_E61_1;
	cfg_io A4 = IOB_E69_0;
	cfg_io A5 = IOB_E69_1;
	cfg_io A6 = IOB_E70_0;
	cfg_io A7 = IOB_E70_1;
	cfg_io A8 = IOB_E71_0;
	cfg_io A9 = IOB_E71_1;
	cfg_io A10 = IOB_E84_0;
	cfg_io A11 = IOB_E84_1;
	cfg_io A12 = IOB_E85_0;
	cfg_io A13 = IOB_E85_1;
	cfg_io A14 = IOB_E86_0;
	cfg_io A15 = IOB_E86_1;
	cfg_io A16 = IOB_E87_0;
	cfg_io A17 = IOB_E87_1;
	cfg_io A18 = IOB_E88_0;
	cfg_io A19 = IOB_E88_1;
	cfg_io A20 = IOB_E90_0;
	cfg_io A21 = IOB_E90_1;
	cfg_io A22 = IOB_E92_0;
	cfg_io A23 = IOB_E92_1;
	cfg_io A24 = IOB_E125_0;
	cfg_io A25 = IOB_E125_1;
	cfg_io DOUT = IOB_E3_0;
	cfg_io MOSI = IOB_S35_2;
	cfg_io M0 = IOB_S36_2;
	cfg_io M1 = IOB_S27_3;
	cfg_io CCLK = IOB_S36_3;
	cfg_io USER_CCLK = IOB_S19_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S36_1;
	cfg_io CMP_MOSI = IOB_S36_0;
	cfg_io AWAKE = IOB_E3_1;
	cfg_io SCP0 = IOB_N36_0;
	cfg_io SCP1 = IOB_N36_1;
	cfg_io SCP2 = IOB_N36_2;
	cfg_io SCP3 = IOB_N36_3;
	cfg_io SCP4 = IOB_N35_0;
	cfg_io SCP5 = IOB_N35_1;
	cfg_io SCP6 = IOB_N35_2;
	cfg_io SCP7 = IOB_N35_3;
}

// xc6slx75t xa6slx75t xq6slx75t xc6slx75 xa6slx75 xq6slx75 xc6slx75l xq6slx75l
chip CHIP5 {
	columns {
		io, // X0
		clexl + io_s_outer + io_n_outer, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		clexl + io_s + io_n, // X6
		clexm + io_s_outer + io_n_outer, // X7
		dsp, // X8 FOLD
		clexl, // X9
		clexm, // X10
		clexl, // X11
		clexm, // X12
		clexl, // X13
		bram, // X14 LGT
		clexm, // X15
		clexl, // X16
		clexm, // X17
		clexl, // X18
		clexm + io_s + io_n, // X19
		clexl_clk + io_s + io_n, // X20
		clexm + io_s + io_n, // X21
		clexl + io_s_inner + io_n_outer, // X22
		clexm, // X23
		clexl, // X24
		clexm, // X25
		clexl, // X26
		bram, // X27 RGT
		clexl, // X28
		clexm, // X29
		clexl, // X30
		clexm, // X31
		clexl, // X32
		dsp_gt, // X33 FOLD
		clexm + io_s_outer + io_n_outer, // X34
		clexl + io_s + io_n, // X35
		dsp, // X36
		clexm + io_s + io_n, // X37
		clexl + io_s + io_n, // X38
		bram, // X39
		clexm + io_s + io_n, // X40
		clexl + io_s + io_n, // X41
		io, // X42
	}
	cols_clk_fold X8, X33;
	rows {
		null, // Y0
		null, // Y1
		io_w, // Y2
		null, // Y3
		null, // Y4
		io_w, // Y5
		null, // Y6
		io_w, // Y7
		// clock row
		null, // Y8
		io_w, // Y9
		null, // Y10
		io_w, // Y11
		null, // Y12
		null, // Y13
		io_w, // Y14
		null, // Y15
		// clock break
		io_w, // Y16
		null, // Y17
		io_w, // Y18
		null, // Y19
		null, // Y20
		io_w, // Y21
		io_e, // Y22
		io_w, // Y23
		// clock row
		null, // Y24
		io_w + io_e, // Y25
		null, // Y26
		io_w + io_e, // Y27
		null, // Y28
		null, // Y29
		io_w + io_e, // Y30
		null, // Y31
		// clock break
		io_w + io_e, // Y32
		null, // Y33
		io_w + io_e, // Y34
		null, // Y35
		null, // Y36
		io_w + io_e, // Y37
		null, // Y38
		io_w + io_e, // Y39
		// clock row
		null, // Y40
		io_w + io_e, // Y41
		null, // Y42
		io_w + io_e, // Y43
		null, // Y44
		null, // Y45
		io_w + io_e, // Y46
		null, // Y47
		// clock break
		io_w + io_e, // Y48
		null, // Y49
		io_w + io_e, // Y50
		null, // Y51
		null, // Y52
		io_w + io_e, // Y53
		null, // Y54
		io_w + io_e, // Y55
		// clock row
		io_w + io_e, // Y56
		null, // Y57
		null, // Y58
		io_w + io_e, // Y59
		null, // Y60
		io_w + io_e, // Y61
		null, // Y62
		null, // Y63
		// clock break
		io_w + io_e, // Y64
		null, // Y65
		io_w + io_e, // Y66
		io_w + io_e, // Y67
		io_w + io_e, // Y68
		io_w + io_e, // Y69 MCB0.DQ(14,15)
		null, // Y70 MCB0.MUI7
		null, // Y71
		// clock row
		io_w + io_e, // Y72 MCB0.DQ(12,13)
		null, // Y73 MCB0.MUI6
		null, // Y74
		io_w + io_e, // Y75 MCB0.DQS1
		null, // Y76 MCB0.MUI5
		null, // Y77
		io_w + io_e, // Y78 MCB0.DQ(10,11)
		null, // Y79 MCB0.MUI4
		// clock break
		null, // Y80
		io_w + io_e, // Y81 MCB0.DQ(8,9)
		null, // Y82 MCB0.MUI3
		null, // Y83
		io_w + io_e, // Y84 MCB0.DQ(0,1)
		null, // Y85 MCB0.MUI2
		null, // Y86
		io_w + io_e, // Y87 MCB0.DQ(2,3)
		// clock row
		null, // Y88 MCB0.MUI1
		null, // Y89
		io_w + io_e, // Y90 MCB0.DQS0
		null, // Y91 MCB0.MUI0
		null, // Y92
		io_w + io_e, // Y93 MCB0.DQ(6,7)
		io_w + io_e, // Y94 MCB0.DQ(4,5)
		io_w + io_e, // Y95 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y96
		null, // Y97
		io_w + io_e, // Y98 MCB0.(CAS,RAS)
		io_w + io_e, // Y99 MCB0.(A6,A5)
		io_w + io_e, // Y100 MCB0.(ODT,A3)
		io_w + io_e, // Y101 MCB0.CLK
		io_w + io_e, // Y102 MCB0.(A1,A0)
		io_w + io_e, // Y103 MCB0.(BA1,BA0)
		// clock row
		null, // Y104 MCB0.MCB
		null, // Y105
		null, // Y106
		null, // Y107
		null, // Y108
		null, // Y109
		null, // Y110
		null, // Y111
		// clock break
		null, // Y112
		null, // Y113
		null, // Y114
		null, // Y115
		io_w + io_e, // Y116 MCB0.(A2,A7)
		io_w + io_e, // Y117 MCB0.(BA2,WE)
		io_w + io_e, // Y118 MCB0.(A4,A10)
		io_w + io_e, // Y119 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y120 MCB0.(A12,CKE)
		null, // Y121
		io_w + io_e, // Y122 MCB0.(A11,RST)
		null, // Y123
		io_w + io_e, // Y124 MCB0.(A14,A13)
		null, // Y125
		io_w + io_e, // Y126
		// right bank split
		io_w + io_e, // Y127
		// clock break
		// left bank split
		// MCB split
		null, // Y128
		null, // Y129
		null, // Y130
		null, // Y131
		io_w + io_e, // Y132
		io_w + io_e, // Y133 MCB1.DQ(14,15)
		null, // Y134 MCB1.MUI7
		null, // Y135
		// clock row
		io_w + io_e, // Y136 MCB1.DQ(12,13)
		null, // Y137 MCB1.MUI6
		null, // Y138
		io_w + io_e, // Y139 MCB1.DQS1
		null, // Y140 MCB1.MUI5
		null, // Y141
		io_w + io_e, // Y142 MCB1.DQ(10,11)
		null, // Y143 MCB1.MUI4
		// clock break
		null, // Y144
		io_w + io_e, // Y145 MCB1.DQ(8,9)
		null, // Y146 MCB1.MUI3
		null, // Y147
		io_w + io_e, // Y148 MCB1.DQ(0,1)
		null, // Y149 MCB1.MUI2
		null, // Y150
		io_w + io_e, // Y151 MCB1.DQ(2,3)
		// clock row
		null, // Y152 MCB1.MUI1
		null, // Y153
		io_w + io_e, // Y154 MCB1.DQS0
		null, // Y155 MCB1.MUI0
		null, // Y156
		io_w + io_e, // Y157 MCB1.DQ(6,7)
		io_w + io_e, // Y158 MCB1.DQ(4,5)
		io_w + io_e, // Y159 MCB1.(DM0,DM1)
		// clock break
		null, // Y160
		null, // Y161
		io_w + io_e, // Y162 MCB1.(CAS,RAS)
		io_w + io_e, // Y163 MCB1.(A6,A5)
		io_w + io_e, // Y164 MCB1.(ODT,A3)
		io_w + io_e, // Y165 MCB1.CLK
		io_w + io_e, // Y166 MCB1.(A1,A0)
		io_w + io_e, // Y167 MCB1.(BA1,BA0)
		// clock row
		null, // Y168 MCB1.MCB
		null, // Y169
		null, // Y170
		null, // Y171
		null, // Y172
		null, // Y173
		null, // Y174
		null, // Y175
		// clock break
		null, // Y176
		null, // Y177
		null, // Y178
		null, // Y179
		io_w + io_e, // Y180 MCB1.(A2,A7)
		io_w + io_e, // Y181 MCB1.(BA2,WE)
		io_w + io_e, // Y182 MCB1.(A4,A10)
		io_w + io_e, // Y183 MCB1.(A9,A8)
		// clock row
		io_w + io_e, // Y184 MCB1.(A12,CKE)
		null, // Y185
		io_w + io_e, // Y186 MCB1.(A11,RST)
		null, // Y187
		io_w + io_e, // Y188 MCB1.(A14,A13)
		io_e, // Y189
		io_w, // Y190
		null, // Y191
	}
	rows_pci_ce_split Y40, Y152;
	rows_bank_split Y128, Y127;
	row_mcb_split Y128;
	gts quad X14, X27;
	mcb Y104 {
		mui Y91, Y88, Y85, Y82, Y79, Y76, Y73, Y70;
		iop_dq Y84, Y87, Y94, Y93, Y81, Y78, Y72, Y69;
		iop_dqs Y90, Y75;
		io_dm Y95.IOB0, Y95.IOB1;
		iop_clk Y101;
		io_addr Y102.IOB1, Y102.IOB0, Y116.IOB0, Y100.IOB1, Y118.IOB0, Y99.IOB1, Y99.IOB0, Y116.IOB1, Y119.IOB1, Y119.IOB0, Y118.IOB1, Y122.IOB0, Y120.IOB0, Y124.IOB1, Y124.IOB0;
		io_ba Y103.IOB1, Y103.IOB0, Y117.IOB0;
		io_ras Y98.IOB1;
		io_cas Y98.IOB0;
		io_we Y117.IOB1;
		io_odt Y100.IOB0;
		io_cke Y120.IOB1;
		io_reset Y122.IOB1;
	}
	mcb Y168 {
		mui Y155, Y152, Y149, Y146, Y143, Y140, Y137, Y134;
		iop_dq Y148, Y151, Y158, Y157, Y145, Y142, Y136, Y133;
		iop_dqs Y154, Y139;
		io_dm Y159.IOB0, Y159.IOB1;
		iop_clk Y165;
		io_addr Y166.IOB1, Y166.IOB0, Y180.IOB0, Y164.IOB1, Y182.IOB0, Y163.IOB1, Y163.IOB0, Y180.IOB1, Y183.IOB1, Y183.IOB0, Y182.IOB1, Y186.IOB0, Y184.IOB0, Y188.IOB1, Y188.IOB0;
		io_ba Y167.IOB1, Y167.IOB0, Y181.IOB0;
		io_ras Y162.IOB1;
		io_cas Y162.IOB0;
		io_we Y181.IOB1;
		io_odt Y164.IOB0;
		io_cke Y184.IOB1;
		io_reset Y186.IOB1;
	}
	cfg_io D0 = IOB_S40_3;
	cfg_io D1 = IOB_S38_1;
	cfg_io D2 = IOB_S38_0;
	cfg_io D3 = IOB_S5_1;
	cfg_io D4 = IOB_S5_0;
	cfg_io D5 = IOB_S4_1;
	cfg_io D6 = IOB_S4_0;
	cfg_io D7 = IOB_S5_3;
	cfg_io D8 = IOB_S2_1;
	cfg_io D9 = IOB_S2_0;
	cfg_io D10 = IOB_S37_2;
	cfg_io D11 = IOB_S37_1;
	cfg_io D12 = IOB_S37_0;
	cfg_io D13 = IOB_S21_1;
	cfg_io D14 = IOB_S20_3;
	cfg_io D15 = IOB_S20_2;
	cfg_io CSO_B = IOB_S1_2;
	cfg_io INIT_B = IOB_S1_3;
	cfg_io RDWR_B = IOB_S5_2;
	cfg_io FCS_B = IOB_E87_1;
	cfg_io FOE_B = IOB_E87_0;
	cfg_io FWE_B = IOB_E84_1;
	cfg_io LDC = IOB_E84_0;
	cfg_io HDC = IOB_E81_1;
	cfg_io A0 = IOB_E90_0;
	cfg_io A1 = IOB_E90_1;
	cfg_io A2 = IOB_E93_0;
	cfg_io A3 = IOB_E93_1;
	cfg_io A4 = IOB_E101_0;
	cfg_io A5 = IOB_E101_1;
	cfg_io A6 = IOB_E102_0;
	cfg_io A7 = IOB_E102_1;
	cfg_io A8 = IOB_E103_0;
	cfg_io A9 = IOB_E103_1;
	cfg_io A10 = IOB_E116_0;
	cfg_io A11 = IOB_E116_1;
	cfg_io A12 = IOB_E117_0;
	cfg_io A13 = IOB_E117_1;
	cfg_io A14 = IOB_E118_0;
	cfg_io A15 = IOB_E118_1;
	cfg_io A16 = IOB_E119_0;
	cfg_io A17 = IOB_E119_1;
	cfg_io A18 = IOB_E120_0;
	cfg_io A19 = IOB_E120_1;
	cfg_io A20 = IOB_E122_0;
	cfg_io A21 = IOB_E122_1;
	cfg_io A22 = IOB_E124_0;
	cfg_io A23 = IOB_E124_1;
	cfg_io A24 = IOB_E189_0;
	cfg_io A25 = IOB_E189_1;
	cfg_io DOUT = IOB_E22_0;
	cfg_io MOSI = IOB_S40_2;
	cfg_io M0 = IOB_S41_2;
	cfg_io M1 = IOB_S37_3;
	cfg_io CCLK = IOB_S41_3;
	cfg_io USER_CCLK = IOB_S21_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S41_1;
	cfg_io CMP_MOSI = IOB_S41_0;
	cfg_io AWAKE = IOB_E22_1;
	cfg_io SCP0 = IOB_N41_0;
	cfg_io SCP1 = IOB_N41_1;
	cfg_io SCP2 = IOB_N41_2;
	cfg_io SCP3 = IOB_N41_3;
	cfg_io SCP4 = IOB_N40_0;
	cfg_io SCP5 = IOB_N40_1;
	cfg_io SCP6 = IOB_N40_2;
	cfg_io SCP7 = IOB_N40_3;
	has_encrypt;
}

// xc6slx100t xc6slx100 xa6slx100 xc6slx100l
chip CHIP6 {
	columns {
		io, // X0
		clexm + io_s_outer + io_n_outer, // X1
		clexl + io_s + io_n, // X2
		bram, // X3
		clexm + io_s + io_n, // X4
		clexl + io_s + io_n, // X5
		dsp, // X6
		clexm + io_s + io_n, // X7
		clexl, // X8
		clexm + io_s + io_n, // X9
		clexl + io_s + io_n, // X10
		bram, // X11
		clexm + io_s + io_n, // X12
		clexl + io_s + io_n, // X13
		clexm + io_s + io_n, // X14
		dsp, // X15 FOLD
		clexl, // X16
		clexm, // X17
		clexl, // X18
		clexm, // X19
		clexl, // X20
		bram, // X21 LGT
		clexm, // X22
		clexl, // X23
		clexm, // X24
		clexl, // X25
		clexm + io_s + io_n, // X26
		clexl_clk + io_s + io_n, // X27
		clexm + io_s + io_n, // X28
		clexl + io_s_inner + io_n_outer, // X29
		clexm, // X30
		clexl, // X31
		clexm, // X32
		clexl, // X33
		bram, // X34 RGT
		clexl, // X35
		clexm, // X36
		clexl, // X37
		clexm, // X38
		clexl, // X39
		dsp_gt, // X40 FOLD
		clexm + io_s + io_n, // X41
		clexl + io_s + io_n, // X42
		clexm, // X43
		clexl + io_s + io_n, // X44
		bram, // X45
		clexm + io_s + io_n, // X46
		clexl + io_s + io_n, // X47
		clexm, // X48
		clexl + io_s + io_n, // X49
		dsp, // X50
		clexm + io_s + io_n, // X51
		clexl + io_s + io_n, // X52
		bram, // X53
		clexm + io_s + io_n, // X54
		clexl + io_s + io_n, // X55
		io, // X56
	}
	cols_clk_fold X15, X40;
	rows {
		null, // Y0
		null, // Y1
		io_w, // Y2
		null, // Y3
		null, // Y4
		io_w, // Y5
		null, // Y6
		io_w, // Y7
		// clock row
		null, // Y8
		io_w, // Y9
		null, // Y10
		io_w, // Y11
		null, // Y12
		null, // Y13
		io_w, // Y14
		null, // Y15
		// clock break
		io_w, // Y16
		null, // Y17
		io_w, // Y18
		null, // Y19
		null, // Y20
		io_w, // Y21
		io_e, // Y22
		io_w, // Y23
		// clock row
		null, // Y24
		io_w + io_e, // Y25
		null, // Y26
		io_w + io_e, // Y27
		null, // Y28
		null, // Y29
		io_w + io_e, // Y30
		null, // Y31
		// clock break
		io_w + io_e, // Y32
		null, // Y33
		io_w + io_e, // Y34
		null, // Y35
		null, // Y36
		io_w + io_e, // Y37
		null, // Y38
		io_w + io_e, // Y39
		// clock row
		null, // Y40
		io_w + io_e, // Y41
		null, // Y42
		io_w + io_e, // Y43
		null, // Y44
		null, // Y45
		io_w + io_e, // Y46
		null, // Y47
		// clock break
		io_w + io_e, // Y48
		null, // Y49
		io_w + io_e, // Y50
		null, // Y51
		null, // Y52
		io_w + io_e, // Y53
		null, // Y54
		io_w + io_e, // Y55
		// clock row
		io_w + io_e, // Y56
		null, // Y57
		null, // Y58
		io_w + io_e, // Y59
		null, // Y60
		io_w + io_e, // Y61
		null, // Y62
		null, // Y63
		// clock break
		io_w + io_e, // Y64
		null, // Y65
		io_w + io_e, // Y66
		io_w + io_e, // Y67
		io_w + io_e, // Y68
		io_w + io_e, // Y69 MCB0.DQ(14,15)
		null, // Y70 MCB0.MUI7
		null, // Y71
		// clock row
		io_w + io_e, // Y72 MCB0.DQ(12,13)
		null, // Y73 MCB0.MUI6
		null, // Y74
		io_w + io_e, // Y75 MCB0.DQS1
		null, // Y76 MCB0.MUI5
		null, // Y77
		io_w + io_e, // Y78 MCB0.DQ(10,11)
		null, // Y79 MCB0.MUI4
		// clock break
		null, // Y80
		io_w + io_e, // Y81 MCB0.DQ(8,9)
		null, // Y82 MCB0.MUI3
		null, // Y83
		io_w + io_e, // Y84 MCB0.DQ(0,1)
		null, // Y85 MCB0.MUI2
		null, // Y86
		io_w + io_e, // Y87 MCB0.DQ(2,3)
		// clock row
		null, // Y88 MCB0.MUI1
		null, // Y89
		io_w + io_e, // Y90 MCB0.DQS0
		null, // Y91 MCB0.MUI0
		null, // Y92
		io_w + io_e, // Y93 MCB0.DQ(6,7)
		io_w + io_e, // Y94 MCB0.DQ(4,5)
		io_w + io_e, // Y95 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y96
		null, // Y97
		io_w + io_e, // Y98 MCB0.(CAS,RAS)
		io_w + io_e, // Y99 MCB0.(A6,A5)
		io_w + io_e, // Y100 MCB0.(ODT,A3)
		io_w + io_e, // Y101 MCB0.CLK
		io_w + io_e, // Y102 MCB0.(A1,A0)
		io_w + io_e, // Y103 MCB0.(BA1,BA0)
		// clock row
		null, // Y104 MCB0.MCB
		null, // Y105
		null, // Y106
		null, // Y107
		null, // Y108
		null, // Y109
		null, // Y110
		null, // Y111
		// clock break
		null, // Y112
		null, // Y113
		null, // Y114
		null, // Y115
		io_w + io_e, // Y116 MCB0.(A2,A7)
		io_w + io_e, // Y117 MCB0.(BA2,WE)
		io_w + io_e, // Y118 MCB0.(A4,A10)
		io_w + io_e, // Y119 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y120 MCB0.(A12,CKE)
		null, // Y121
		io_w + io_e, // Y122 MCB0.(A11,RST)
		null, // Y123
		io_w + io_e, // Y124 MCB0.(A14,A13)
		null, // Y125
		io_w + io_e, // Y126
		// right bank split
		io_w + io_e, // Y127
		// clock break
		// left bank split
		// MCB split
		null, // Y128
		null, // Y129
		null, // Y130
		null, // Y131
		io_w + io_e, // Y132
		io_w + io_e, // Y133 MCB1.DQ(14,15)
		null, // Y134 MCB1.MUI7
		null, // Y135
		// clock row
		io_w + io_e, // Y136 MCB1.DQ(12,13)
		null, // Y137 MCB1.MUI6
		null, // Y138
		io_w + io_e, // Y139 MCB1.DQS1
		null, // Y140 MCB1.MUI5
		null, // Y141
		io_w + io_e, // Y142 MCB1.DQ(10,11)
		null, // Y143 MCB1.MUI4
		// clock break
		null, // Y144
		io_w + io_e, // Y145 MCB1.DQ(8,9)
		null, // Y146 MCB1.MUI3
		null, // Y147
		io_w + io_e, // Y148 MCB1.DQ(0,1)
		null, // Y149 MCB1.MUI2
		null, // Y150
		io_w + io_e, // Y151 MCB1.DQ(2,3)
		// clock row
		null, // Y152 MCB1.MUI1
		null, // Y153
		io_w + io_e, // Y154 MCB1.DQS0
		null, // Y155 MCB1.MUI0
		null, // Y156
		io_w + io_e, // Y157 MCB1.DQ(6,7)
		io_w + io_e, // Y158 MCB1.DQ(4,5)
		io_w + io_e, // Y159 MCB1.(DM0,DM1)
		// clock break
		null, // Y160
		null, // Y161
		io_w + io_e, // Y162 MCB1.(CAS,RAS)
		io_w + io_e, // Y163 MCB1.(A6,A5)
		io_w + io_e, // Y164 MCB1.(ODT,A3)
		io_w + io_e, // Y165 MCB1.CLK
		io_w + io_e, // Y166 MCB1.(A1,A0)
		io_w + io_e, // Y167 MCB1.(BA1,BA0)
		// clock row
		null, // Y168 MCB1.MCB
		null, // Y169
		null, // Y170
		null, // Y171
		null, // Y172
		null, // Y173
		null, // Y174
		null, // Y175
		// clock break
		null, // Y176
		null, // Y177
		null, // Y178
		null, // Y179
		io_w + io_e, // Y180 MCB1.(A2,A7)
		io_w + io_e, // Y181 MCB1.(BA2,WE)
		io_w + io_e, // Y182 MCB1.(A4,A10)
		io_w + io_e, // Y183 MCB1.(A9,A8)
		// clock row
		io_w + io_e, // Y184 MCB1.(A12,CKE)
		null, // Y185
		io_w + io_e, // Y186 MCB1.(A11,RST)
		null, // Y187
		io_w + io_e, // Y188 MCB1.(A14,A13)
		io_e, // Y189
		io_w, // Y190
		null, // Y191
	}
	rows_pci_ce_split Y40, Y152;
	rows_bank_split Y128, Y127;
	row_mcb_split Y128;
	gts quad X21, X34;
	mcb Y104 {
		mui Y91, Y88, Y85, Y82, Y79, Y76, Y73, Y70;
		iop_dq Y84, Y87, Y94, Y93, Y81, Y78, Y72, Y69;
		iop_dqs Y90, Y75;
		io_dm Y95.IOB0, Y95.IOB1;
		iop_clk Y101;
		io_addr Y102.IOB1, Y102.IOB0, Y116.IOB0, Y100.IOB1, Y118.IOB0, Y99.IOB1, Y99.IOB0, Y116.IOB1, Y119.IOB1, Y119.IOB0, Y118.IOB1, Y122.IOB0, Y120.IOB0, Y124.IOB1, Y124.IOB0;
		io_ba Y103.IOB1, Y103.IOB0, Y117.IOB0;
		io_ras Y98.IOB1;
		io_cas Y98.IOB0;
		io_we Y117.IOB1;
		io_odt Y100.IOB0;
		io_cke Y120.IOB1;
		io_reset Y122.IOB1;
	}
	mcb Y168 {
		mui Y155, Y152, Y149, Y146, Y143, Y140, Y137, Y134;
		iop_dq Y148, Y151, Y158, Y157, Y145, Y142, Y136, Y133;
		iop_dqs Y154, Y139;
		io_dm Y159.IOB0, Y159.IOB1;
		iop_clk Y165;
		io_addr Y166.IOB1, Y166.IOB0, Y180.IOB0, Y164.IOB1, Y182.IOB0, Y163.IOB1, Y163.IOB0, Y180.IOB1, Y183.IOB1, Y183.IOB0, Y182.IOB1, Y186.IOB0, Y184.IOB0, Y188.IOB1, Y188.IOB0;
		io_ba Y167.IOB1, Y167.IOB0, Y181.IOB0;
		io_ras Y162.IOB1;
		io_cas Y162.IOB0;
		io_we Y181.IOB1;
		io_odt Y164.IOB0;
		io_cke Y184.IOB1;
		io_reset Y186.IOB1;
	}
	cfg_io D0 = IOB_S54_3;
	cfg_io D1 = IOB_S47_1;
	cfg_io D2 = IOB_S47_0;
	cfg_io D3 = IOB_S9_3;
	cfg_io D4 = IOB_S9_2;
	cfg_io D5 = IOB_S4_1;
	cfg_io D6 = IOB_S4_0;
	cfg_io D7 = IOB_S10_1;
	cfg_io D8 = IOB_S2_1;
	cfg_io D9 = IOB_S2_0;
	cfg_io D10 = IOB_S46_2;
	cfg_io D11 = IOB_S46_1;
	cfg_io D12 = IOB_S46_0;
	cfg_io D13 = IOB_S28_1;
	cfg_io D14 = IOB_S27_3;
	cfg_io D15 = IOB_S27_2;
	cfg_io CSO_B = IOB_S1_2;
	cfg_io INIT_B = IOB_S1_3;
	cfg_io RDWR_B = IOB_S10_0;
	cfg_io FCS_B = IOB_E87_1;
	cfg_io FOE_B = IOB_E87_0;
	cfg_io FWE_B = IOB_E84_1;
	cfg_io LDC = IOB_E84_0;
	cfg_io HDC = IOB_E81_1;
	cfg_io A0 = IOB_E90_0;
	cfg_io A1 = IOB_E90_1;
	cfg_io A2 = IOB_E93_0;
	cfg_io A3 = IOB_E93_1;
	cfg_io A4 = IOB_E101_0;
	cfg_io A5 = IOB_E101_1;
	cfg_io A6 = IOB_E102_0;
	cfg_io A7 = IOB_E102_1;
	cfg_io A8 = IOB_E103_0;
	cfg_io A9 = IOB_E103_1;
	cfg_io A10 = IOB_E116_0;
	cfg_io A11 = IOB_E116_1;
	cfg_io A12 = IOB_E117_0;
	cfg_io A13 = IOB_E117_1;
	cfg_io A14 = IOB_E118_0;
	cfg_io A15 = IOB_E118_1;
	cfg_io A16 = IOB_E119_0;
	cfg_io A17 = IOB_E119_1;
	cfg_io A18 = IOB_E120_0;
	cfg_io A19 = IOB_E120_1;
	cfg_io A20 = IOB_E122_0;
	cfg_io A21 = IOB_E122_1;
	cfg_io A22 = IOB_E124_0;
	cfg_io A23 = IOB_E124_1;
	cfg_io A24 = IOB_E189_0;
	cfg_io A25 = IOB_E189_1;
	cfg_io DOUT = IOB_E22_0;
	cfg_io MOSI = IOB_S54_2;
	cfg_io M0 = IOB_S55_2;
	cfg_io M1 = IOB_S46_3;
	cfg_io CCLK = IOB_S55_3;
	cfg_io USER_CCLK = IOB_S28_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S55_1;
	cfg_io CMP_MOSI = IOB_S55_0;
	cfg_io AWAKE = IOB_E22_1;
	cfg_io SCP0 = IOB_N55_0;
	cfg_io SCP1 = IOB_N55_1;
	cfg_io SCP2 = IOB_N55_2;
	cfg_io SCP3 = IOB_N55_3;
	cfg_io SCP4 = IOB_N54_0;
	cfg_io SCP5 = IOB_N54_1;
	cfg_io SCP6 = IOB_N54_2;
	cfg_io SCP7 = IOB_N54_3;
	has_encrypt;
}

// xc6slx150t xq6slx150t xc6slx150 xq6slx150 xc6slx150l xq6slx150l
chip CHIP7 {
	columns {
		io, // X0
		clexl + io_s + io_n, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		dsp, // X6
		clexl + io_s + io_n, // X7
		clexm + io_s + io_n, // X8
		clexl, // X9
		clexm + io_s + io_n, // X10
		clexl + io_s + io_n, // X11
		clexm, // X12
		clexl, // X13
		clexm + io_s + io_n, // X14
		clexl + io_s + io_n, // X15
		clexm + io_s + io_n, // X16
		bram, // X17
		clexl + io_s + io_n, // X18
		clexm + io_s + io_n, // X19
		clexl, // X20
		dsp, // X21 FOLD
		clexl, // X22
		clexm, // X23
		clexl, // X24
		clexm, // X25
		clexl, // X26
		bram, // X27 LGT
		clexm, // X28
		clexl, // X29
		clexm, // X30
		clexl, // X31
		clexm, // X32
		clexl + io_s_inner + io_n_outer, // X33
		clexm, // X34
		clexl + io_s + io_n, // X35
		clexm + io_s + io_n, // X36
		clexl, // X37
		clexm + io_s + io_n, // X38
		clexl_clk + io_s + io_n, // X39
		clexm + io_s + io_n, // X40
		clexl + io_s + io_n, // X41
		clexm, // X42
		clexl + io_s + io_n_outer, // X43
		clexm + io_s_inner + io_n, // X44
		clexl, // X45
		clexm, // X46
		clexl, // X47
		clexm, // X48
		clexl, // X49
		bram, // X50 RGT
		clexl, // X51
		clexm, // X52
		clexl, // X53
		clexm, // X54
		clexl, // X55
		dsp_gt, // X56 FOLD
		clexl, // X57
		clexm + io_s + io_n, // X58
		clexl + io_s + io_n, // X59
		bram, // X60
		clexm + io_s + io_n, // X61
		clexl + io_s + io_n, // X62
		clexm, // X63
		clexl + io_s + io_n, // X64
		clexm + io_s + io_n, // X65
		clexl, // X66
		clexm + io_s + io_n, // X67
		clexl + io_s + io_n, // X68
		dsp, // X69
		clexm + io_s + io_n, // X70
		clexl + io_s_inner + io_n, // X71
		bram, // X72
		clexm + io_s + io_n, // X73
		clexl + io_s + io_n, // X74
		io, // X75
	}
	cols_clk_fold X21, X56;
	rows {
		null, // Y0
		null, // Y1
		io_w, // Y2
		null, // Y3
		null, // Y4
		io_w, // Y5
		null, // Y6
		io_w, // Y7
		// clock row
		null, // Y8
		io_w, // Y9
		null, // Y10
		io_w, // Y11
		null, // Y12
		null, // Y13
		io_w, // Y14
		null, // Y15
		// clock break
		io_w, // Y16
		null, // Y17
		io_w, // Y18
		null, // Y19
		null, // Y20
		io_w, // Y21
		io_e, // Y22
		io_w, // Y23
		// clock row
		null, // Y24
		io_w + io_e, // Y25
		null, // Y26
		io_w + io_e, // Y27
		null, // Y28
		null, // Y29
		io_w + io_e, // Y30
		null, // Y31
		// clock break
		io_w + io_e, // Y32
		null, // Y33
		io_w + io_e, // Y34
		null, // Y35
		null, // Y36
		io_w + io_e, // Y37
		null, // Y38
		io_w + io_e, // Y39
		// clock row
		null, // Y40
		io_w + io_e, // Y41
		null, // Y42
		io_w + io_e, // Y43
		null, // Y44
		null, // Y45
		io_w + io_e, // Y46
		null, // Y47
		// clock break
		io_w + io_e, // Y48
		null, // Y49
		io_w + io_e, // Y50
		null, // Y51
		null, // Y52
		io_w + io_e, // Y53
		null, // Y54
		io_w + io_e, // Y55
		// clock row
		io_w + io_e, // Y56
		null, // Y57
		null, // Y58
		io_w + io_e, // Y59
		null, // Y60
		io_w + io_e, // Y61
		null, // Y62
		null, // Y63
		// clock break
		io_w + io_e, // Y64
		null, // Y65
		io_w + io_e, // Y66
		io_w + io_e, // Y67
		io_w + io_e, // Y68
		io_w + io_e, // Y69 MCB0.DQ(14,15)
		null, // Y70 MCB0.MUI7
		null, // Y71
		// clock row
		io_w + io_e, // Y72 MCB0.DQ(12,13)
		null, // Y73 MCB0.MUI6
		null, // Y74
		io_w + io_e, // Y75 MCB0.DQS1
		null, // Y76 MCB0.MUI5
		null, // Y77
		io_w + io_e, // Y78 MCB0.DQ(10,11)
		null, // Y79 MCB0.MUI4
		// clock break
		null, // Y80
		io_w + io_e, // Y81 MCB0.DQ(8,9)
		null, // Y82 MCB0.MUI3
		null, // Y83
		io_w + io_e, // Y84 MCB0.DQ(0,1)
		null, // Y85 MCB0.MUI2
		null, // Y86
		io_w + io_e, // Y87 MCB0.DQ(2,3)
		// clock row
		null, // Y88 MCB0.MUI1
		null, // Y89
		io_w + io_e, // Y90 MCB0.DQS0
		null, // Y91 MCB0.MUI0
		null, // Y92
		io_w + io_e, // Y93 MCB0.DQ(6,7)
		io_w + io_e, // Y94 MCB0.DQ(4,5)
		io_w + io_e, // Y95 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y96
		null, // Y97
		io_w + io_e, // Y98 MCB0.(CAS,RAS)
		io_w + io_e, // Y99 MCB0.(A6,A5)
		io_w + io_e, // Y100 MCB0.(ODT,A3)
		io_w + io_e, // Y101 MCB0.CLK
		io_w + io_e, // Y102 MCB0.(A1,A0)
		io_w + io_e, // Y103 MCB0.(BA1,BA0)
		// clock row
		null, // Y104 MCB0.MCB
		null, // Y105
		null, // Y106
		null, // Y107
		null, // Y108
		null, // Y109
		null, // Y110
		null, // Y111
		// clock break
		null, // Y112
		null, // Y113
		null, // Y114
		null, // Y115
		io_w + io_e, // Y116 MCB0.(A2,A7)
		io_w + io_e, // Y117 MCB0.(BA2,WE)
		io_w + io_e, // Y118 MCB0.(A4,A10)
		io_w + io_e, // Y119 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y120 MCB0.(A12,CKE)
		null, // Y121
		io_w + io_e, // Y122 MCB0.(A11,RST)
		null, // Y123
		io_w + io_e, // Y124 MCB0.(A14,A13)
		null, // Y125
		io_w + io_e, // Y126
		// right bank split
		io_w + io_e, // Y127
		// clock break
		// left bank split
		// MCB split
		null, // Y128
		null, // Y129
		null, // Y130
		null, // Y131
		io_w + io_e, // Y132
		io_w + io_e, // Y133 MCB1.DQ(14,15)
		null, // Y134 MCB1.MUI7
		null, // Y135
		// clock row
		io_w + io_e, // Y136 MCB1.DQ(12,13)
		null, // Y137 MCB1.MUI6
		null, // Y138
		io_w + io_e, // Y139 MCB1.DQS1
		null, // Y140 MCB1.MUI5
		null, // Y141
		io_w + io_e, // Y142 MCB1.DQ(10,11)
		null, // Y143 MCB1.MUI4
		// clock break
		null, // Y144
		io_w + io_e, // Y145 MCB1.DQ(8,9)
		null, // Y146 MCB1.MUI3
		null, // Y147
		io_w + io_e, // Y148 MCB1.DQ(0,1)
		null, // Y149 MCB1.MUI2
		null, // Y150
		io_w + io_e, // Y151 MCB1.DQ(2,3)
		// clock row
		null, // Y152 MCB1.MUI1
		null, // Y153
		io_w + io_e, // Y154 MCB1.DQS0
		null, // Y155 MCB1.MUI0
		null, // Y156
		io_w + io_e, // Y157 MCB1.DQ(6,7)
		io_w + io_e, // Y158 MCB1.DQ(4,5)
		io_w + io_e, // Y159 MCB1.(DM0,DM1)
		// clock break
		null, // Y160
		null, // Y161
		io_w + io_e, // Y162 MCB1.(CAS,RAS)
		io_w + io_e, // Y163 MCB1.(A6,A5)
		io_w + io_e, // Y164 MCB1.(ODT,A3)
		io_w + io_e, // Y165 MCB1.CLK
		io_w + io_e, // Y166 MCB1.(A1,A0)
		io_w + io_e, // Y167 MCB1.(BA1,BA0)
		// clock row
		null, // Y168 MCB1.MCB
		null, // Y169
		null, // Y170
		null, // Y171
		null, // Y172
		null, // Y173
		null, // Y174
		null, // Y175
		// clock break
		null, // Y176
		null, // Y177
		null, // Y178
		null, // Y179
		io_w + io_e, // Y180 MCB1.(A2,A7)
		io_w + io_e, // Y181 MCB1.(BA2,WE)
		io_w + io_e, // Y182 MCB1.(A4,A10)
		io_w + io_e, // Y183 MCB1.(A9,A8)
		// clock row
		io_w + io_e, // Y184 MCB1.(A12,CKE)
		null, // Y185
		io_w + io_e, // Y186 MCB1.(A11,RST)
		null, // Y187
		io_w + io_e, // Y188 MCB1.(A14,A13)
		io_e, // Y189
		io_w, // Y190
		null, // Y191
	}
	rows_pci_ce_split Y40, Y152;
	rows_bank_split Y128, Y127;
	row_mcb_split Y128;
	gts quad X27, X50;
	mcb Y104 {
		mui Y91, Y88, Y85, Y82, Y79, Y76, Y73, Y70;
		iop_dq Y84, Y87, Y94, Y93, Y81, Y78, Y72, Y69;
		iop_dqs Y90, Y75;
		io_dm Y95.IOB0, Y95.IOB1;
		iop_clk Y101;
		io_addr Y102.IOB1, Y102.IOB0, Y116.IOB0, Y100.IOB1, Y118.IOB0, Y99.IOB1, Y99.IOB0, Y116.IOB1, Y119.IOB1, Y119.IOB0, Y118.IOB1, Y122.IOB0, Y120.IOB0, Y124.IOB1, Y124.IOB0;
		io_ba Y103.IOB1, Y103.IOB0, Y117.IOB0;
		io_ras Y98.IOB1;
		io_cas Y98.IOB0;
		io_we Y117.IOB1;
		io_odt Y100.IOB0;
		io_cke Y120.IOB1;
		io_reset Y122.IOB1;
	}
	mcb Y168 {
		mui Y155, Y152, Y149, Y146, Y143, Y140, Y137, Y134;
		iop_dq Y148, Y151, Y158, Y157, Y145, Y142, Y136, Y133;
		iop_dqs Y154, Y139;
		io_dm Y159.IOB0, Y159.IOB1;
		iop_clk Y165;
		io_addr Y166.IOB1, Y166.IOB0, Y180.IOB0, Y164.IOB1, Y182.IOB0, Y163.IOB1, Y163.IOB0, Y180.IOB1, Y183.IOB1, Y183.IOB0, Y182.IOB1, Y186.IOB0, Y184.IOB0, Y188.IOB1, Y188.IOB0;
		io_ba Y167.IOB1, Y167.IOB0, Y181.IOB0;
		io_ras Y162.IOB1;
		io_cas Y162.IOB0;
		io_we Y181.IOB1;
		io_odt Y164.IOB0;
		io_cke Y184.IOB1;
		io_reset Y186.IOB1;
	}
	cfg_io D0 = IOB_S73_3;
	cfg_io D1 = IOB_S65_3;
	cfg_io D2 = IOB_S65_2;
	cfg_io D3 = IOB_S14_1;
	cfg_io D4 = IOB_S14_0;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S14_3;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S65_0;
	cfg_io D11 = IOB_S64_3;
	cfg_io D12 = IOB_S64_2;
	cfg_io D13 = IOB_S40_1;
	cfg_io D14 = IOB_S39_3;
	cfg_io D15 = IOB_S39_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S14_2;
	cfg_io FCS_B = IOB_E87_1;
	cfg_io FOE_B = IOB_E87_0;
	cfg_io FWE_B = IOB_E84_1;
	cfg_io LDC = IOB_E84_0;
	cfg_io HDC = IOB_E81_1;
	cfg_io A0 = IOB_E90_0;
	cfg_io A1 = IOB_E90_1;
	cfg_io A2 = IOB_E93_0;
	cfg_io A3 = IOB_E93_1;
	cfg_io A4 = IOB_E101_0;
	cfg_io A5 = IOB_E101_1;
	cfg_io A6 = IOB_E102_0;
	cfg_io A7 = IOB_E102_1;
	cfg_io A8 = IOB_E103_0;
	cfg_io A9 = IOB_E103_1;
	cfg_io A10 = IOB_E116_0;
	cfg_io A11 = IOB_E116_1;
	cfg_io A12 = IOB_E117_0;
	cfg_io A13 = IOB_E117_1;
	cfg_io A14 = IOB_E118_0;
	cfg_io A15 = IOB_E118_1;
	cfg_io A16 = IOB_E119_0;
	cfg_io A17 = IOB_E119_1;
	cfg_io A18 = IOB_E120_0;
	cfg_io A19 = IOB_E120_1;
	cfg_io A20 = IOB_E122_0;
	cfg_io A21 = IOB_E122_1;
	cfg_io A22 = IOB_E124_0;
	cfg_io A23 = IOB_E124_1;
	cfg_io A24 = IOB_E189_0;
	cfg_io A25 = IOB_E189_1;
	cfg_io DOUT = IOB_E22_0;
	cfg_io MOSI = IOB_S73_2;
	cfg_io M0 = IOB_S74_2;
	cfg_io M1 = IOB_S65_1;
	cfg_io CCLK = IOB_S74_3;
	cfg_io USER_CCLK = IOB_S40_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S74_1;
	cfg_io CMP_MOSI = IOB_S74_0;
	cfg_io AWAKE = IOB_E22_1;
	cfg_io SCP0 = IOB_N74_0;
	cfg_io SCP1 = IOB_N74_1;
	cfg_io SCP2 = IOB_N74_2;
	cfg_io SCP3 = IOB_N74_3;
	cfg_io SCP4 = IOB_N73_0;
	cfg_io SCP5 = IOB_N73_1;
	cfg_io SCP6 = IOB_N73_2;
	cfg_io SCP7 = IOB_N73_3;
	has_encrypt;
}

// xc6slx9-cpg196 xc6slx9l-cpg196 xc6slx4-cpg196 xc6slx4l-cpg196
bond BOND0 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N9_0;
	pin A9 = IOB_N12_0;
	pin A10 = IOB_N14_2;
	pin A11 = IOB_N14_0;
	pin A12 = IOB_N15_2;
	pin A13 = TDI;
	pin A14 = GND;
	pin B1 = IOB_W62_0;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N8_3;
	pin B7 = IOB_N8_1;
	pin B8 = IOB_N9_1;
	pin B9 = IOB_N12_1;
	pin B10 = IOB_N14_3;
	pin B11 = IOB_N14_1;
	pin B12 = IOB_N15_3;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = IOB_W62_1;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = VCCO0;
	pin C5 = VCCO0;
	pin C6 = GND;
	pin C7 = GND;
	pin C8 = IOB_N9_2;
	pin C9 = VCCO0;
	pin C10 = VCCO0;
	pin C11 = IOB_N15_0;
	pin C12 = IOB_E61_1;
	pin C13 = IOB_E61_0;
	pin C14 = TDO;
	pin D1 = IOB_W55_0;
	pin D2 = IOB_W55_1;
	pin D3 = IOB_W54_0;
	pin D4 = IOB_W54_1;
	pin D5 = GND;
	pin D6 = GND;
	pin D7 = VCCAUX;
	pin D8 = IOB_N9_3;
	pin D9 = GND;
	pin D10 = GND;
	pin D11 = IOB_N15_1;
	pin D12 = VCCO1;
	pin D13 = IOB_E55_1;
	pin D14 = IOB_E55_0;
	pin E1 = IOB_W53_0;
	pin E2 = IOB_W53_1;
	pin E3 = VCCO3;
	pin E4 = VCCO3;
	pin E5 = VCCINT;
	pin E6 = VCCINT;
	pin E7 = VCCAUX;
	pin E8 = GND;
	pin E9 = VCCINT;
	pin E10 = VCCINT;
	pin E11 = GND;
	pin E12 = VCCO1;
	pin E13 = IOB_E54_1;
	pin E14 = IOB_E54_0;
	pin F1 = IOB_W35_0;
	pin F2 = IOB_W35_1;
	pin F3 = IOB_W52_0;
	pin F4 = IOB_W52_1;
	pin F5 = VCCINT;
	pin F6 = VCCINT;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCINT;
	pin F10 = VCCINT;
	pin F11 = IOB_E53_1;
	pin F12 = IOB_E53_0;
	pin F13 = IOB_E34_1;
	pin F14 = IOB_E34_0;
	pin G1 = IOB_W31_0;
	pin G2 = IOB_W31_1;
	pin G3 = VCCO3;
	pin G4 = GND;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = VCCAUX;
	pin G10 = VCCAUX;
	pin G11 = VCCO1;
	pin G12 = VCCO1;
	pin G13 = IOB_E35_1;
	pin G14 = IOB_E35_0;
	pin H1 = IOB_W34_0;
	pin H2 = IOB_W34_1;
	pin H3 = VCCO3;
	pin H4 = GND;
	pin H5 = VCCAUX;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E30_1;
	pin H12 = IOB_E30_0;
	pin H13 = IOB_E31_1;
	pin H14 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W20_0;
	pin J4 = IOB_W20_1;
	pin J5 = VCCINT;
	pin J6 = VCCINT;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = GND;
	pin J11 = IOB_E23_1;
	pin J12 = IOB_E23_0;
	pin J13 = IOB_E26_1;
	pin J14 = IOB_E26_0;
	pin K1 = IOB_W17_0;
	pin K2 = IOB_W17_1;
	pin K3 = VCCO3;
	pin K4 = VCCO3;
	pin K5 = VCCINT;
	pin K6 = VCCINT;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = IOB_E20_1;
	pin K14 = IOB_E20_0;
	pin L1 = IOB_W3_0;
	pin L2 = IOB_W3_1;
	pin L3 = GND;
	pin L4 = IOB_S2_3;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = VCCAUX;
	pin L8 = IOB_S12_1;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = SUSPEND;
	pin L13 = IOB_E4_1;
	pin L14 = IOB_E4_0;
	pin M1 = IOB_W2_0;
	pin M2 = IOB_W2_1;
	pin M3 = GND;
	pin M4 = IOB_S2_2;
	pin M5 = VCCO2;
	pin M6 = VCCO2;
	pin M7 = GND;
	pin M8 = IOB_S12_0;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = GND;
	pin M12 = CMP_CS_B;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E2_0;
	pin N1 = PROG_B;
	pin N2 = IOB_S1_1;
	pin N3 = IOB_S1_3;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S8_3;
	pin N8 = IOB_S9_1;
	pin N9 = IOB_S12_3;
	pin N10 = IOB_S14_1;
	pin N11 = IOB_S14_3;
	pin N12 = IOB_S15_1;
	pin N13 = IOB_S15_3;
	pin N14 = DONE;
	pin P1 = GND;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_2;
	pin P4 = IOB_S2_0;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S4_2;
	pin P7 = IOB_S8_2;
	pin P8 = IOB_S9_0;
	pin P9 = IOB_S12_2;
	pin P10 = IOB_S14_0;
	pin P11 = IOB_S14_2;
	pin P12 = IOB_S15_0;
	pin P13 = IOB_S15_2;
	pin P14 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_N1_2;
	vref IOB_N12_0;
}

// xc6slx9-csg225 xa6slx9-csg225 xc6slx9l-csg225
bond BOND1 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N7_0;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N9_2;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N12_0;
	pin A11 = IOB_N14_2;
	pin A12 = IOB_N15_0;
	pin A13 = IOB_N15_2;
	pin A14 = TCK;
	pin A15 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N4_1;
	pin B6 = GND;
	pin B7 = IOB_N8_1;
	pin B8 = VCCO0;
	pin B9 = IOB_N9_1;
	pin B10 = GND;
	pin B11 = IOB_N14_3;
	pin B12 = VCCO0;
	pin B13 = IOB_N15_3;
	pin B14 = IOB_E61_1;
	pin B15 = IOB_E61_0;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N7_1;
	pin C7 = IOB_N5_2;
	pin C8 = IOB_N9_3;
	pin C9 = IOB_N11_0;
	pin C10 = IOB_N12_1;
	pin C11 = IOB_N14_0;
	pin C12 = IOB_N15_1;
	pin C13 = GND;
	pin C14 = IOB_E54_1;
	pin C15 = IOB_E54_0;
	pin D1 = IOB_W58_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W58_1;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N5_3;
	pin D8 = IOB_N8_2;
	pin D9 = VCCO0;
	pin D10 = IOB_N11_1;
	pin D11 = IOB_N14_1;
	pin D12 = TDO;
	pin D13 = IOB_E52_1;
	pin D14 = VCCO1;
	pin D15 = IOB_E52_0;
	pin E1 = IOB_W55_0;
	pin E2 = IOB_W55_1;
	pin E3 = IOB_W56_0;
	pin E4 = IOB_W54_0;
	pin E5 = IOB_W54_1;
	pin E6 = IOB_N4_3;
	pin E7 = IOB_N8_3;
	pin E8 = IOB_N11_2;
	pin E9 = IOB_N12_2;
	pin E10 = TDI;
	pin E11 = GND;
	pin E12 = VCCAUX;
	pin E13 = TMS;
	pin E14 = IOB_E38_1;
	pin E15 = IOB_E38_0;
	pin F1 = IOB_W37_0;
	pin F2 = GND;
	pin F3 = IOB_W37_1;
	pin F4 = IOB_W53_0;
	pin F5 = IOB_W53_1;
	pin F6 = GND;
	pin F7 = VCCAUX;
	pin F8 = IOB_N11_3;
	pin F9 = VCCINT;
	pin F10 = IOB_N12_3;
	pin F11 = IOB_E56_1;
	pin F12 = IOB_E56_0;
	pin F13 = IOB_E36_1;
	pin F14 = GND;
	pin F15 = IOB_E36_0;
	pin G1 = IOB_W35_0;
	pin G2 = IOB_W35_1;
	pin G3 = IOB_W39_0;
	pin G4 = VCCO3;
	pin G5 = IOB_W39_1;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCINT;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = IOB_E58_1;
	pin G12 = IOB_E58_0;
	pin G13 = IOB_E53_0;
	pin G14 = IOB_E34_1;
	pin G15 = IOB_E34_0;
	pin H1 = IOB_W31_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W31_1;
	pin H4 = IOB_W38_0;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_E55_1;
	pin H11 = IOB_E55_0;
	pin H12 = IOB_E53_1;
	pin H13 = IOB_E31_1;
	pin H14 = VCCO1;
	pin H15 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W34_0;
	pin J4 = IOB_W36_0;
	pin J5 = IOB_W38_1;
	pin J6 = VCCAUX;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E39_1;
	pin J12 = VCCO1;
	pin J13 = IOB_E39_0;
	pin J14 = IOB_E30_1;
	pin J15 = IOB_E30_0;
	pin K1 = IOB_W29_0;
	pin K2 = GND;
	pin K3 = IOB_W29_1;
	pin K4 = IOB_W34_1;
	pin K5 = IOB_W36_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_S8_3;
	pin K9 = VCCAUX;
	pin K10 = IOB_E37_1;
	pin K11 = IOB_E37_0;
	pin K12 = IOB_E35_1;
	pin K13 = IOB_E29_1;
	pin K14 = GND;
	pin K15 = IOB_E29_0;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W26_1;
	pin L3 = IOB_W2_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_S2_2;
	pin L6 = IOB_S2_3;
	pin L7 = IOB_S5_1;
	pin L8 = IOB_S8_2;
	pin L9 = IOB_S12_1;
	pin L10 = CMP_CS_B;
	pin L11 = GND;
	pin L12 = IOB_E35_0;
	pin L13 = SUSPEND;
	pin L14 = IOB_E26_1;
	pin L15 = IOB_E26_0;
	pin M1 = IOB_W23_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_S1_3;
	pin M6 = IOB_S5_0;
	pin M7 = VCCO2;
	pin M8 = IOB_S9_1;
	pin M9 = IOB_S11_3;
	pin M10 = IOB_S12_0;
	pin M11 = IOB_S14_1;
	pin M12 = VCCAUX;
	pin M13 = IOB_E23_1;
	pin M14 = VCCO1;
	pin M15 = IOB_E23_0;
	pin N1 = IOB_W20_0;
	pin N2 = IOB_W20_1;
	pin N3 = GND;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S9_0;
	pin N8 = IOB_S9_3;
	pin N9 = IOB_S11_2;
	pin N10 = IOB_S12_3;
	pin N11 = IOB_S14_0;
	pin N12 = IOB_S15_3;
	pin N13 = GND;
	pin N14 = IOB_E20_1;
	pin N15 = IOB_E20_0;
	pin P1 = IOB_W3_0;
	pin P2 = IOB_W3_1;
	pin P3 = IOB_S1_1;
	pin P4 = VCCO2;
	pin P5 = IOB_S4_1;
	pin P6 = GND;
	pin P7 = IOB_S8_1;
	pin P8 = VCCO2;
	pin P9 = IOB_S11_1;
	pin P10 = GND;
	pin P11 = IOB_S14_3;
	pin P12 = VCCO2;
	pin P13 = IOB_S15_1;
	pin P14 = IOB_E2_1;
	pin P15 = IOB_E2_0;
	pin R1 = GND;
	pin R2 = PROG_B;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S2_0;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S4_2;
	pin R7 = IOB_S8_0;
	pin R8 = IOB_S9_2;
	pin R9 = IOB_S11_0;
	pin R10 = IOB_S12_2;
	pin R11 = IOB_S14_2;
	pin R12 = IOB_S15_2;
	pin R13 = IOB_S15_0;
	pin R14 = DONE;
	pin R15 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S11_0;
	vref IOB_N1_2;
	vref IOB_N11_2;
	vref IOB_N12_0;
}

// xc6slx9-csg324 xa6slx9-csg324 xc6slx9l-csg324
bond BOND2 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N5_2;
	pin A8 = IOB_N7_0;
	pin A9 = IOB_N8_0;
	pin A10 = IOB_N9_0;
	pin A11 = IOB_N11_0;
	pin A12 = IOB_N12_2;
	pin A13 = NC;
	pin A14 = IOB_N12_0;
	pin A15 = IOB_N14_0;
	pin A16 = IOB_N15_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_3;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_1;
	pin B7 = GND;
	pin B8 = IOB_N7_1;
	pin B9 = IOB_N8_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N11_1;
	pin B12 = IOB_N12_3;
	pin B13 = GND;
	pin B14 = IOB_N12_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N15_1;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N1_2;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N5_3;
	pin C8 = IOB_N7_2;
	pin C9 = IOB_N8_2;
	pin C10 = IOB_N9_1;
	pin C11 = IOB_N9_2;
	pin C12 = NC;
	pin C13 = NC;
	pin C14 = IOB_N15_2;
	pin C15 = IOB_N14_1;
	pin C16 = GND;
	pin C17 = IOB_E60_1;
	pin C18 = IOB_E60_0;
	pin D1 = IOB_W55_0;
	pin D2 = IOB_W55_1;
	pin D3 = IOB_W58_0;
	pin D4 = IOB_N1_3;
	pin D5 = GND;
	pin D6 = IOB_N2_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N7_3;
	pin D9 = IOB_N8_3;
	pin D10 = GND;
	pin D11 = IOB_N9_3;
	pin D12 = NC;
	pin D13 = VCCO0;
	pin D14 = IOB_N15_3;
	pin D15 = TDI;
	pin D16 = TDO;
	pin D17 = IOB_E56_1;
	pin D18 = IOB_E56_0;
	pin E1 = IOB_W53_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W53_1;
	pin E4 = IOB_W58_1;
	pin E5 = VCCAUX;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = NC;
	pin E9 = VCCAUX;
	pin E10 = VCCO0;
	pin E11 = NC;
	pin E12 = NC;
	pin E13 = IOB_N14_2;
	pin E14 = VCCAUX;
	pin E15 = GND;
	pin E16 = IOB_E54_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E54_0;
	pin F1 = IOB_W39_0;
	pin F2 = IOB_W39_1;
	pin F3 = IOB_W54_0;
	pin F4 = IOB_W54_1;
	pin F5 = IOB_W60_0;
	pin F6 = IOB_W60_1;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = IOB_N11_2;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N14_3;
	pin F14 = IOB_E58_1;
	pin F15 = IOB_E61_1;
	pin F16 = IOB_E61_0;
	pin F17 = IOB_E52_1;
	pin F18 = IOB_E52_0;
	pin G1 = IOB_W37_0;
	pin G2 = GND;
	pin G3 = IOB_W37_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W56_0;
	pin G7 = VCCINT;
	pin G8 = NC;
	pin G9 = IOB_N11_3;
	pin G10 = VCCAUX;
	pin G11 = NC;
	pin G12 = GND;
	pin G13 = IOB_E55_0;
	pin G14 = IOB_E58_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E37_1;
	pin G17 = GND;
	pin G18 = IOB_E37_0;
	pin H1 = IOB_W30_0;
	pin H2 = IOB_W30_1;
	pin H3 = IOB_W35_0;
	pin H4 = IOB_W35_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = IOB_W56_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E55_1;
	pin H13 = IOB_E39_1;
	pin H14 = IOB_E39_0;
	pin H15 = IOB_E38_1;
	pin H16 = IOB_E38_0;
	pin H17 = IOB_E30_1;
	pin H18 = IOB_E30_0;
	pin J1 = IOB_W29_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W29_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W38_0;
	pin J7 = IOB_W38_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E36_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E29_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E29_0;
	pin K1 = IOB_W23_0;
	pin K2 = IOB_W23_1;
	pin K3 = IOB_W31_0;
	pin K4 = IOB_W31_1;
	pin K5 = IOB_W34_0;
	pin K6 = IOB_W36_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E53_1;
	pin K13 = IOB_E53_0;
	pin K14 = IOB_E36_0;
	pin K15 = IOB_E34_1;
	pin K16 = IOB_E34_0;
	pin K17 = IOB_E26_1;
	pin K18 = IOB_E26_0;
	pin L1 = IOB_W20_0;
	pin L2 = IOB_W20_1;
	pin L3 = IOB_W26_0;
	pin L4 = IOB_W26_1;
	pin L5 = IOB_W34_1;
	pin L6 = IOB_W4_1;
	pin L7 = IOB_W36_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E35_1;
	pin L13 = IOB_E35_0;
	pin L14 = IOB_E3_1;
	pin L15 = IOB_E31_1;
	pin L16 = IOB_E31_0;
	pin L17 = IOB_E23_1;
	pin L18 = IOB_E23_0;
	pin M1 = IOB_W17_0;
	pin M2 = GND;
	pin M3 = IOB_W17_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W4_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = NC;
	pin M9 = VCCAUX;
	pin M10 = NC;
	pin M11 = NC;
	pin M12 = VCCINT;
	pin M13 = IOB_E3_0;
	pin M14 = IOB_E4_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E20_1;
	pin M17 = GND;
	pin M18 = IOB_E20_0;
	pin N1 = IOB_W14_0;
	pin N2 = IOB_W14_1;
	pin N3 = IOB_W2_0;
	pin N4 = IOB_W2_1;
	pin N5 = IOB_S1_3;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = NC;
	pin N9 = NC;
	pin N10 = NC;
	pin N11 = NC;
	pin N12 = IOB_S12_3;
	pin N13 = GND;
	pin N14 = IOB_E4_0;
	pin N15 = IOB_E11_1;
	pin N16 = IOB_E11_0;
	pin N17 = IOB_E17_1;
	pin N18 = IOB_E17_0;
	pin P1 = IOB_W11_0;
	pin P2 = IOB_W11_1;
	pin P3 = IOB_W3_0;
	pin P4 = IOB_W3_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S1_2;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = NC;
	pin P12 = IOB_S12_2;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E2_0;
	pin P17 = IOB_E14_1;
	pin P18 = IOB_E14_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S2_3;
	pin R4 = GND;
	pin R5 = IOB_S4_3;
	pin R6 = VCCO2;
	pin R7 = IOB_S5_1;
	pin R8 = IOB_S8_3;
	pin R9 = GND;
	pin R10 = IOB_S9_3;
	pin R11 = IOB_S11_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S14_3;
	pin R14 = GND;
	pin R15 = IOB_S15_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W8_0;
	pin T2 = IOB_W8_1;
	pin T3 = IOB_S2_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S4_2;
	pin T6 = IOB_S7_3;
	pin T7 = IOB_S5_0;
	pin T8 = IOB_S8_2;
	pin T9 = IOB_S8_1;
	pin T10 = IOB_S9_2;
	pin T11 = IOB_S11_0;
	pin T12 = NC;
	pin T13 = IOB_S14_2;
	pin T14 = IOB_S14_1;
	pin T15 = IOB_S15_2;
	pin T16 = GND;
	pin T17 = IOB_E8_1;
	pin T18 = IOB_E8_0;
	pin U1 = IOB_W5_0;
	pin U2 = IOB_W5_1;
	pin U3 = IOB_S1_1;
	pin U4 = VCCO2;
	pin U5 = IOB_S4_1;
	pin U6 = GND;
	pin U7 = IOB_S5_3;
	pin U8 = IOB_S7_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S9_1;
	pin U11 = IOB_S11_3;
	pin U12 = GND;
	pin U13 = IOB_S12_1;
	pin U14 = VCCO2;
	pin U15 = NC;
	pin U16 = IOB_S15_1;
	pin U17 = IOB_E5_1;
	pin U18 = IOB_E5_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_0;
	pin V4 = IOB_S2_0;
	pin V5 = IOB_S4_0;
	pin V6 = IOB_S7_2;
	pin V7 = IOB_S5_2;
	pin V8 = IOB_S7_0;
	pin V9 = IOB_S8_0;
	pin V10 = IOB_S9_0;
	pin V11 = IOB_S11_2;
	pin V12 = NC;
	pin V13 = IOB_S12_0;
	pin V14 = IOB_S14_0;
	pin V15 = NC;
	pin V16 = IOB_S15_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W2_0;
	vref IOB_W4_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S7_0;
	vref IOB_S11_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N11_2;
	vref IOB_N12_0;
}

// xc6slx9-ftg256 xa6slx9-ftg256 xc6slx9l-ftg256
bond BOND3 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W55_0;
	pin A3 = IOB_W62_0;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N7_0;
	pin A9 = IOB_N8_2;
	pin A10 = IOB_N8_0;
	pin A11 = IOB_N11_0;
	pin A12 = IOB_N12_0;
	pin A13 = IOB_N14_2;
	pin A14 = IOB_N15_2;
	pin A15 = TMS;
	pin A16 = GND;
	pin B1 = IOB_W53_0;
	pin B2 = IOB_W55_1;
	pin B3 = IOB_W62_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N1_1;
	pin B6 = IOB_N2_1;
	pin B7 = GND;
	pin B8 = IOB_N7_1;
	pin B9 = VCCO0;
	pin B10 = IOB_N8_1;
	pin B11 = GND;
	pin B12 = IOB_N12_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N15_3;
	pin B15 = IOB_E60_1;
	pin B16 = IOB_E60_0;
	pin C1 = IOB_W53_1;
	pin C2 = IOB_W39_0;
	pin C3 = IOB_W39_1;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N5_2;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N11_2;
	pin C9 = IOB_N8_3;
	pin C10 = IOB_N9_0;
	pin C11 = IOB_N11_1;
	pin C12 = TDI;
	pin C13 = IOB_N14_3;
	pin C14 = TCK;
	pin C15 = IOB_E54_1;
	pin C16 = IOB_E54_0;
	pin D1 = IOB_W52_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W52_1;
	pin D4 = GND;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N5_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N11_3;
	pin D9 = IOB_N12_2;
	pin D10 = VCCO0;
	pin D11 = IOB_N15_1;
	pin D12 = IOB_N15_0;
	pin D13 = GND;
	pin D14 = IOB_E56_1;
	pin D15 = VCCO1;
	pin D16 = IOB_E56_0;
	pin E1 = IOB_W37_0;
	pin E2 = IOB_W37_1;
	pin E3 = IOB_W58_0;
	pin E4 = IOB_W58_1;
	pin E5 = VCCAUX;
	pin E6 = IOB_N4_2;
	pin E7 = IOB_N9_3;
	pin E8 = IOB_N9_2;
	pin E9 = GND;
	pin E10 = IOB_N9_1;
	pin E11 = IOB_N14_0;
	pin E12 = IOB_E61_0;
	pin E13 = IOB_E61_1;
	pin E14 = TDO;
	pin E15 = IOB_E53_1;
	pin E16 = IOB_E53_0;
	pin F1 = IOB_W30_0;
	pin F2 = IOB_W30_1;
	pin F3 = IOB_W56_0;
	pin F4 = IOB_W56_1;
	pin F5 = IOB_W60_0;
	pin F6 = IOB_W60_1;
	pin F7 = IOB_N4_3;
	pin F8 = VCCAUX;
	pin F9 = IOB_N12_3;
	pin F10 = IOB_N14_1;
	pin F11 = VCCAUX;
	pin F12 = IOB_E58_1;
	pin F13 = IOB_E55_1;
	pin F14 = IOB_E55_0;
	pin F15 = IOB_E52_1;
	pin F16 = IOB_E52_0;
	pin G1 = IOB_W29_0;
	pin G2 = GND;
	pin G3 = IOB_W29_1;
	pin G4 = VCCO3;
	pin G5 = IOB_W54_0;
	pin G6 = IOB_W54_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = VCCAUX;
	pin G11 = IOB_E58_0;
	pin G12 = IOB_E37_1;
	pin G13 = VCCO1;
	pin G14 = IOB_E39_1;
	pin G15 = GND;
	pin G16 = IOB_E39_0;
	pin H1 = IOB_W26_0;
	pin H2 = IOB_W26_1;
	pin H3 = IOB_W35_0;
	pin H4 = IOB_W35_1;
	pin H5 = IOB_W34_0;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = IOB_E37_0;
	pin H12 = GND;
	pin H13 = IOB_E36_1;
	pin H14 = IOB_E36_0;
	pin H15 = IOB_E38_1;
	pin H16 = IOB_E38_0;
	pin J1 = IOB_W23_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W23_1;
	pin J4 = IOB_W31_0;
	pin J5 = GND;
	pin J6 = IOB_W34_1;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = VCCAUX;
	pin J11 = IOB_E35_1;
	pin J12 = IOB_E35_0;
	pin J13 = IOB_E34_1;
	pin J14 = IOB_E30_1;
	pin J15 = VCCO1;
	pin J16 = IOB_E30_0;
	pin K1 = IOB_W20_0;
	pin K2 = IOB_W20_1;
	pin K3 = IOB_W31_1;
	pin K4 = VCCO3;
	pin K5 = IOB_W38_1;
	pin K6 = IOB_W38_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E31_0;
	pin K12 = IOB_E31_1;
	pin K13 = VCCO1;
	pin K14 = IOB_E34_0;
	pin K15 = IOB_E29_1;
	pin K16 = IOB_E29_0;
	pin L1 = IOB_W17_0;
	pin L2 = GND;
	pin L3 = IOB_W17_1;
	pin L4 = IOB_W36_1;
	pin L5 = IOB_W36_0;
	pin L6 = VCCAUX;
	pin L7 = IOB_S2_2;
	pin L8 = IOB_S2_3;
	pin L9 = VCCAUX;
	pin L10 = IOB_S11_1;
	pin L11 = CMP_CS_B;
	pin L12 = IOB_E4_1;
	pin L13 = IOB_E4_0;
	pin L14 = IOB_E20_1;
	pin L15 = GND;
	pin L16 = IOB_E20_0;
	pin M1 = IOB_W14_0;
	pin M2 = IOB_W14_1;
	pin M3 = IOB_W2_0;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_W3_1;
	pin M6 = IOB_S1_3;
	pin M7 = IOB_S8_2;
	pin M8 = GND;
	pin M9 = IOB_S9_3;
	pin M10 = IOB_S11_0;
	pin M11 = IOB_S15_0;
	pin M12 = IOB_S15_1;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E2_0;
	pin M15 = IOB_E23_1;
	pin M16 = IOB_E23_0;
	pin N1 = IOB_W11_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W11_1;
	pin N4 = IOB_W3_0;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S1_2;
	pin N7 = VCCO2;
	pin N8 = IOB_S9_2;
	pin N9 = IOB_S12_1;
	pin N10 = VCCO2;
	pin N11 = IOB_S12_3;
	pin N12 = IOB_S14_1;
	pin N13 = GND;
	pin N14 = IOB_E26_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E26_0;
	pin P1 = IOB_W8_0;
	pin P2 = IOB_W8_1;
	pin P3 = GND;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S5_1;
	pin P7 = IOB_S8_3;
	pin P8 = IOB_S9_1;
	pin P9 = IOB_S12_0;
	pin P10 = IOB_S14_3;
	pin P11 = IOB_S12_2;
	pin P12 = IOB_S14_0;
	pin P13 = DONE;
	pin P14 = SUSPEND;
	pin P15 = IOB_E17_1;
	pin P16 = IOB_E17_0;
	pin R1 = IOB_W5_0;
	pin R2 = IOB_W5_1;
	pin R3 = IOB_S1_1;
	pin R4 = VCCO2;
	pin R5 = IOB_S4_3;
	pin R6 = GND;
	pin R7 = IOB_S8_1;
	pin R8 = VCCO2;
	pin R9 = IOB_S11_3;
	pin R10 = GND;
	pin R11 = IOB_S15_3;
	pin R12 = IOB_E5_1;
	pin R13 = VCCO1;
	pin R14 = IOB_E11_1;
	pin R15 = IOB_E14_1;
	pin R16 = IOB_E14_0;
	pin T1 = GND;
	pin T2 = PROG_B;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S2_0;
	pin T5 = IOB_S4_2;
	pin T6 = IOB_S5_0;
	pin T7 = IOB_S8_0;
	pin T8 = IOB_S9_0;
	pin T9 = IOB_S11_2;
	pin T10 = IOB_S14_2;
	pin T11 = IOB_S15_2;
	pin T12 = IOB_E5_0;
	pin T13 = IOB_E8_0;
	pin T14 = IOB_E8_1;
	pin T15 = IOB_E11_0;
	pin T16 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S11_0;
	vref IOB_N1_2;
	vref IOB_N11_2;
	vref IOB_N12_0;
}

// xc6slx9-tqg144 xc6slx9l-tqg144 xc6slx4-tqg144 xc6slx4l-tqg144
bond BOND4 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = IOB_W62_0;
	pin P2 = IOB_W62_1;
	pin P3 = GND;
	pin P4 = VCCO3;
	pin P5 = IOB_W55_0;
	pin P6 = IOB_W55_1;
	pin P7 = IOB_W54_0;
	pin P8 = IOB_W54_1;
	pin P9 = IOB_W53_0;
	pin P10 = IOB_W53_1;
	pin P11 = IOB_W52_0;
	pin P12 = IOB_W52_1;
	pin P13 = GND;
	pin P14 = IOB_W35_0;
	pin P15 = IOB_W35_1;
	pin P16 = IOB_W34_0;
	pin P17 = IOB_W34_1;
	pin P18 = VCCO3;
	pin P19 = VCCINT;
	pin P20 = VCCAUX;
	pin P21 = IOB_W31_0;
	pin P22 = IOB_W31_1;
	pin P23 = IOB_W30_0;
	pin P24 = IOB_W30_1;
	pin P25 = GND;
	pin P26 = IOB_W20_0;
	pin P27 = IOB_W20_1;
	pin P28 = VCCINT;
	pin P29 = IOB_W17_0;
	pin P30 = IOB_W17_1;
	pin P31 = VCCO3;
	pin P32 = IOB_W3_0;
	pin P33 = IOB_W3_1;
	pin P34 = IOB_W2_0;
	pin P35 = IOB_W2_1;
	pin P36 = VCCAUX;
	pin P37 = PROG_B;
	pin P38 = IOB_S1_0;
	pin P39 = IOB_S1_1;
	pin P40 = IOB_S1_2;
	pin P41 = IOB_S1_3;
	pin P42 = VCCO2;
	pin P43 = IOB_S2_2;
	pin P44 = IOB_S2_3;
	pin P45 = IOB_S4_0;
	pin P46 = IOB_S4_1;
	pin P47 = IOB_S4_2;
	pin P48 = IOB_S4_3;
	pin P49 = GND;
	pin P50 = IOB_S8_2;
	pin P51 = IOB_S8_3;
	pin P52 = VCCINT;
	pin P53 = VCCAUX;
	pin P54 = GND;
	pin P55 = IOB_S9_0;
	pin P56 = IOB_S9_1;
	pin P57 = IOB_S12_0;
	pin P58 = IOB_S12_1;
	pin P59 = IOB_S12_2;
	pin P60 = IOB_S12_3;
	pin P61 = IOB_S14_0;
	pin P62 = IOB_S14_1;
	pin P63 = VCCO2;
	pin P64 = IOB_S14_2;
	pin P65 = IOB_S14_3;
	pin P66 = IOB_S15_0;
	pin P67 = IOB_S15_1;
	pin P68 = GND;
	pin P69 = IOB_S15_2;
	pin P70 = IOB_S15_3;
	pin P71 = DONE;
	pin P72 = CMP_CS_B;
	pin P73 = SUSPEND;
	pin P74 = IOB_E2_0;
	pin P75 = IOB_E2_1;
	pin P76 = VCCO1;
	pin P77 = GND;
	pin P78 = IOB_E20_0;
	pin P79 = IOB_E20_1;
	pin P80 = IOB_E23_0;
	pin P81 = IOB_E23_1;
	pin P82 = IOB_E26_0;
	pin P83 = IOB_E26_1;
	pin P84 = IOB_E30_0;
	pin P85 = IOB_E30_1;
	pin P86 = VCCO1;
	pin P87 = IOB_E31_0;
	pin P88 = IOB_E31_1;
	pin P89 = VCCINT;
	pin P90 = VCCAUX;
	pin P91 = GND;
	pin P92 = IOB_E34_0;
	pin P93 = IOB_E34_1;
	pin P94 = IOB_E35_0;
	pin P95 = IOB_E35_1;
	pin P96 = GND;
	pin P97 = IOB_E53_0;
	pin P98 = IOB_E53_1;
	pin P99 = IOB_E54_0;
	pin P100 = IOB_E54_1;
	pin P101 = IOB_E55_0;
	pin P102 = IOB_E55_1;
	pin P103 = VCCO1;
	pin P104 = IOB_E61_0;
	pin P105 = IOB_E61_1;
	pin P106 = TDO;
	pin P107 = TMS;
	pin P108 = GND;
	pin P109 = TCK;
	pin P110 = TDI;
	pin P111 = IOB_N15_0;
	pin P112 = IOB_N15_1;
	pin P113 = GND;
	pin P114 = IOB_N15_2;
	pin P115 = IOB_N15_3;
	pin P116 = IOB_N14_0;
	pin P117 = IOB_N14_1;
	pin P118 = IOB_N14_2;
	pin P119 = IOB_N14_3;
	pin P120 = IOB_N12_0;
	pin P121 = IOB_N12_1;
	pin P122 = VCCO0;
	pin P123 = IOB_N9_0;
	pin P124 = IOB_N9_1;
	pin P125 = VCCO0;
	pin P126 = IOB_N9_2;
	pin P127 = IOB_N9_3;
	pin P128 = VCCINT;
	pin P129 = VCCAUX;
	pin P130 = GND;
	pin P131 = IOB_N8_0;
	pin P132 = IOB_N8_1;
	pin P133 = IOB_N8_2;
	pin P134 = IOB_N8_3;
	pin P135 = VCCO0;
	pin P136 = GND;
	pin P137 = IOB_N2_0;
	pin P138 = IOB_N2_1;
	pin P139 = IOB_N2_2;
	pin P140 = IOB_N2_3;
	pin P141 = IOB_N1_0;
	pin P142 = IOB_N1_1;
	pin P143 = IOB_N1_2;
	pin P144 = IOB_N1_3;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_N1_2;
	vref IOB_N12_0;
}

// xc6slx4-csg225 xa6slx4-csg225 xc6slx4l-csg225
bond BOND5 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N7_0;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N9_2;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N12_0;
	pin A11 = IOB_N14_2;
	pin A12 = IOB_N15_0;
	pin A13 = IOB_N15_2;
	pin A14 = TCK;
	pin A15 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N4_1;
	pin B6 = GND;
	pin B7 = IOB_N8_1;
	pin B8 = VCCO0;
	pin B9 = IOB_N9_1;
	pin B10 = GND;
	pin B11 = IOB_N14_3;
	pin B12 = VCCO0;
	pin B13 = IOB_N15_3;
	pin B14 = IOB_E61_1;
	pin B15 = IOB_E61_0;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N7_1;
	pin C7 = NC;
	pin C8 = IOB_N9_3;
	pin C9 = IOB_N11_0;
	pin C10 = IOB_N12_1;
	pin C11 = IOB_N14_0;
	pin C12 = IOB_N15_1;
	pin C13 = GND;
	pin C14 = IOB_E54_1;
	pin C15 = IOB_E54_0;
	pin D1 = IOB_W58_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W58_1;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N2_3;
	pin D6 = NC;
	pin D7 = NC;
	pin D8 = IOB_N8_2;
	pin D9 = VCCO0;
	pin D10 = IOB_N11_1;
	pin D11 = IOB_N14_1;
	pin D12 = TDO;
	pin D13 = IOB_E52_1;
	pin D14 = VCCO1;
	pin D15 = IOB_E52_0;
	pin E1 = IOB_W55_0;
	pin E2 = IOB_W55_1;
	pin E3 = IOB_W56_0;
	pin E4 = NC;
	pin E5 = NC;
	pin E6 = NC;
	pin E7 = IOB_N8_3;
	pin E8 = NC;
	pin E9 = IOB_N12_2;
	pin E10 = TDI;
	pin E11 = GND;
	pin E12 = VCCAUX;
	pin E13 = TMS;
	pin E14 = IOB_E38_1;
	pin E15 = IOB_E38_0;
	pin F1 = IOB_W37_0;
	pin F2 = GND;
	pin F3 = IOB_W37_1;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = VCCAUX;
	pin F8 = NC;
	pin F9 = VCCINT;
	pin F10 = IOB_N12_3;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_E36_1;
	pin F14 = GND;
	pin F15 = IOB_E36_0;
	pin G1 = IOB_W35_0;
	pin G2 = IOB_W35_1;
	pin G3 = NC;
	pin G4 = VCCO3;
	pin G5 = NC;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCINT;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = IOB_E34_1;
	pin G15 = IOB_E34_0;
	pin H1 = IOB_W31_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W31_1;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = IOB_E31_1;
	pin H14 = VCCO1;
	pin H15 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W34_0;
	pin J4 = IOB_W36_0;
	pin J5 = NC;
	pin J6 = VCCAUX;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E39_1;
	pin J12 = VCCO1;
	pin J13 = IOB_E39_0;
	pin J14 = IOB_E30_1;
	pin J15 = IOB_E30_0;
	pin K1 = IOB_W29_0;
	pin K2 = GND;
	pin K3 = IOB_W29_1;
	pin K4 = IOB_W34_1;
	pin K5 = IOB_W36_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_S8_3;
	pin K9 = VCCAUX;
	pin K10 = IOB_E37_1;
	pin K11 = IOB_E37_0;
	pin K12 = IOB_E35_1;
	pin K13 = IOB_E29_1;
	pin K14 = GND;
	pin K15 = IOB_E29_0;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W26_1;
	pin L3 = IOB_W2_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_S2_2;
	pin L6 = IOB_S2_3;
	pin L7 = NC;
	pin L8 = IOB_S8_2;
	pin L9 = IOB_S12_1;
	pin L10 = CMP_CS_B;
	pin L11 = GND;
	pin L12 = IOB_E35_0;
	pin L13 = SUSPEND;
	pin L14 = IOB_E26_1;
	pin L15 = IOB_E26_0;
	pin M1 = IOB_W23_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_S1_3;
	pin M6 = NC;
	pin M7 = VCCO2;
	pin M8 = IOB_S9_1;
	pin M9 = NC;
	pin M10 = IOB_S12_0;
	pin M11 = IOB_S14_1;
	pin M12 = VCCAUX;
	pin M13 = IOB_E23_1;
	pin M14 = VCCO1;
	pin M15 = IOB_E23_0;
	pin N1 = IOB_W20_0;
	pin N2 = IOB_W20_1;
	pin N3 = GND;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S9_0;
	pin N8 = IOB_S9_3;
	pin N9 = NC;
	pin N10 = IOB_S12_3;
	pin N11 = IOB_S14_0;
	pin N12 = IOB_S15_3;
	pin N13 = GND;
	pin N14 = IOB_E20_1;
	pin N15 = IOB_E20_0;
	pin P1 = IOB_W3_0;
	pin P2 = IOB_W3_1;
	pin P3 = IOB_S1_1;
	pin P4 = VCCO2;
	pin P5 = IOB_S4_1;
	pin P6 = GND;
	pin P7 = IOB_S8_1;
	pin P8 = VCCO2;
	pin P9 = IOB_S11_1;
	pin P10 = GND;
	pin P11 = IOB_S14_3;
	pin P12 = VCCO2;
	pin P13 = IOB_S15_1;
	pin P14 = IOB_E2_1;
	pin P15 = IOB_E2_0;
	pin R1 = GND;
	pin R2 = PROG_B;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S2_0;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S4_2;
	pin R7 = IOB_S8_0;
	pin R8 = IOB_S9_2;
	pin R9 = IOB_S11_0;
	pin R10 = IOB_S12_2;
	pin R11 = IOB_S14_2;
	pin R12 = IOB_S15_2;
	pin R13 = IOB_S15_0;
	pin R14 = DONE;
	pin R15 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S11_0;
	vref IOB_N1_2;
	vref IOB_N12_0;
}

// xc6slx16-cpg196 xc6slx16l-cpg196
bond BOND6 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N11_2;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N12_0;
	pin A9 = IOB_N20_0;
	pin A10 = IOB_N22_2;
	pin A11 = IOB_N22_0;
	pin A12 = IOB_N23_2;
	pin A13 = TDI;
	pin A14 = GND;
	pin B1 = IOB_W62_0;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N11_3;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N12_1;
	pin B9 = IOB_N20_1;
	pin B10 = IOB_N22_3;
	pin B11 = IOB_N22_1;
	pin B12 = IOB_N23_3;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = IOB_W62_1;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = VCCO0;
	pin C5 = VCCO0;
	pin C6 = GND;
	pin C7 = GND;
	pin C8 = IOB_N12_2;
	pin C9 = VCCO0;
	pin C10 = VCCO0;
	pin C11 = IOB_N23_0;
	pin C12 = IOB_E61_1;
	pin C13 = IOB_E61_0;
	pin C14 = TDO;
	pin D1 = IOB_W55_0;
	pin D2 = IOB_W55_1;
	pin D3 = IOB_W54_0;
	pin D4 = IOB_W54_1;
	pin D5 = GND;
	pin D6 = GND;
	pin D7 = VCCAUX;
	pin D8 = IOB_N12_3;
	pin D9 = GND;
	pin D10 = GND;
	pin D11 = IOB_N23_1;
	pin D12 = VCCO1;
	pin D13 = IOB_E55_1;
	pin D14 = IOB_E55_0;
	pin E1 = IOB_W53_0;
	pin E2 = IOB_W53_1;
	pin E3 = VCCO3;
	pin E4 = VCCO3;
	pin E5 = VCCINT;
	pin E6 = VCCINT;
	pin E7 = VCCAUX;
	pin E8 = GND;
	pin E9 = VCCINT;
	pin E10 = VCCINT;
	pin E11 = GND;
	pin E12 = VCCO1;
	pin E13 = IOB_E54_1;
	pin E14 = IOB_E54_0;
	pin F1 = IOB_W35_0;
	pin F2 = IOB_W35_1;
	pin F3 = IOB_W52_0;
	pin F4 = IOB_W52_1;
	pin F5 = VCCINT;
	pin F6 = VCCINT;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCINT;
	pin F10 = VCCINT;
	pin F11 = IOB_E53_1;
	pin F12 = IOB_E53_0;
	pin F13 = IOB_E34_1;
	pin F14 = IOB_E34_0;
	pin G1 = IOB_W31_0;
	pin G2 = IOB_W31_1;
	pin G3 = VCCO3;
	pin G4 = GND;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = VCCAUX;
	pin G10 = VCCAUX;
	pin G11 = VCCO1;
	pin G12 = VCCO1;
	pin G13 = IOB_E35_1;
	pin G14 = IOB_E35_0;
	pin H1 = IOB_W34_0;
	pin H2 = IOB_W34_1;
	pin H3 = VCCO3;
	pin H4 = GND;
	pin H5 = VCCAUX;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E30_1;
	pin H12 = IOB_E30_0;
	pin H13 = IOB_E31_1;
	pin H14 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W20_0;
	pin J4 = IOB_W20_1;
	pin J5 = VCCINT;
	pin J6 = VCCINT;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = GND;
	pin J11 = IOB_E23_1;
	pin J12 = IOB_E23_0;
	pin J13 = IOB_E26_1;
	pin J14 = IOB_E26_0;
	pin K1 = IOB_W17_0;
	pin K2 = IOB_W17_1;
	pin K3 = VCCO3;
	pin K4 = VCCO3;
	pin K5 = VCCINT;
	pin K6 = VCCINT;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = IOB_E20_1;
	pin K14 = IOB_E20_0;
	pin L1 = IOB_W3_0;
	pin L2 = IOB_W3_1;
	pin L3 = GND;
	pin L4 = IOB_S2_3;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = VCCAUX;
	pin L8 = IOB_S19_1;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = SUSPEND;
	pin L13 = IOB_E4_1;
	pin L14 = IOB_E4_0;
	pin M1 = IOB_W2_0;
	pin M2 = IOB_W2_1;
	pin M3 = GND;
	pin M4 = IOB_S2_2;
	pin M5 = VCCO2;
	pin M6 = VCCO2;
	pin M7 = GND;
	pin M8 = IOB_S19_0;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = GND;
	pin M12 = CMP_CS_B;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E2_0;
	pin N1 = PROG_B;
	pin N2 = IOB_S1_1;
	pin N3 = IOB_S1_3;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S11_3;
	pin N8 = IOB_S12_1;
	pin N9 = IOB_S19_3;
	pin N10 = IOB_S20_1;
	pin N11 = IOB_S22_3;
	pin N12 = IOB_S23_1;
	pin N13 = IOB_S23_3;
	pin N14 = DONE;
	pin P1 = GND;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_2;
	pin P4 = IOB_S2_0;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S4_2;
	pin P7 = IOB_S11_2;
	pin P8 = IOB_S12_0;
	pin P9 = IOB_S19_2;
	pin P10 = IOB_S20_0;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S23_0;
	pin P13 = IOB_S23_2;
	pin P14 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_N1_2;
	vref IOB_N20_0;
}

// xc6slx16-csg225 xa6slx16-csg225 xc6slx16l-csg225
bond BOND7 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N10_0;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N12_2;
	pin A9 = IOB_N12_0;
	pin A10 = IOB_N20_0;
	pin A11 = IOB_N22_2;
	pin A12 = IOB_N23_0;
	pin A13 = IOB_N23_2;
	pin A14 = TCK;
	pin A15 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N4_1;
	pin B6 = GND;
	pin B7 = IOB_N11_1;
	pin B8 = VCCO0;
	pin B9 = IOB_N12_1;
	pin B10 = GND;
	pin B11 = IOB_N22_3;
	pin B12 = VCCO0;
	pin B13 = IOB_N23_3;
	pin B14 = IOB_E61_1;
	pin B15 = IOB_E61_0;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N10_1;
	pin C7 = IOB_N5_2;
	pin C8 = IOB_N12_3;
	pin C9 = IOB_N15_2;
	pin C10 = IOB_N20_1;
	pin C11 = IOB_N22_0;
	pin C12 = IOB_N23_1;
	pin C13 = GND;
	pin C14 = IOB_E54_1;
	pin C15 = IOB_E54_0;
	pin D1 = IOB_W58_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W58_1;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N5_3;
	pin D8 = IOB_N11_2;
	pin D9 = VCCO0;
	pin D10 = IOB_N15_3;
	pin D11 = IOB_N22_1;
	pin D12 = TDO;
	pin D13 = IOB_E52_1;
	pin D14 = VCCO1;
	pin D15 = IOB_E52_0;
	pin E1 = IOB_W55_0;
	pin E2 = IOB_W55_1;
	pin E3 = IOB_W56_0;
	pin E4 = IOB_W54_0;
	pin E5 = IOB_W54_1;
	pin E6 = IOB_N4_3;
	pin E7 = IOB_N11_3;
	pin E8 = IOB_N13_2;
	pin E9 = IOB_N15_0;
	pin E10 = TDI;
	pin E11 = GND;
	pin E12 = VCCAUX;
	pin E13 = TMS;
	pin E14 = IOB_E38_1;
	pin E15 = IOB_E38_0;
	pin F1 = IOB_W37_0;
	pin F2 = GND;
	pin F3 = IOB_W37_1;
	pin F4 = IOB_W53_0;
	pin F5 = IOB_W53_1;
	pin F6 = GND;
	pin F7 = VCCAUX;
	pin F8 = IOB_N13_3;
	pin F9 = VCCINT;
	pin F10 = IOB_N15_1;
	pin F11 = IOB_E56_1;
	pin F12 = IOB_E56_0;
	pin F13 = IOB_E36_1;
	pin F14 = GND;
	pin F15 = IOB_E36_0;
	pin G1 = IOB_W35_0;
	pin G2 = IOB_W35_1;
	pin G3 = IOB_W39_0;
	pin G4 = VCCO3;
	pin G5 = IOB_W39_1;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCINT;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = IOB_E58_1;
	pin G12 = IOB_E58_0;
	pin G13 = IOB_E53_0;
	pin G14 = IOB_E34_1;
	pin G15 = IOB_E34_0;
	pin H1 = IOB_W31_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W31_1;
	pin H4 = IOB_W38_0;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_E55_1;
	pin H11 = IOB_E55_0;
	pin H12 = IOB_E53_1;
	pin H13 = IOB_E31_1;
	pin H14 = VCCO1;
	pin H15 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W34_0;
	pin J4 = IOB_W36_0;
	pin J5 = IOB_W38_1;
	pin J6 = VCCAUX;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E39_1;
	pin J12 = VCCO1;
	pin J13 = IOB_E39_0;
	pin J14 = IOB_E30_1;
	pin J15 = IOB_E30_0;
	pin K1 = IOB_W29_0;
	pin K2 = GND;
	pin K3 = IOB_W29_1;
	pin K4 = IOB_W34_1;
	pin K5 = IOB_W36_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_S11_3;
	pin K9 = VCCAUX;
	pin K10 = IOB_E37_1;
	pin K11 = IOB_E37_0;
	pin K12 = IOB_E35_1;
	pin K13 = IOB_E29_1;
	pin K14 = GND;
	pin K15 = IOB_E29_0;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W26_1;
	pin L3 = IOB_W2_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_S2_2;
	pin L6 = IOB_S2_3;
	pin L7 = IOB_S5_1;
	pin L8 = IOB_S11_2;
	pin L9 = IOB_S19_1;
	pin L10 = CMP_CS_B;
	pin L11 = GND;
	pin L12 = IOB_E35_0;
	pin L13 = SUSPEND;
	pin L14 = IOB_E26_1;
	pin L15 = IOB_E26_0;
	pin M1 = IOB_W23_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_S1_3;
	pin M6 = IOB_S5_0;
	pin M7 = VCCO2;
	pin M8 = IOB_S12_1;
	pin M9 = IOB_S17_3;
	pin M10 = IOB_S19_0;
	pin M11 = IOB_S20_1;
	pin M12 = VCCAUX;
	pin M13 = IOB_E23_1;
	pin M14 = VCCO1;
	pin M15 = IOB_E23_0;
	pin N1 = IOB_W20_0;
	pin N2 = IOB_W20_1;
	pin N3 = GND;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S12_0;
	pin N8 = IOB_S12_3;
	pin N9 = IOB_S17_2;
	pin N10 = IOB_S19_3;
	pin N11 = IOB_S20_0;
	pin N12 = IOB_S23_3;
	pin N13 = GND;
	pin N14 = IOB_E20_1;
	pin N15 = IOB_E20_0;
	pin P1 = IOB_W3_0;
	pin P2 = IOB_W3_1;
	pin P3 = IOB_S1_1;
	pin P4 = VCCO2;
	pin P5 = IOB_S4_1;
	pin P6 = GND;
	pin P7 = IOB_S11_1;
	pin P8 = VCCO2;
	pin P9 = IOB_S17_1;
	pin P10 = GND;
	pin P11 = IOB_S22_3;
	pin P12 = VCCO2;
	pin P13 = IOB_S23_1;
	pin P14 = IOB_E2_1;
	pin P15 = IOB_E2_0;
	pin R1 = GND;
	pin R2 = PROG_B;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S2_0;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S4_2;
	pin R7 = IOB_S11_0;
	pin R8 = IOB_S12_2;
	pin R9 = IOB_S17_0;
	pin R10 = IOB_S19_2;
	pin R11 = IOB_S22_2;
	pin R12 = IOB_S23_2;
	pin R13 = IOB_S23_0;
	pin R14 = DONE;
	pin R15 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S17_0;
	vref IOB_N1_2;
	vref IOB_N13_2;
	vref IOB_N20_0;
}

// xc6slx16-csg324 xa6slx16-csg324 xc6slx16l-csg324
bond BOND8 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N7_0;
	pin A8 = IOB_N10_0;
	pin A9 = IOB_N11_0;
	pin A10 = IOB_N12_0;
	pin A11 = IOB_N15_2;
	pin A12 = IOB_N16_2;
	pin A13 = IOB_N19_0;
	pin A14 = IOB_N20_0;
	pin A15 = IOB_N22_0;
	pin A16 = IOB_N23_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_3;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_1;
	pin B7 = GND;
	pin B8 = IOB_N10_1;
	pin B9 = IOB_N11_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N15_3;
	pin B12 = IOB_N16_3;
	pin B13 = GND;
	pin B14 = IOB_N20_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N23_1;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N1_2;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N7_1;
	pin C8 = IOB_N8_2;
	pin C9 = IOB_N11_2;
	pin C10 = IOB_N12_1;
	pin C11 = IOB_N12_2;
	pin C12 = IOB_N17_2;
	pin C13 = IOB_N19_1;
	pin C14 = IOB_N23_2;
	pin C15 = IOB_N22_1;
	pin C16 = GND;
	pin C17 = IOB_E60_1;
	pin C18 = IOB_E60_0;
	pin D1 = IOB_W55_0;
	pin D2 = IOB_W55_1;
	pin D3 = IOB_W58_0;
	pin D4 = IOB_N1_3;
	pin D5 = GND;
	pin D6 = IOB_N2_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N8_3;
	pin D9 = IOB_N11_3;
	pin D10 = GND;
	pin D11 = IOB_N12_3;
	pin D12 = IOB_N17_3;
	pin D13 = VCCO0;
	pin D14 = IOB_N23_3;
	pin D15 = TDI;
	pin D16 = TDO;
	pin D17 = IOB_E56_1;
	pin D18 = IOB_E56_0;
	pin E1 = IOB_W53_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W53_1;
	pin E4 = IOB_W58_1;
	pin E5 = VCCAUX;
	pin E6 = IOB_N5_2;
	pin E7 = IOB_N7_3;
	pin E8 = IOB_N7_2;
	pin E9 = VCCAUX;
	pin E10 = VCCO0;
	pin E11 = IOB_N16_0;
	pin E12 = IOB_N20_2;
	pin E13 = IOB_N22_2;
	pin E14 = VCCAUX;
	pin E15 = GND;
	pin E16 = IOB_E54_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E54_0;
	pin F1 = IOB_W39_0;
	pin F2 = IOB_W39_1;
	pin F3 = IOB_W54_0;
	pin F4 = IOB_W54_1;
	pin F5 = IOB_W60_0;
	pin F6 = IOB_W60_1;
	pin F7 = IOB_N5_3;
	pin F8 = IOB_N10_2;
	pin F9 = IOB_N13_2;
	pin F10 = IOB_N15_0;
	pin F11 = IOB_N16_1;
	pin F12 = IOB_N20_3;
	pin F13 = IOB_N22_3;
	pin F14 = IOB_E58_1;
	pin F15 = IOB_E61_1;
	pin F16 = IOB_E61_0;
	pin F17 = IOB_E52_1;
	pin F18 = IOB_E52_0;
	pin G1 = IOB_W37_0;
	pin G2 = GND;
	pin G3 = IOB_W37_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W56_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N10_3;
	pin G9 = IOB_N13_3;
	pin G10 = VCCAUX;
	pin G11 = IOB_N15_1;
	pin G12 = GND;
	pin G13 = IOB_E55_0;
	pin G14 = IOB_E58_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E37_1;
	pin G17 = GND;
	pin G18 = IOB_E37_0;
	pin H1 = IOB_W30_0;
	pin H2 = IOB_W30_1;
	pin H3 = IOB_W35_0;
	pin H4 = IOB_W35_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = IOB_W56_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E55_1;
	pin H13 = IOB_E39_1;
	pin H14 = IOB_E39_0;
	pin H15 = IOB_E38_1;
	pin H16 = IOB_E38_0;
	pin H17 = IOB_E30_1;
	pin H18 = IOB_E30_0;
	pin J1 = IOB_W29_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W29_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W38_0;
	pin J7 = IOB_W38_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E36_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E29_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E29_0;
	pin K1 = IOB_W23_0;
	pin K2 = IOB_W23_1;
	pin K3 = IOB_W31_0;
	pin K4 = IOB_W31_1;
	pin K5 = IOB_W34_0;
	pin K6 = IOB_W36_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E53_1;
	pin K13 = IOB_E53_0;
	pin K14 = IOB_E36_0;
	pin K15 = IOB_E34_1;
	pin K16 = IOB_E34_0;
	pin K17 = IOB_E26_1;
	pin K18 = IOB_E26_0;
	pin L1 = IOB_W20_0;
	pin L2 = IOB_W20_1;
	pin L3 = IOB_W26_0;
	pin L4 = IOB_W26_1;
	pin L5 = IOB_W34_1;
	pin L6 = IOB_W4_1;
	pin L7 = IOB_W36_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E35_1;
	pin L13 = IOB_E35_0;
	pin L14 = IOB_E3_1;
	pin L15 = IOB_E31_1;
	pin L16 = IOB_E31_0;
	pin L17 = IOB_E23_1;
	pin L18 = IOB_E23_0;
	pin M1 = IOB_W17_0;
	pin M2 = GND;
	pin M3 = IOB_W17_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W4_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S10_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S15_1;
	pin M11 = IOB_S17_3;
	pin M12 = VCCINT;
	pin M13 = IOB_E3_0;
	pin M14 = IOB_E4_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E20_1;
	pin M17 = GND;
	pin M18 = IOB_E20_0;
	pin N1 = IOB_W14_0;
	pin N2 = IOB_W14_1;
	pin N3 = IOB_W2_0;
	pin N4 = IOB_W2_1;
	pin N5 = IOB_S1_3;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S7_3;
	pin N8 = IOB_S10_2;
	pin N9 = IOB_S15_0;
	pin N10 = IOB_S16_1;
	pin N11 = IOB_S17_2;
	pin N12 = IOB_S19_3;
	pin N13 = GND;
	pin N14 = IOB_E4_0;
	pin N15 = IOB_E11_1;
	pin N16 = IOB_E11_0;
	pin N17 = IOB_E17_1;
	pin N18 = IOB_E17_0;
	pin P1 = IOB_W11_0;
	pin P2 = IOB_W11_1;
	pin P3 = IOB_W3_0;
	pin P4 = IOB_W3_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S5_0;
	pin P8 = IOB_S7_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S16_0;
	pin P12 = IOB_S19_2;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E2_0;
	pin P17 = IOB_E14_1;
	pin P18 = IOB_E14_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S2_3;
	pin R4 = GND;
	pin R5 = IOB_S4_3;
	pin R6 = VCCO2;
	pin R7 = IOB_S5_3;
	pin R8 = IOB_S11_3;
	pin R9 = GND;
	pin R10 = IOB_S12_3;
	pin R11 = IOB_S17_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S22_3;
	pin R14 = GND;
	pin R15 = IOB_S23_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W8_0;
	pin T2 = IOB_W8_1;
	pin T3 = IOB_S2_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S4_2;
	pin T6 = IOB_S7_1;
	pin T7 = IOB_S5_2;
	pin T8 = IOB_S11_2;
	pin T9 = IOB_S11_1;
	pin T10 = IOB_S12_2;
	pin T11 = IOB_S17_0;
	pin T12 = IOB_S16_3;
	pin T13 = IOB_S22_2;
	pin T14 = IOB_S20_1;
	pin T15 = IOB_S23_2;
	pin T16 = GND;
	pin T17 = IOB_E8_1;
	pin T18 = IOB_E8_0;
	pin U1 = IOB_W5_0;
	pin U2 = IOB_W5_1;
	pin U3 = IOB_S1_1;
	pin U4 = VCCO2;
	pin U5 = IOB_S4_1;
	pin U6 = GND;
	pin U7 = IOB_S8_1;
	pin U8 = IOB_S10_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S12_1;
	pin U11 = IOB_S13_1;
	pin U12 = GND;
	pin U13 = IOB_S19_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S22_1;
	pin U16 = IOB_S23_1;
	pin U17 = IOB_E5_1;
	pin U18 = IOB_E5_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_0;
	pin V4 = IOB_S2_0;
	pin V5 = IOB_S4_0;
	pin V6 = IOB_S7_0;
	pin V7 = IOB_S8_0;
	pin V8 = IOB_S10_0;
	pin V9 = IOB_S11_0;
	pin V10 = IOB_S12_0;
	pin V11 = IOB_S13_0;
	pin V12 = IOB_S16_2;
	pin V13 = IOB_S19_0;
	pin V14 = IOB_S20_0;
	pin V15 = IOB_S22_0;
	pin V16 = IOB_S23_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W2_0;
	vref IOB_W4_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S10_0;
	vref IOB_S17_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N13_2;
	vref IOB_N20_0;
}

// xc6slx16-ftg256 xa6slx16-ftg256 xc6slx16l-ftg256
bond BOND9 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W55_0;
	pin A3 = IOB_W62_0;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N10_0;
	pin A9 = IOB_N11_2;
	pin A10 = IOB_N11_0;
	pin A11 = IOB_N15_2;
	pin A12 = IOB_N20_0;
	pin A13 = IOB_N22_2;
	pin A14 = IOB_N23_2;
	pin A15 = TMS;
	pin A16 = GND;
	pin B1 = IOB_W53_0;
	pin B2 = IOB_W55_1;
	pin B3 = IOB_W62_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N1_1;
	pin B6 = IOB_N2_1;
	pin B7 = GND;
	pin B8 = IOB_N10_1;
	pin B9 = VCCO0;
	pin B10 = IOB_N11_1;
	pin B11 = GND;
	pin B12 = IOB_N20_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N23_3;
	pin B15 = IOB_E60_1;
	pin B16 = IOB_E60_0;
	pin C1 = IOB_W53_1;
	pin C2 = IOB_W39_0;
	pin C3 = IOB_W39_1;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N5_2;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N13_2;
	pin C9 = IOB_N11_3;
	pin C10 = IOB_N12_0;
	pin C11 = IOB_N15_3;
	pin C12 = TDI;
	pin C13 = IOB_N22_3;
	pin C14 = TCK;
	pin C15 = IOB_E54_1;
	pin C16 = IOB_E54_0;
	pin D1 = IOB_W52_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W52_1;
	pin D4 = GND;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N5_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N13_3;
	pin D9 = IOB_N15_0;
	pin D10 = VCCO0;
	pin D11 = IOB_N23_1;
	pin D12 = IOB_N23_0;
	pin D13 = GND;
	pin D14 = IOB_E56_1;
	pin D15 = VCCO1;
	pin D16 = IOB_E56_0;
	pin E1 = IOB_W37_0;
	pin E2 = IOB_W37_1;
	pin E3 = IOB_W58_0;
	pin E4 = IOB_W58_1;
	pin E5 = VCCAUX;
	pin E6 = IOB_N4_2;
	pin E7 = IOB_N12_3;
	pin E8 = IOB_N12_2;
	pin E9 = GND;
	pin E10 = IOB_N12_1;
	pin E11 = IOB_N22_0;
	pin E12 = IOB_E61_0;
	pin E13 = IOB_E61_1;
	pin E14 = TDO;
	pin E15 = IOB_E53_1;
	pin E16 = IOB_E53_0;
	pin F1 = IOB_W30_0;
	pin F2 = IOB_W30_1;
	pin F3 = IOB_W56_0;
	pin F4 = IOB_W56_1;
	pin F5 = IOB_W60_0;
	pin F6 = IOB_W60_1;
	pin F7 = IOB_N4_3;
	pin F8 = VCCAUX;
	pin F9 = IOB_N15_1;
	pin F10 = IOB_N22_1;
	pin F11 = VCCAUX;
	pin F12 = IOB_E58_1;
	pin F13 = IOB_E55_1;
	pin F14 = IOB_E55_0;
	pin F15 = IOB_E52_1;
	pin F16 = IOB_E52_0;
	pin G1 = IOB_W29_0;
	pin G2 = GND;
	pin G3 = IOB_W29_1;
	pin G4 = VCCO3;
	pin G5 = IOB_W54_0;
	pin G6 = IOB_W54_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = VCCAUX;
	pin G11 = IOB_E58_0;
	pin G12 = IOB_E37_1;
	pin G13 = VCCO1;
	pin G14 = IOB_E39_1;
	pin G15 = GND;
	pin G16 = IOB_E39_0;
	pin H1 = IOB_W26_0;
	pin H2 = IOB_W26_1;
	pin H3 = IOB_W35_0;
	pin H4 = IOB_W35_1;
	pin H5 = IOB_W34_0;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = IOB_E37_0;
	pin H12 = GND;
	pin H13 = IOB_E36_1;
	pin H14 = IOB_E36_0;
	pin H15 = IOB_E38_1;
	pin H16 = IOB_E38_0;
	pin J1 = IOB_W23_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W23_1;
	pin J4 = IOB_W31_0;
	pin J5 = GND;
	pin J6 = IOB_W34_1;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = VCCAUX;
	pin J11 = IOB_E35_1;
	pin J12 = IOB_E35_0;
	pin J13 = IOB_E34_1;
	pin J14 = IOB_E30_1;
	pin J15 = VCCO1;
	pin J16 = IOB_E30_0;
	pin K1 = IOB_W20_0;
	pin K2 = IOB_W20_1;
	pin K3 = IOB_W31_1;
	pin K4 = VCCO3;
	pin K5 = IOB_W38_1;
	pin K6 = IOB_W38_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E31_0;
	pin K12 = IOB_E31_1;
	pin K13 = VCCO1;
	pin K14 = IOB_E34_0;
	pin K15 = IOB_E29_1;
	pin K16 = IOB_E29_0;
	pin L1 = IOB_W17_0;
	pin L2 = GND;
	pin L3 = IOB_W17_1;
	pin L4 = IOB_W36_1;
	pin L5 = IOB_W36_0;
	pin L6 = VCCAUX;
	pin L7 = IOB_S2_2;
	pin L8 = IOB_S2_3;
	pin L9 = VCCAUX;
	pin L10 = IOB_S17_1;
	pin L11 = CMP_CS_B;
	pin L12 = IOB_E4_1;
	pin L13 = IOB_E4_0;
	pin L14 = IOB_E20_1;
	pin L15 = GND;
	pin L16 = IOB_E20_0;
	pin M1 = IOB_W14_0;
	pin M2 = IOB_W14_1;
	pin M3 = IOB_W2_0;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_W3_1;
	pin M6 = IOB_S1_3;
	pin M7 = IOB_S11_2;
	pin M8 = GND;
	pin M9 = IOB_S12_3;
	pin M10 = IOB_S17_0;
	pin M11 = IOB_S23_0;
	pin M12 = IOB_S23_1;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E2_0;
	pin M15 = IOB_E23_1;
	pin M16 = IOB_E23_0;
	pin N1 = IOB_W11_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W11_1;
	pin N4 = IOB_W3_0;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S1_2;
	pin N7 = VCCO2;
	pin N8 = IOB_S12_2;
	pin N9 = IOB_S19_1;
	pin N10 = VCCO2;
	pin N11 = IOB_S19_3;
	pin N12 = IOB_S20_1;
	pin N13 = GND;
	pin N14 = IOB_E26_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E26_0;
	pin P1 = IOB_W8_0;
	pin P2 = IOB_W8_1;
	pin P3 = GND;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S5_1;
	pin P7 = IOB_S11_3;
	pin P8 = IOB_S12_1;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S22_3;
	pin P11 = IOB_S19_2;
	pin P12 = IOB_S20_0;
	pin P13 = DONE;
	pin P14 = SUSPEND;
	pin P15 = IOB_E17_1;
	pin P16 = IOB_E17_0;
	pin R1 = IOB_W5_0;
	pin R2 = IOB_W5_1;
	pin R3 = IOB_S1_1;
	pin R4 = VCCO2;
	pin R5 = IOB_S4_3;
	pin R6 = GND;
	pin R7 = IOB_S11_1;
	pin R8 = VCCO2;
	pin R9 = IOB_S13_1;
	pin R10 = GND;
	pin R11 = IOB_S23_3;
	pin R12 = IOB_E5_1;
	pin R13 = VCCO1;
	pin R14 = IOB_E11_1;
	pin R15 = IOB_E14_1;
	pin R16 = IOB_E14_0;
	pin T1 = GND;
	pin T2 = PROG_B;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S2_0;
	pin T5 = IOB_S4_2;
	pin T6 = IOB_S5_0;
	pin T7 = IOB_S11_0;
	pin T8 = IOB_S12_0;
	pin T9 = IOB_S13_0;
	pin T10 = IOB_S22_2;
	pin T11 = IOB_S23_2;
	pin T12 = IOB_E5_0;
	pin T13 = IOB_E8_0;
	pin T14 = IOB_E8_1;
	pin T15 = IOB_E11_0;
	pin T16 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S17_0;
	vref IOB_N1_2;
	vref IOB_N13_2;
	vref IOB_N20_0;
}

// xc6slx25t-csg324 xa6slx25t-csg324
bond BOND10 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = GT101_TXN0;
	pin A5 = GT101_VTTX;
	pin A6 = GT101_TXN1;
	pin A7 = GND;
	pin A8 = GT101_CLKN0;
	pin A9 = GND;
	pin A10 = NC;
	pin A11 = GND;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = IOB_N31_2;
	pin A16 = IOB_N31_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = GT101_TXP0;
	pin B5 = GND;
	pin B6 = GT101_TXP1;
	pin B7 = GT101_AVCCPLL0;
	pin B8 = GT101_CLKP0;
	pin B9 = GND;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = GND;
	pin B14 = NC;
	pin B15 = VCCO0;
	pin B16 = IOB_N31_1;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W77_0;
	pin C2 = IOB_W77_1;
	pin C3 = VCCO0;
	pin C4 = GND;
	pin C5 = GT101_RXN0;
	pin C6 = GND;
	pin C7 = GT101_RXN1;
	pin C8 = GT101_AVCC;
	pin C9 = GT101_CLKN1;
	pin C10 = GND;
	pin C11 = NC;
	pin C12 = GND;
	pin C13 = NC;
	pin C14 = GND;
	pin C15 = IOB_N31_3;
	pin C16 = GND;
	pin C17 = IOB_E71_1;
	pin C18 = IOB_E71_0;
	pin D1 = IOB_W68_0;
	pin D2 = IOB_W68_1;
	pin D3 = IOB_W70_0;
	pin D4 = VCCAUX;
	pin D5 = GT101_RXP0;
	pin D6 = GT101_VTRX;
	pin D7 = GT101_RXP1;
	pin D8 = GND;
	pin D9 = GT101_CLKP1;
	pin D10 = GT101_AVCCPLL1;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = VCCAUX;
	pin D15 = IOB_N32_2;
	pin D16 = TDO;
	pin D17 = IOB_E69_1;
	pin D18 = IOB_E69_0;
	pin E1 = IOB_W54_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W54_1;
	pin E4 = IOB_W70_1;
	pin E5 = GT101_AVTTRCAL;
	pin E6 = IOB_N18_3;
	pin E7 = GT101_RREF;
	pin E8 = IOB_N18_0;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = IOB_N19_0;
	pin E13 = GND;
	pin E14 = IOB_N32_3;
	pin E15 = GND;
	pin E16 = IOB_E55_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E55_0;
	pin F1 = IOB_W51_0;
	pin F2 = IOB_W51_1;
	pin F3 = IOB_W55_0;
	pin F4 = IOB_W55_1;
	pin F5 = IOB_W71_0;
	pin F6 = IOB_W71_1;
	pin F7 = IOB_N18_2;
	pin F8 = VCCO0;
	pin F9 = GND;
	pin F10 = NC;
	pin F11 = GND;
	pin F12 = IOB_N19_1;
	pin F13 = TDI;
	pin F14 = IOB_E70_1;
	pin F15 = IOB_E77_1;
	pin F16 = IOB_E77_0;
	pin F17 = IOB_E52_1;
	pin F18 = IOB_E52_0;
	pin G1 = IOB_W48_0;
	pin G2 = GND;
	pin G3 = IOB_W48_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W69_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N18_1;
	pin G9 = IOB_N19_3;
	pin G10 = VCCAUX;
	pin G11 = IOB_N19_2;
	pin G12 = VCCO0;
	pin G13 = IOB_E68_0;
	pin G14 = IOB_E70_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E48_1;
	pin G17 = GND;
	pin G18 = IOB_E48_0;
	pin H1 = IOB_W38_0;
	pin H2 = IOB_W38_1;
	pin H3 = IOB_W43_0;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = IOB_W69_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E68_1;
	pin H13 = IOB_E51_1;
	pin H14 = IOB_E51_0;
	pin H15 = IOB_E49_1;
	pin H16 = IOB_E49_0;
	pin H17 = IOB_E38_1;
	pin H18 = IOB_E38_0;
	pin J1 = IOB_W37_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W37_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W49_0;
	pin J7 = IOB_W49_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E46_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E37_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E37_0;
	pin K1 = IOB_W31_0;
	pin K2 = IOB_W31_1;
	pin K3 = IOB_W39_0;
	pin K4 = IOB_W39_1;
	pin K5 = IOB_W42_0;
	pin K6 = IOB_W46_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E54_1;
	pin K13 = IOB_E54_0;
	pin K14 = IOB_E46_0;
	pin K15 = IOB_E42_1;
	pin K16 = IOB_E42_0;
	pin K17 = IOB_E34_1;
	pin K18 = IOB_E34_0;
	pin L1 = IOB_W28_0;
	pin L2 = IOB_W28_1;
	pin L3 = IOB_W34_0;
	pin L4 = IOB_W34_1;
	pin L5 = IOB_W42_1;
	pin L6 = IOB_W10_1;
	pin L7 = IOB_W46_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E43_1;
	pin L13 = IOB_E43_0;
	pin L14 = IOB_E6_1;
	pin L15 = IOB_E39_1;
	pin L16 = IOB_E39_0;
	pin L17 = IOB_E31_1;
	pin L18 = IOB_E31_0;
	pin M1 = IOB_W25_0;
	pin M2 = GND;
	pin M3 = IOB_W25_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W10_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S16_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S20_3;
	pin M11 = IOB_S26_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E6_0;
	pin M14 = IOB_E10_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E28_1;
	pin M17 = GND;
	pin M18 = IOB_E28_0;
	pin N1 = IOB_W21_0;
	pin N2 = IOB_W21_1;
	pin N3 = IOB_W4_0;
	pin N4 = IOB_W4_1;
	pin N5 = IOB_S2_1;
	pin N6 = IOB_S11_1;
	pin N7 = IOB_S13_3;
	pin N8 = IOB_S16_2;
	pin N9 = IOB_S20_2;
	pin N10 = IOB_S22_3;
	pin N11 = IOB_S26_0;
	pin N12 = IOB_S28_1;
	pin N13 = GND;
	pin N14 = IOB_E10_0;
	pin N15 = IOB_E18_1;
	pin N16 = IOB_E18_0;
	pin N17 = IOB_E25_1;
	pin N18 = IOB_E25_0;
	pin P1 = IOB_W18_0;
	pin P2 = IOB_W18_1;
	pin P3 = IOB_W6_0;
	pin P4 = IOB_W6_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S2_0;
	pin P7 = IOB_S11_0;
	pin P8 = IOB_S13_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S28_0;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E4_1;
	pin P16 = IOB_E4_0;
	pin P17 = IOB_E21_1;
	pin P18 = IOB_E21_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S4_1;
	pin R4 = GND;
	pin R5 = IOB_S10_3;
	pin R6 = VCCO2;
	pin R7 = IOB_S11_3;
	pin R8 = IOB_S18_3;
	pin R9 = GND;
	pin R10 = IOB_S19_3;
	pin R11 = IOB_S24_3;
	pin R12 = VCCO2;
	pin R13 = IOB_S31_1;
	pin R14 = GND;
	pin R15 = IOB_S32_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W15_1;
	pin T3 = IOB_S4_0;
	pin T4 = IOB_S2_3;
	pin T5 = IOB_S10_2;
	pin T6 = IOB_S13_1;
	pin T7 = IOB_S11_2;
	pin T8 = IOB_S18_2;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S19_2;
	pin T11 = IOB_S24_2;
	pin T12 = IOB_S24_1;
	pin T13 = IOB_S31_0;
	pin T14 = IOB_S28_3;
	pin T15 = IOB_S32_2;
	pin T16 = GND;
	pin T17 = IOB_E15_1;
	pin T18 = IOB_E15_0;
	pin U1 = IOB_W12_0;
	pin U2 = IOB_W12_1;
	pin U3 = IOB_S1_3;
	pin U4 = VCCO2;
	pin U5 = IOB_S10_1;
	pin U6 = GND;
	pin U7 = IOB_S14_1;
	pin U8 = IOB_S16_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S20_1;
	pin U12 = GND;
	pin U13 = IOB_S26_3;
	pin U14 = VCCO2;
	pin U15 = IOB_S29_3;
	pin U16 = IOB_S31_3;
	pin U17 = IOB_E12_1;
	pin U18 = IOB_E12_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_2;
	pin V4 = IOB_S2_2;
	pin V5 = IOB_S10_0;
	pin V6 = IOB_S13_0;
	pin V7 = IOB_S14_0;
	pin V8 = IOB_S16_0;
	pin V9 = IOB_S18_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S24_0;
	pin V13 = IOB_S26_2;
	pin V14 = IOB_S28_2;
	pin V15 = IOB_S29_2;
	pin V16 = IOB_S31_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W4_0;
	vref IOB_W10_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S16_0;
	vref IOB_S24_2;
	vref IOB_N1_2;
}

// xc6slx25t-fgg484 xa6slx25t-fgg484
bond BOND11 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N2_2;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N5_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = NC;
	pin A13 = GND;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = IOB_N28_2;
	pin A18 = IOB_N29_0;
	pin A19 = IOB_N31_2;
	pin A20 = IOB_N31_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W77_0;
	pin B2 = IOB_N2_3;
	pin B3 = IOB_N4_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = GND;
	pin B16 = NC;
	pin B17 = GND;
	pin B18 = IOB_N29_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N31_1;
	pin B21 = NC;
	pin B22 = NC;
	pin C1 = IOB_W77_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N4_1;
	pin C5 = IOB_N5_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = NC;
	pin C14 = GND;
	pin C15 = NC;
	pin C16 = GND;
	pin C17 = IOB_N28_3;
	pin C18 = IOB_N32_2;
	pin C19 = IOB_N31_3;
	pin C20 = IOB_E73_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E73_0;
	pin D1 = IOB_W73_0;
	pin D2 = IOB_W73_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N1_0;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = NC;
	pin D14 = NC;
	pin D15 = NC;
	pin D16 = GND;
	pin D17 = IOB_N32_3;
	pin D18 = IOB_N29_3;
	pin D19 = IOB_N29_2;
	pin D20 = TMS;
	pin D21 = NC;
	pin D22 = NC;
	pin E1 = IOB_W70_0;
	pin E2 = GND;
	pin E3 = IOB_W70_1;
	pin E4 = IOB_W76_0;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N19_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E68_1;
	pin E21 = GND;
	pin E22 = IOB_E68_0;
	pin F1 = IOB_W69_0;
	pin F2 = IOB_W69_1;
	pin F3 = IOB_W76_1;
	pin F4 = VCCO3;
	pin F5 = NC;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N17_2;
	pin F10 = IOB_N18_2;
	pin F11 = VCCAUX;
	pin F12 = NC;
	pin F13 = GND;
	pin F14 = IOB_N19_3;
	pin F15 = IOB_N19_2;
	pin F16 = IOB_N19_0;
	pin F17 = IOB_N28_0;
	pin F18 = IOB_E77_1;
	pin F19 = IOB_E77_0;
	pin F20 = IOB_E71_0;
	pin F21 = IOB_E69_1;
	pin F22 = IOB_E69_0;
	pin G1 = IOB_W68_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W68_1;
	pin G4 = NC;
	pin G5 = GND;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = IOB_N17_3;
	pin G9 = IOB_N18_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N18_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N20_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N26_0;
	pin G16 = IOB_N28_1;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E71_1;
	pin G20 = IOB_E52_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E52_0;
	pin H1 = IOB_W54_0;
	pin H2 = IOB_W54_1;
	pin H3 = IOB_W55_0;
	pin H4 = NC;
	pin H5 = IOB_W71_0;
	pin H6 = NC;
	pin H7 = GND;
	pin H8 = NC;
	pin H9 = VCCAUX;
	pin H10 = IOB_N17_1;
	pin H11 = IOB_N17_0;
	pin H12 = IOB_N18_1;
	pin H13 = IOB_N20_3;
	pin H14 = IOB_N26_1;
	pin H15 = VCCAUX;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = IOB_E70_1;
	pin H19 = IOB_E70_0;
	pin H20 = IOB_E55_0;
	pin H21 = IOB_E49_1;
	pin H22 = IOB_E49_0;
	pin J1 = IOB_W51_0;
	pin J2 = GND;
	pin J3 = IOB_W51_1;
	pin J4 = IOB_W55_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W71_1;
	pin J7 = NC;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E76_1;
	pin J17 = IOB_E76_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E55_1;
	pin J20 = IOB_E46_1;
	pin J21 = GND;
	pin J22 = IOB_E46_0;
	pin K1 = IOB_W49_0;
	pin K2 = IOB_W49_1;
	pin K3 = IOB_W48_0;
	pin K4 = IOB_W48_1;
	pin K5 = IOB_W52_0;
	pin K6 = IOB_W52_1;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = NC;
	pin K17 = IOB_E51_1;
	pin K18 = IOB_E54_0;
	pin K19 = IOB_E54_1;
	pin K20 = IOB_E48_1;
	pin K21 = IOB_E42_1;
	pin K22 = IOB_E42_0;
	pin L1 = IOB_W38_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W38_1;
	pin L4 = IOB_W43_0;
	pin L5 = GND;
	pin L6 = IOB_W46_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = NC;
	pin L16 = VCCO1;
	pin L17 = IOB_E51_0;
	pin L18 = GND;
	pin L19 = IOB_E48_0;
	pin L20 = IOB_E38_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E38_0;
	pin M1 = IOB_W37_0;
	pin M2 = IOB_W37_1;
	pin M3 = IOB_W43_1;
	pin M4 = IOB_W42_0;
	pin M5 = IOB_W42_1;
	pin M6 = IOB_W46_1;
	pin M7 = IOB_W10_1;
	pin M8 = IOB_W10_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = NC;
	pin M17 = IOB_E6_1;
	pin M18 = IOB_E6_0;
	pin M19 = IOB_E43_0;
	pin M20 = IOB_E43_1;
	pin M21 = IOB_E37_1;
	pin M22 = IOB_E37_0;
	pin N1 = IOB_W34_0;
	pin N2 = GND;
	pin N3 = IOB_W34_1;
	pin N4 = IOB_W39_0;
	pin N5 = VCCO3;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = NC;
	pin N16 = IOB_E7_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E39_0;
	pin N20 = IOB_E34_1;
	pin N21 = GND;
	pin N22 = IOB_E34_0;
	pin P1 = IOB_W31_0;
	pin P2 = IOB_W31_1;
	pin P3 = IOB_W39_1;
	pin P4 = IOB_W7_0;
	pin P5 = IOB_W7_1;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = IOB_W4_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = NC;
	pin P16 = IOB_E7_0;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = IOB_E10_1;
	pin P20 = IOB_E39_1;
	pin P21 = IOB_E31_1;
	pin P22 = IOB_E31_0;
	pin R1 = IOB_W28_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W28_1;
	pin R4 = NC;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W4_1;
	pin R8 = IOB_S5_0;
	pin R9 = IOB_S5_1;
	pin R10 = VCCAUX;
	pin R11 = NC;
	pin R12 = VCCAUX;
	pin R13 = IOB_S28_3;
	pin R14 = VCCINT;
	pin R15 = NC;
	pin R16 = NC;
	pin R17 = NC;
	pin R18 = GND;
	pin R19 = IOB_E10_0;
	pin R20 = IOB_E28_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E28_0;
	pin T1 = IOB_W25_0;
	pin T2 = IOB_W25_1;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = IOB_S2_1;
	pin T8 = IOB_S7_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S11_3;
	pin T11 = NC;
	pin T12 = IOB_S19_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S28_2;
	pin T15 = NC;
	pin T16 = NC;
	pin T17 = NC;
	pin T18 = NC;
	pin T19 = NC;
	pin T20 = IOB_E8_0;
	pin T21 = IOB_E25_1;
	pin T22 = IOB_E25_0;
	pin U1 = IOB_W21_0;
	pin U2 = GND;
	pin U3 = IOB_W21_1;
	pin U4 = NC;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_0;
	pin U7 = GND;
	pin U8 = IOB_S7_0;
	pin U9 = IOB_S8_3;
	pin U10 = IOB_S11_2;
	pin U11 = VCCAUX;
	pin U12 = IOB_S19_2;
	pin U13 = IOB_S24_2;
	pin U14 = IOB_S24_3;
	pin U15 = NC;
	pin U16 = NC;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = IOB_E8_1;
	pin U20 = IOB_E21_1;
	pin U21 = GND;
	pin U22 = IOB_E21_0;
	pin V1 = IOB_W18_0;
	pin V2 = IOB_W18_1;
	pin V3 = NC;
	pin V4 = GND;
	pin V5 = NC;
	pin V6 = VCCAUX;
	pin V7 = IOB_S5_3;
	pin V8 = VCCO2;
	pin V9 = IOB_S8_2;
	pin V10 = GND;
	pin V11 = IOB_S14_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S22_3;
	pin V14 = GND;
	pin V15 = NC;
	pin V16 = VCCO2;
	pin V17 = IOB_S31_3;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E4_1;
	pin V20 = IOB_E4_0;
	pin V21 = IOB_E18_1;
	pin V22 = IOB_E18_0;
	pin W1 = IOB_W15_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W15_1;
	pin W4 = IOB_W6_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_3;
	pin W7 = GND;
	pin W8 = IOB_S5_2;
	pin W9 = IOB_S10_3;
	pin W10 = IOB_S13_3;
	pin W11 = IOB_S14_2;
	pin W12 = IOB_S16_3;
	pin W13 = IOB_S22_2;
	pin W14 = IOB_S20_3;
	pin W15 = IOB_S24_0;
	pin W16 = GND;
	pin W17 = IOB_S29_3;
	pin W18 = IOB_S31_2;
	pin W19 = GND;
	pin W20 = IOB_E15_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E15_0;
	pin Y1 = IOB_W12_0;
	pin Y2 = IOB_W12_1;
	pin Y3 = IOB_W6_0;
	pin Y4 = IOB_S1_3;
	pin Y5 = IOB_S4_1;
	pin Y6 = IOB_S4_2;
	pin Y7 = IOB_S11_1;
	pin Y8 = IOB_S10_2;
	pin Y9 = IOB_S14_1;
	pin Y10 = IOB_S13_2;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S16_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S20_2;
	pin Y15 = IOB_S20_1;
	pin Y16 = IOB_S24_1;
	pin Y17 = IOB_S26_1;
	pin Y18 = IOB_S29_2;
	pin Y19 = IOB_S28_1;
	pin Y20 = IOB_S32_3;
	pin Y21 = IOB_E12_1;
	pin Y22 = IOB_E12_0;
	pin AA1 = IOB_W8_0;
	pin AA2 = IOB_W8_1;
	pin AA3 = IOB_S1_2;
	pin AA4 = IOB_S2_3;
	pin AA5 = GND;
	pin AA6 = IOB_S10_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S13_1;
	pin AA9 = GND;
	pin AA10 = IOB_S16_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S18_3;
	pin AA13 = GND;
	pin AA14 = IOB_S29_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S22_1;
	pin AA17 = GND;
	pin AA18 = IOB_S26_3;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S31_1;
	pin AA21 = IOB_S32_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_2;
	pin AB5 = IOB_S4_0;
	pin AB6 = IOB_S10_0;
	pin AB7 = IOB_S11_0;
	pin AB8 = IOB_S13_0;
	pin AB9 = IOB_S14_0;
	pin AB10 = IOB_S16_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S18_2;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S29_0;
	pin AB15 = IOB_S20_0;
	pin AB16 = IOB_S22_0;
	pin AB17 = IOB_S26_0;
	pin AB18 = IOB_S26_2;
	pin AB19 = IOB_S28_0;
	pin AB20 = IOB_S31_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W4_0;
	vref IOB_W10_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S16_0;
	vref IOB_S24_2;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N29_2;
}

// xc6slx25-csg324 xa6slx25-csg324 xc6slx25l-csg324
bond BOND12 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N5_2;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N18_0;
	pin A10 = IOB_N19_0;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N22_0;
	pin A13 = IOB_N28_2;
	pin A14 = IOB_N29_2;
	pin A15 = IOB_N31_2;
	pin A16 = IOB_N32_2;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_3;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_1;
	pin B7 = GND;
	pin B8 = IOB_N17_1;
	pin B9 = IOB_N18_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N20_1;
	pin B12 = IOB_N22_1;
	pin B13 = GND;
	pin B14 = IOB_N29_3;
	pin B15 = VCCO0;
	pin B16 = IOB_N32_3;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W77_0;
	pin C2 = IOB_W77_1;
	pin C3 = GND;
	pin C4 = IOB_N1_2;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N5_3;
	pin C8 = IOB_N17_2;
	pin C9 = IOB_N18_2;
	pin C10 = IOB_N19_1;
	pin C11 = IOB_N19_2;
	pin C12 = IOB_N24_0;
	pin C13 = IOB_N28_3;
	pin C14 = IOB_N31_0;
	pin C15 = IOB_N31_3;
	pin C16 = GND;
	pin C17 = IOB_E71_1;
	pin C18 = IOB_E71_0;
	pin D1 = IOB_W68_0;
	pin D2 = IOB_W68_1;
	pin D3 = IOB_W70_0;
	pin D4 = IOB_N1_3;
	pin D5 = GND;
	pin D6 = IOB_N2_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N17_3;
	pin D9 = IOB_N18_3;
	pin D10 = GND;
	pin D11 = IOB_N19_3;
	pin D12 = IOB_N24_1;
	pin D13 = VCCO0;
	pin D14 = IOB_N31_1;
	pin D15 = TDI;
	pin D16 = TDO;
	pin D17 = IOB_E69_1;
	pin D18 = IOB_E69_0;
	pin E1 = IOB_W54_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W54_1;
	pin E4 = IOB_W70_1;
	pin E5 = VCCAUX;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = NC;
	pin E9 = VCCAUX;
	pin E10 = VCCO0;
	pin E11 = IOB_N24_2;
	pin E12 = IOB_N28_0;
	pin E13 = IOB_N29_0;
	pin E14 = VCCAUX;
	pin E15 = GND;
	pin E16 = IOB_E55_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E55_0;
	pin F1 = IOB_W51_0;
	pin F2 = IOB_W51_1;
	pin F3 = IOB_W55_0;
	pin F4 = IOB_W55_1;
	pin F5 = IOB_W71_0;
	pin F6 = IOB_W71_1;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = IOB_N20_2;
	pin F10 = IOB_N22_2;
	pin F11 = IOB_N24_3;
	pin F12 = IOB_N28_1;
	pin F13 = IOB_N29_1;
	pin F14 = IOB_E70_1;
	pin F15 = IOB_E77_1;
	pin F16 = IOB_E77_0;
	pin F17 = IOB_E52_1;
	pin F18 = IOB_E52_0;
	pin G1 = IOB_W48_0;
	pin G2 = GND;
	pin G3 = IOB_W48_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W69_0;
	pin G7 = VCCINT;
	pin G8 = NC;
	pin G9 = IOB_N20_3;
	pin G10 = VCCAUX;
	pin G11 = IOB_N22_3;
	pin G12 = GND;
	pin G13 = IOB_E68_0;
	pin G14 = IOB_E70_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E48_1;
	pin G17 = GND;
	pin G18 = IOB_E48_0;
	pin H1 = IOB_W38_0;
	pin H2 = IOB_W38_1;
	pin H3 = IOB_W43_0;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = IOB_W69_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E68_1;
	pin H13 = IOB_E51_1;
	pin H14 = IOB_E51_0;
	pin H15 = IOB_E49_1;
	pin H16 = IOB_E49_0;
	pin H17 = IOB_E38_1;
	pin H18 = IOB_E38_0;
	pin J1 = IOB_W37_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W37_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W49_0;
	pin J7 = IOB_W49_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E46_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E37_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E37_0;
	pin K1 = IOB_W31_0;
	pin K2 = IOB_W31_1;
	pin K3 = IOB_W39_0;
	pin K4 = IOB_W39_1;
	pin K5 = IOB_W42_0;
	pin K6 = IOB_W46_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E54_1;
	pin K13 = IOB_E54_0;
	pin K14 = IOB_E46_0;
	pin K15 = IOB_E42_1;
	pin K16 = IOB_E42_0;
	pin K17 = IOB_E34_1;
	pin K18 = IOB_E34_0;
	pin L1 = IOB_W28_0;
	pin L2 = IOB_W28_1;
	pin L3 = IOB_W34_0;
	pin L4 = IOB_W34_1;
	pin L5 = IOB_W42_1;
	pin L6 = IOB_W10_1;
	pin L7 = IOB_W46_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E43_1;
	pin L13 = IOB_E43_0;
	pin L14 = IOB_E6_1;
	pin L15 = IOB_E39_1;
	pin L16 = IOB_E39_0;
	pin L17 = IOB_E31_1;
	pin L18 = IOB_E31_0;
	pin M1 = IOB_W25_0;
	pin M2 = GND;
	pin M3 = IOB_W25_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W10_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S16_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S20_3;
	pin M11 = IOB_S26_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E6_0;
	pin M14 = IOB_E10_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E28_1;
	pin M17 = GND;
	pin M18 = IOB_E28_0;
	pin N1 = IOB_W21_0;
	pin N2 = IOB_W21_1;
	pin N3 = IOB_W4_0;
	pin N4 = IOB_W4_1;
	pin N5 = IOB_S2_1;
	pin N6 = IOB_S11_1;
	pin N7 = IOB_S13_3;
	pin N8 = IOB_S16_2;
	pin N9 = IOB_S20_2;
	pin N10 = IOB_S22_3;
	pin N11 = IOB_S26_0;
	pin N12 = IOB_S28_1;
	pin N13 = GND;
	pin N14 = IOB_E10_0;
	pin N15 = IOB_E18_1;
	pin N16 = IOB_E18_0;
	pin N17 = IOB_E25_1;
	pin N18 = IOB_E25_0;
	pin P1 = IOB_W18_0;
	pin P2 = IOB_W18_1;
	pin P3 = IOB_W6_0;
	pin P4 = IOB_W6_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S2_0;
	pin P7 = IOB_S11_0;
	pin P8 = IOB_S13_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S28_0;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E4_1;
	pin P16 = IOB_E4_0;
	pin P17 = IOB_E21_1;
	pin P18 = IOB_E21_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S4_1;
	pin R4 = GND;
	pin R5 = IOB_S10_3;
	pin R6 = VCCO2;
	pin R7 = IOB_S11_3;
	pin R8 = IOB_S18_3;
	pin R9 = GND;
	pin R10 = IOB_S19_3;
	pin R11 = IOB_S24_3;
	pin R12 = VCCO2;
	pin R13 = IOB_S31_1;
	pin R14 = GND;
	pin R15 = IOB_S32_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W15_1;
	pin T3 = IOB_S4_0;
	pin T4 = IOB_S2_3;
	pin T5 = IOB_S10_2;
	pin T6 = IOB_S13_1;
	pin T7 = IOB_S11_2;
	pin T8 = IOB_S18_2;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S19_2;
	pin T11 = IOB_S24_2;
	pin T12 = IOB_S24_1;
	pin T13 = IOB_S31_0;
	pin T14 = IOB_S28_3;
	pin T15 = IOB_S32_2;
	pin T16 = GND;
	pin T17 = IOB_E15_1;
	pin T18 = IOB_E15_0;
	pin U1 = IOB_W12_0;
	pin U2 = IOB_W12_1;
	pin U3 = IOB_S1_3;
	pin U4 = VCCO2;
	pin U5 = IOB_S10_1;
	pin U6 = GND;
	pin U7 = IOB_S14_1;
	pin U8 = IOB_S16_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S20_1;
	pin U12 = GND;
	pin U13 = IOB_S26_3;
	pin U14 = VCCO2;
	pin U15 = IOB_S29_3;
	pin U16 = IOB_S31_3;
	pin U17 = IOB_E12_1;
	pin U18 = IOB_E12_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_2;
	pin V4 = IOB_S2_2;
	pin V5 = IOB_S10_0;
	pin V6 = IOB_S13_0;
	pin V7 = IOB_S14_0;
	pin V8 = IOB_S16_0;
	pin V9 = IOB_S18_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S24_0;
	pin V13 = IOB_S26_2;
	pin V14 = IOB_S28_2;
	pin V15 = IOB_S29_2;
	pin V16 = IOB_S31_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W4_0;
	vref IOB_W10_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S16_0;
	vref IOB_S24_2;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N29_2;
}

// xc6slx25-fgg484 xa6slx25-fgg484 xc6slx25l-fgg484
bond BOND13 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W77_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N18_2;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N19_0;
	pin A13 = IOB_N20_2;
	pin A14 = IOB_N28_2;
	pin A15 = IOB_N28_0;
	pin A16 = IOB_N29_0;
	pin A17 = IOB_N31_2;
	pin A18 = IOB_N31_0;
	pin A19 = TDO;
	pin A20 = IOB_E73_1;
	pin A21 = IOB_E73_0;
	pin A22 = GND;
	pin B1 = IOB_W76_0;
	pin B2 = IOB_W76_1;
	pin B3 = IOB_W77_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N18_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_1;
	pin B13 = GND;
	pin B14 = IOB_N28_3;
	pin B15 = VCCO0;
	pin B16 = IOB_N29_1;
	pin B17 = GND;
	pin B18 = IOB_N31_1;
	pin B19 = VCCO0;
	pin B20 = IOB_E77_0;
	pin B21 = IOB_E76_1;
	pin B22 = IOB_E76_0;
	pin C1 = IOB_W70_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W70_1;
	pin C4 = NC;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N19_2;
	pin C13 = IOB_N20_3;
	pin C14 = IOB_N26_0;
	pin C15 = IOB_N28_1;
	pin C16 = IOB_N29_2;
	pin C17 = IOB_N31_3;
	pin C18 = TMS;
	pin C19 = IOB_E77_1;
	pin C20 = IOB_E68_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E68_0;
	pin D1 = IOB_W69_0;
	pin D2 = IOB_W69_1;
	pin D3 = NC;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N17_3;
	pin D8 = IOB_N17_2;
	pin D9 = IOB_N5_3;
	pin D10 = IOB_N17_1;
	pin D11 = IOB_N19_3;
	pin D12 = IOB_N20_0;
	pin D13 = IOB_N22_0;
	pin D14 = IOB_N26_1;
	pin D15 = IOB_N29_3;
	pin D16 = VCCAUX;
	pin D17 = IOB_N32_2;
	pin D18 = GND;
	pin D19 = IOB_E71_1;
	pin D20 = IOB_E71_0;
	pin D21 = IOB_E69_1;
	pin D22 = IOB_E69_0;
	pin E1 = IOB_W68_0;
	pin E2 = GND;
	pin E3 = IOB_W68_1;
	pin E4 = NC;
	pin E5 = NC;
	pin E6 = NC;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = VCCO0;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = IOB_N20_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N24_1;
	pin E15 = GND;
	pin E16 = IOB_N32_3;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E52_1;
	pin E21 = GND;
	pin E22 = IOB_E52_0;
	pin F1 = IOB_W54_0;
	pin F2 = IOB_W54_1;
	pin F3 = IOB_W55_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W71_0;
	pin F6 = VCCO3;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = VCCAUX;
	pin F12 = IOB_N22_2;
	pin F13 = IOB_N22_1;
	pin F14 = IOB_N26_3;
	pin F15 = IOB_N24_0;
	pin F16 = NC;
	pin F17 = NC;
	pin F18 = IOB_E70_1;
	pin F19 = IOB_E70_0;
	pin F20 = IOB_E55_0;
	pin F21 = IOB_E49_1;
	pin F22 = IOB_E49_0;
	pin G1 = IOB_W51_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W51_1;
	pin G4 = IOB_W55_1;
	pin G5 = GND;
	pin G6 = IOB_W71_1;
	pin G7 = NC;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = IOB_N24_2;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = GND;
	pin G19 = IOB_E55_1;
	pin G20 = IOB_E46_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E46_0;
	pin H1 = IOB_W49_0;
	pin H2 = IOB_W49_1;
	pin H3 = IOB_W48_0;
	pin H4 = IOB_W48_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = GND;
	pin H8 = IOB_W73_0;
	pin H9 = VCCAUX;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = IOB_N22_3;
	pin H13 = IOB_N24_3;
	pin H14 = IOB_N26_2;
	pin H15 = VCCAUX;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = IOB_E54_0;
	pin H19 = IOB_E54_1;
	pin H20 = IOB_E48_1;
	pin H21 = IOB_E42_1;
	pin H22 = IOB_E42_0;
	pin J1 = IOB_W38_0;
	pin J2 = GND;
	pin J3 = IOB_W38_1;
	pin J4 = IOB_W43_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W46_0;
	pin J7 = IOB_W73_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = NC;
	pin J17 = IOB_E51_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E48_0;
	pin J20 = IOB_E38_1;
	pin J21 = GND;
	pin J22 = IOB_E38_0;
	pin K1 = IOB_W37_0;
	pin K2 = IOB_W37_1;
	pin K3 = IOB_W43_1;
	pin K4 = IOB_W42_0;
	pin K5 = IOB_W42_1;
	pin K6 = IOB_W46_1;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = NC;
	pin K17 = IOB_E51_0;
	pin K18 = IOB_E6_0;
	pin K19 = IOB_E43_0;
	pin K20 = IOB_E43_1;
	pin K21 = IOB_E37_1;
	pin K22 = IOB_E37_0;
	pin L1 = IOB_W34_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W34_1;
	pin L4 = IOB_W39_0;
	pin L5 = GND;
	pin L6 = NC;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = NC;
	pin L16 = VCCO1;
	pin L17 = IOB_E6_1;
	pin L18 = GND;
	pin L19 = IOB_E39_0;
	pin L20 = IOB_E34_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E34_0;
	pin M1 = IOB_W31_0;
	pin M2 = IOB_W31_1;
	pin M3 = IOB_W39_1;
	pin M4 = IOB_W10_0;
	pin M5 = IOB_W10_1;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = NC;
	pin M17 = NC;
	pin M18 = NC;
	pin M19 = IOB_E10_1;
	pin M20 = IOB_E39_1;
	pin M21 = IOB_E31_1;
	pin M22 = IOB_E31_0;
	pin N1 = IOB_W28_0;
	pin N2 = GND;
	pin N3 = IOB_W28_1;
	pin N4 = NC;
	pin N5 = VCCO3;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = NC;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E10_0;
	pin N20 = IOB_E28_1;
	pin N21 = GND;
	pin N22 = IOB_E28_0;
	pin P1 = IOB_W25_0;
	pin P2 = IOB_W25_1;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = NC;
	pin P16 = NC;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = IOB_E8_1;
	pin P20 = IOB_E8_0;
	pin P21 = IOB_E25_1;
	pin P22 = IOB_E25_0;
	pin R1 = IOB_W21_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W21_1;
	pin R4 = NC;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_S4_2;
	pin R8 = IOB_S5_0;
	pin R9 = IOB_S5_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S16_3;
	pin R12 = VCCAUX;
	pin R13 = NC;
	pin R14 = VCCINT;
	pin R15 = NC;
	pin R16 = NC;
	pin R17 = NC;
	pin R18 = GND;
	pin R19 = NC;
	pin R20 = IOB_E21_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E21_0;
	pin T1 = IOB_W18_0;
	pin T2 = IOB_W18_1;
	pin T3 = IOB_W7_0;
	pin T4 = IOB_W7_1;
	pin T5 = IOB_S1_2;
	pin T6 = IOB_S1_3;
	pin T7 = IOB_S4_3;
	pin T8 = NC;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = IOB_S16_2;
	pin T12 = NC;
	pin T13 = VCCO2;
	pin T14 = NC;
	pin T15 = NC;
	pin T16 = NC;
	pin T17 = NC;
	pin T18 = NC;
	pin T19 = IOB_E4_1;
	pin T20 = IOB_E4_0;
	pin T21 = IOB_E18_1;
	pin T22 = IOB_E18_0;
	pin U1 = IOB_W15_0;
	pin U2 = GND;
	pin U3 = IOB_W15_1;
	pin U4 = IOB_W8_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_3;
	pin U7 = GND;
	pin U8 = NC;
	pin U9 = IOB_S8_3;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = NC;
	pin U13 = IOB_S28_2;
	pin U14 = IOB_S28_3;
	pin U15 = IOB_S28_1;
	pin U16 = NC;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = NC;
	pin U20 = IOB_E15_1;
	pin U21 = GND;
	pin U22 = IOB_E15_0;
	pin V1 = IOB_W12_0;
	pin V2 = IOB_W12_1;
	pin V3 = IOB_W8_0;
	pin V4 = GND;
	pin V5 = IOB_S2_2;
	pin V6 = VCCAUX;
	pin V7 = IOB_S11_2;
	pin V8 = VCCO2;
	pin V9 = IOB_S8_2;
	pin V10 = GND;
	pin V11 = IOB_S14_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S22_3;
	pin V14 = GND;
	pin V15 = IOB_S28_0;
	pin V16 = VCCO2;
	pin V17 = NC;
	pin V18 = NC;
	pin V19 = NC;
	pin V20 = NC;
	pin V21 = IOB_E12_1;
	pin V22 = IOB_E12_0;
	pin W1 = IOB_W6_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W6_1;
	pin W4 = IOB_S4_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S8_1;
	pin W7 = GND;
	pin W8 = IOB_S11_3;
	pin W9 = IOB_S11_1;
	pin W10 = IOB_S13_3;
	pin W11 = IOB_S14_2;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S22_2;
	pin W14 = IOB_S20_3;
	pin W15 = IOB_S24_0;
	pin W16 = GND;
	pin W17 = NC;
	pin W18 = IOB_S29_1;
	pin W19 = GND;
	pin W20 = IOB_E7_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E7_0;
	pin Y1 = IOB_W4_0;
	pin Y2 = IOB_W4_1;
	pin Y3 = IOB_S5_3;
	pin Y4 = IOB_S4_0;
	pin Y5 = IOB_S7_3;
	pin Y6 = IOB_S8_0;
	pin Y7 = IOB_S10_3;
	pin Y8 = IOB_S11_0;
	pin Y9 = IOB_S14_1;
	pin Y10 = IOB_S13_2;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S20_2;
	pin Y15 = IOB_S20_1;
	pin Y16 = IOB_S24_1;
	pin Y17 = IOB_S26_1;
	pin Y18 = IOB_S29_0;
	pin Y19 = IOB_S29_3;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S32_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S2_1;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S7_1;
	pin AA5 = GND;
	pin AA6 = IOB_S10_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S13_1;
	pin AA9 = GND;
	pin AA10 = IOB_S16_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S18_3;
	pin AA13 = GND;
	pin AA14 = IOB_S24_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S22_1;
	pin AA17 = GND;
	pin AA18 = IOB_S26_3;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S31_1;
	pin AA21 = IOB_S31_3;
	pin AA22 = IOB_S32_2;
	pin AB1 = GND;
	pin AB2 = IOB_S2_0;
	pin AB3 = IOB_S5_2;
	pin AB4 = IOB_S7_0;
	pin AB5 = IOB_S7_2;
	pin AB6 = IOB_S10_0;
	pin AB7 = IOB_S10_2;
	pin AB8 = IOB_S13_0;
	pin AB9 = IOB_S14_0;
	pin AB10 = IOB_S16_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S18_2;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S24_2;
	pin AB15 = IOB_S20_0;
	pin AB16 = IOB_S22_0;
	pin AB17 = IOB_S26_0;
	pin AB18 = IOB_S26_2;
	pin AB19 = IOB_S29_2;
	pin AB20 = IOB_S31_0;
	pin AB21 = IOB_S31_2;
	pin AB22 = GND;
	vref IOB_W4_0;
	vref IOB_W10_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S16_0;
	vref IOB_S24_2;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N29_2;
}

// xc6slx25-ftg256 xa6slx25-ftg256 xc6slx25l-ftg256
bond BOND14 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W68_0;
	pin A3 = IOB_W77_0;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N18_2;
	pin A10 = IOB_N18_0;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N29_2;
	pin A13 = IOB_N29_0;
	pin A14 = IOB_N31_0;
	pin A15 = TMS;
	pin A16 = GND;
	pin B1 = IOB_W54_0;
	pin B2 = IOB_W68_1;
	pin B3 = IOB_W77_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N1_1;
	pin B6 = IOB_N2_1;
	pin B7 = GND;
	pin B8 = IOB_N17_1;
	pin B9 = VCCO0;
	pin B10 = IOB_N18_1;
	pin B11 = GND;
	pin B12 = IOB_N29_3;
	pin B13 = VCCO0;
	pin B14 = IOB_N31_1;
	pin B15 = IOB_E71_1;
	pin B16 = IOB_E71_0;
	pin C1 = IOB_W54_1;
	pin C2 = IOB_W51_0;
	pin C3 = IOB_W51_1;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N5_2;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N20_2;
	pin C9 = IOB_N18_3;
	pin C10 = IOB_N19_0;
	pin C11 = IOB_N20_1;
	pin C12 = TDI;
	pin C13 = IOB_N29_1;
	pin C14 = TCK;
	pin C15 = IOB_E55_1;
	pin C16 = IOB_E55_0;
	pin D1 = IOB_W52_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W52_1;
	pin D4 = GND;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N5_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N20_3;
	pin D9 = IOB_N22_2;
	pin D10 = VCCO0;
	pin D11 = IOB_N32_3;
	pin D12 = IOB_N32_2;
	pin D13 = GND;
	pin D14 = IOB_E69_1;
	pin D15 = VCCO1;
	pin D16 = IOB_E69_0;
	pin E1 = IOB_W48_0;
	pin E2 = IOB_W48_1;
	pin E3 = IOB_W70_0;
	pin E4 = IOB_W70_1;
	pin E5 = VCCAUX;
	pin E6 = IOB_N4_2;
	pin E7 = IOB_N19_3;
	pin E8 = IOB_N19_2;
	pin E9 = GND;
	pin E10 = IOB_N19_1;
	pin E11 = IOB_N31_2;
	pin E12 = IOB_E77_0;
	pin E13 = IOB_E77_1;
	pin E14 = TDO;
	pin E15 = IOB_E54_1;
	pin E16 = IOB_E54_0;
	pin F1 = IOB_W38_0;
	pin F2 = IOB_W38_1;
	pin F3 = IOB_W69_0;
	pin F4 = IOB_W69_1;
	pin F5 = IOB_W71_0;
	pin F6 = IOB_W71_1;
	pin F7 = IOB_N4_3;
	pin F8 = VCCAUX;
	pin F9 = IOB_N22_3;
	pin F10 = IOB_N31_3;
	pin F11 = VCCAUX;
	pin F12 = IOB_E70_1;
	pin F13 = IOB_E68_1;
	pin F14 = IOB_E68_0;
	pin F15 = IOB_E52_1;
	pin F16 = IOB_E52_0;
	pin G1 = IOB_W37_0;
	pin G2 = GND;
	pin G3 = IOB_W37_1;
	pin G4 = VCCO3;
	pin G5 = IOB_W55_0;
	pin G6 = IOB_W55_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = VCCAUX;
	pin G11 = IOB_E70_0;
	pin G12 = IOB_E48_1;
	pin G13 = VCCO1;
	pin G14 = IOB_E51_1;
	pin G15 = GND;
	pin G16 = IOB_E51_0;
	pin H1 = IOB_W34_0;
	pin H2 = IOB_W34_1;
	pin H3 = IOB_W43_0;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W42_0;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = IOB_E48_0;
	pin H12 = GND;
	pin H13 = IOB_E46_1;
	pin H14 = IOB_E46_0;
	pin H15 = IOB_E49_1;
	pin H16 = IOB_E49_0;
	pin J1 = IOB_W31_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W31_1;
	pin J4 = IOB_W39_0;
	pin J5 = GND;
	pin J6 = IOB_W42_1;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = VCCAUX;
	pin J11 = IOB_E43_1;
	pin J12 = IOB_E43_0;
	pin J13 = IOB_E42_1;
	pin J14 = IOB_E38_1;
	pin J15 = VCCO1;
	pin J16 = IOB_E38_0;
	pin K1 = IOB_W28_0;
	pin K2 = IOB_W28_1;
	pin K3 = IOB_W39_1;
	pin K4 = VCCO3;
	pin K5 = IOB_W49_1;
	pin K6 = IOB_W49_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E39_0;
	pin K12 = IOB_E39_1;
	pin K13 = VCCO1;
	pin K14 = IOB_E42_0;
	pin K15 = IOB_E37_1;
	pin K16 = IOB_E37_0;
	pin L1 = IOB_W25_0;
	pin L2 = GND;
	pin L3 = IOB_W25_1;
	pin L4 = IOB_W46_1;
	pin L5 = IOB_W46_0;
	pin L6 = VCCAUX;
	pin L7 = IOB_S4_0;
	pin L8 = IOB_S4_1;
	pin L9 = VCCAUX;
	pin L10 = IOB_S24_3;
	pin L11 = CMP_CS_B;
	pin L12 = IOB_E10_1;
	pin L13 = IOB_E10_0;
	pin L14 = IOB_E28_1;
	pin L15 = GND;
	pin L16 = IOB_E28_0;
	pin M1 = IOB_W21_0;
	pin M2 = IOB_W21_1;
	pin M3 = IOB_W4_0;
	pin M4 = IOB_W4_1;
	pin M5 = IOB_W6_1;
	pin M6 = IOB_S2_1;
	pin M7 = IOB_S18_2;
	pin M8 = GND;
	pin M9 = IOB_S19_3;
	pin M10 = IOB_S24_2;
	pin M11 = IOB_S31_2;
	pin M12 = IOB_S31_3;
	pin M13 = IOB_E4_1;
	pin M14 = IOB_E4_0;
	pin M15 = IOB_E31_1;
	pin M16 = IOB_E31_0;
	pin N1 = IOB_W18_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W18_1;
	pin N4 = IOB_W6_0;
	pin N5 = IOB_S10_1;
	pin N6 = IOB_S2_0;
	pin N7 = VCCO2;
	pin N8 = IOB_S19_2;
	pin N9 = IOB_S26_3;
	pin N10 = VCCO2;
	pin N11 = IOB_S28_1;
	pin N12 = IOB_S28_3;
	pin N13 = GND;
	pin N14 = IOB_E34_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E34_0;
	pin P1 = IOB_W15_0;
	pin P2 = IOB_W15_1;
	pin P3 = GND;
	pin P4 = IOB_S2_3;
	pin P5 = IOB_S10_0;
	pin P6 = IOB_S11_1;
	pin P7 = IOB_S18_3;
	pin P8 = IOB_S19_1;
	pin P9 = IOB_S26_2;
	pin P10 = IOB_S31_1;
	pin P11 = IOB_S28_0;
	pin P12 = IOB_S28_2;
	pin P13 = DONE;
	pin P14 = SUSPEND;
	pin P15 = IOB_E25_1;
	pin P16 = IOB_E25_0;
	pin R1 = IOB_W12_0;
	pin R2 = IOB_W12_1;
	pin R3 = IOB_S1_3;
	pin R4 = VCCO2;
	pin R5 = IOB_S10_3;
	pin R6 = GND;
	pin R7 = IOB_S18_1;
	pin R8 = VCCO2;
	pin R9 = IOB_S20_1;
	pin R10 = GND;
	pin R11 = IOB_S32_3;
	pin R12 = IOB_E12_1;
	pin R13 = VCCO1;
	pin R14 = IOB_E18_1;
	pin R15 = IOB_E21_1;
	pin R16 = IOB_E21_0;
	pin T1 = GND;
	pin T2 = PROG_B;
	pin T3 = IOB_S1_2;
	pin T4 = IOB_S2_2;
	pin T5 = IOB_S10_2;
	pin T6 = IOB_S11_0;
	pin T7 = IOB_S18_0;
	pin T8 = IOB_S19_0;
	pin T9 = IOB_S20_0;
	pin T10 = IOB_S31_0;
	pin T11 = IOB_S32_2;
	pin T12 = IOB_E12_0;
	pin T13 = IOB_E15_0;
	pin T14 = IOB_E15_1;
	pin T15 = IOB_E18_0;
	pin T16 = GND;
	vref IOB_W4_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S24_2;
	vref IOB_N1_2;
	vref IOB_N20_2;
	vref IOB_N29_2;
}

// xc6slx45t-csg324 xa6slx45t-csg324
bond BOND15 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = GT101_TXN0;
	pin A5 = GT101_VTTX;
	pin A6 = GT101_TXN1;
	pin A7 = GND;
	pin A8 = GT101_CLKN0;
	pin A9 = GND;
	pin A10 = GT123_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_TXN0;
	pin A13 = GT123_VTTX;
	pin A14 = GT123_TXN1;
	pin A15 = IOB_N35_0;
	pin A16 = IOB_N36_2;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = GT101_TXP0;
	pin B5 = GND;
	pin B6 = GT101_TXP1;
	pin B7 = GT101_AVCCPLL0;
	pin B8 = GT101_CLKP0;
	pin B9 = GND;
	pin B10 = GT123_CLKP0;
	pin B11 = GT123_AVCCPLL0;
	pin B12 = GT123_TXP0;
	pin B13 = GND;
	pin B14 = GT123_TXP1;
	pin B15 = VCCO0;
	pin B16 = IOB_N36_3;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W126_0;
	pin C2 = IOB_W126_1;
	pin C3 = VCCO0;
	pin C4 = GND;
	pin C5 = GT101_RXN0;
	pin C6 = GND;
	pin C7 = GT101_RXN1;
	pin C8 = GT101_AVCC;
	pin C9 = GT101_CLKN1;
	pin C10 = GND;
	pin C11 = GT123_RXN0;
	pin C12 = GND;
	pin C13 = GT123_RXN1;
	pin C14 = GND;
	pin C15 = IOB_N35_1;
	pin C16 = GND;
	pin C17 = IOB_E92_1;
	pin C18 = IOB_E92_0;
	pin D1 = IOB_W87_0;
	pin D2 = IOB_W87_1;
	pin D3 = IOB_W90_0;
	pin D4 = VCCAUX;
	pin D5 = GT101_RXP0;
	pin D6 = GT101_VTRX;
	pin D7 = GT101_RXP1;
	pin D8 = GND;
	pin D9 = GT101_CLKP1;
	pin D10 = GT101_AVCCPLL1;
	pin D11 = GT123_RXP0;
	pin D12 = GT123_VTRX;
	pin D13 = GT123_RXP1;
	pin D14 = VCCAUX;
	pin D15 = IOB_N36_0;
	pin D16 = TDO;
	pin D17 = IOB_E88_1;
	pin D18 = IOB_E88_0;
	pin E1 = IOB_W85_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W85_1;
	pin E4 = IOB_W90_1;
	pin E5 = GT101_AVTTRCAL;
	pin E6 = IOB_N18_3;
	pin E7 = GT101_RREF;
	pin E8 = IOB_N18_0;
	pin E9 = GT123_AVCC;
	pin E10 = GT123_CLKN1;
	pin E11 = GT123_AVCCPLL1;
	pin E12 = IOB_N19_0;
	pin E13 = GND;
	pin E14 = IOB_N36_1;
	pin E15 = GND;
	pin E16 = IOB_E86_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E86_0;
	pin F1 = IOB_W71_0;
	pin F2 = IOB_W71_1;
	pin F3 = IOB_W86_0;
	pin F4 = IOB_W86_1;
	pin F5 = IOB_W92_0;
	pin F6 = IOB_W92_1;
	pin F7 = IOB_N18_2;
	pin F8 = VCCO0;
	pin F9 = GND;
	pin F10 = GT123_CLKP1;
	pin F11 = GND;
	pin F12 = IOB_N19_1;
	pin F13 = TDI;
	pin F14 = IOB_E90_1;
	pin F15 = IOB_E125_1;
	pin F16 = IOB_E125_0;
	pin F17 = IOB_E84_1;
	pin F18 = IOB_E84_0;
	pin G1 = IOB_W69_0;
	pin G2 = GND;
	pin G3 = IOB_W69_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W88_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N18_1;
	pin G9 = IOB_N19_3;
	pin G10 = VCCAUX;
	pin G11 = IOB_N19_2;
	pin G12 = VCCO0;
	pin G13 = IOB_E87_0;
	pin G14 = IOB_E90_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E69_1;
	pin G17 = GND;
	pin G18 = IOB_E69_0;
	pin H1 = IOB_W62_0;
	pin H2 = IOB_W62_1;
	pin H3 = IOB_W67_0;
	pin H4 = IOB_W67_1;
	pin H5 = IOB_W84_0;
	pin H6 = IOB_W84_1;
	pin H7 = IOB_W88_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E87_1;
	pin H13 = IOB_E71_1;
	pin H14 = IOB_E71_0;
	pin H15 = IOB_E70_1;
	pin H16 = IOB_E70_0;
	pin H17 = IOB_E62_1;
	pin H18 = IOB_E62_0;
	pin J1 = IOB_W61_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W61_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W70_0;
	pin J7 = IOB_W70_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E68_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E61_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E61_0;
	pin K1 = IOB_W55_0;
	pin K2 = IOB_W55_1;
	pin K3 = IOB_W63_0;
	pin K4 = IOB_W63_1;
	pin K5 = IOB_W66_0;
	pin K6 = IOB_W68_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E85_1;
	pin K13 = IOB_E85_0;
	pin K14 = IOB_E68_0;
	pin K15 = IOB_E66_1;
	pin K16 = IOB_E66_0;
	pin K17 = IOB_E58_1;
	pin K18 = IOB_E58_0;
	pin L1 = IOB_W52_0;
	pin L2 = IOB_W52_1;
	pin L3 = IOB_W58_0;
	pin L4 = IOB_W58_1;
	pin L5 = IOB_W66_1;
	pin L6 = IOB_W36_1;
	pin L7 = IOB_W68_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E67_1;
	pin L13 = IOB_E67_0;
	pin L14 = IOB_E29_1;
	pin L15 = IOB_E63_1;
	pin L16 = IOB_E63_0;
	pin L17 = IOB_E55_1;
	pin L18 = IOB_E55_0;
	pin M1 = IOB_W49_0;
	pin M2 = GND;
	pin M3 = IOB_W49_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W36_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S17_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S20_3;
	pin M11 = IOB_S26_3;
	pin M12 = VCCINT;
	pin M13 = IOB_E29_0;
	pin M14 = IOB_E36_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E52_1;
	pin M17 = GND;
	pin M18 = IOB_E52_0;
	pin N1 = IOB_W46_0;
	pin N2 = IOB_W46_1;
	pin N3 = IOB_W3_0;
	pin N4 = IOB_W3_1;
	pin N5 = IOB_S1_3;
	pin N6 = IOB_S11_3;
	pin N7 = IOB_S14_3;
	pin N8 = IOB_S17_2;
	pin N9 = IOB_S20_2;
	pin N10 = IOB_S22_3;
	pin N11 = IOB_S26_2;
	pin N12 = IOB_S27_3;
	pin N13 = GND;
	pin N14 = IOB_E36_0;
	pin N15 = IOB_E43_1;
	pin N16 = IOB_E43_0;
	pin N17 = IOB_E49_1;
	pin N18 = IOB_E49_0;
	pin P1 = IOB_W43_0;
	pin P2 = IOB_W43_1;
	pin P3 = IOB_W5_0;
	pin P4 = IOB_W5_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S11_2;
	pin P8 = IOB_S14_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S27_2;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin P17 = IOB_E46_1;
	pin P18 = IOB_E46_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S2_3;
	pin R4 = GND;
	pin R5 = IOB_S11_1;
	pin R6 = VCCO2;
	pin R7 = IOB_S13_1;
	pin R8 = IOB_S18_3;
	pin R9 = GND;
	pin R10 = IOB_S19_3;
	pin R11 = IOB_S26_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S35_3;
	pin R14 = GND;
	pin R15 = IOB_S36_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W40_0;
	pin T2 = IOB_W40_1;
	pin T3 = IOB_S2_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S11_0;
	pin T6 = IOB_S14_1;
	pin T7 = IOB_S13_0;
	pin T8 = IOB_S18_2;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S19_2;
	pin T11 = IOB_S26_0;
	pin T12 = IOB_S23_1;
	pin T13 = IOB_S35_2;
	pin T14 = IOB_S29_1;
	pin T15 = IOB_S36_2;
	pin T16 = GND;
	pin T17 = IOB_E40_1;
	pin T18 = IOB_E40_0;
	pin U1 = IOB_W37_0;
	pin U2 = IOB_W37_1;
	pin U3 = IOB_S1_1;
	pin U4 = VCCO2;
	pin U5 = IOB_S10_3;
	pin U6 = GND;
	pin U7 = IOB_S15_1;
	pin U8 = IOB_S17_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S20_1;
	pin U12 = GND;
	pin U13 = IOB_S27_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S33_3;
	pin U16 = IOB_S36_1;
	pin U17 = IOB_E37_1;
	pin U18 = IOB_E37_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_0;
	pin V4 = IOB_S2_0;
	pin V5 = IOB_S10_2;
	pin V6 = IOB_S14_0;
	pin V7 = IOB_S15_0;
	pin V8 = IOB_S17_0;
	pin V9 = IOB_S18_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S23_0;
	pin V13 = IOB_S27_0;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S33_2;
	pin V16 = IOB_S36_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_N1_2;
}

// xc6slx45t-csg484
bond BOND16 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W104_0;
	pin A3 = IOB_W104_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_CLKN0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N33_0;
	pin A18 = IOB_N35_2;
	pin A19 = IOB_N35_0;
	pin A20 = IOB_E108_1;
	pin A21 = IOB_E108_0;
	pin A22 = GND;
	pin B1 = IOB_W90_0;
	pin B2 = IOB_W90_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKP0;
	pin B11 = GND;
	pin B12 = GT123_CLKP0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N35_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N35_1;
	pin B21 = IOB_E70_1;
	pin B22 = IOB_E70_0;
	pin C1 = IOB_W87_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W87_1;
	pin C4 = IOB_W118_0;
	pin C5 = IOB_N1_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N33_1;
	pin C18 = IOB_N36_2;
	pin C19 = TCK;
	pin C20 = IOB_E84_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E84_0;
	pin D1 = IOB_W85_0;
	pin D2 = IOB_W85_1;
	pin D3 = IOB_W126_0;
	pin D4 = IOB_W118_1;
	pin D5 = IOB_N2_0;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N33_2;
	pin D18 = IOB_N36_3;
	pin D19 = IOB_N36_1;
	pin D20 = IOB_N36_0;
	pin D21 = IOB_E86_1;
	pin D22 = IOB_E86_0;
	pin E1 = IOB_W71_0;
	pin E2 = GND;
	pin E3 = IOB_W71_1;
	pin E4 = IOB_W126_1;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_2;
	pin E7 = GND;
	pin E8 = IOB_N4_0;
	pin E9 = GT101_RREF;
	pin E10 = VCCO0;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = GND;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GT123_CLKN1;
	pin E15 = GT123_AVCC;
	pin E16 = IOB_N33_3;
	pin E17 = VCCO0;
	pin E18 = TMS;
	pin E19 = VCCO1;
	pin E20 = IOB_E88_1;
	pin E21 = GND;
	pin E22 = IOB_E88_0;
	pin F1 = IOB_W69_0;
	pin F2 = IOB_W69_1;
	pin F3 = IOB_W108_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W108_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N2_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N4_1;
	pin F10 = IOB_N18_1;
	pin F11 = IOB_N18_0;
	pin F12 = IOB_N19_0;
	pin F13 = GND;
	pin F14 = GT123_CLKP1;
	pin F15 = GND;
	pin F16 = IOB_N32_0;
	pin F17 = TDI;
	pin F18 = VCCAUX;
	pin F19 = IOB_E104_1;
	pin F20 = IOB_E104_0;
	pin F21 = IOB_E92_1;
	pin F22 = IOB_E92_0;
	pin G1 = IOB_W67_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W67_1;
	pin G4 = IOB_W113_0;
	pin G5 = GND;
	pin G6 = IOB_W113_1;
	pin G7 = IOB_N4_3;
	pin G8 = IOB_N4_2;
	pin G9 = IOB_N5_3;
	pin G10 = IOB_N18_2;
	pin G11 = IOB_N19_2;
	pin G12 = IOB_N19_1;
	pin G13 = VCCO0;
	pin G14 = GND;
	pin G15 = IOB_N32_2;
	pin G16 = IOB_N32_1;
	pin G17 = IOB_E125_1;
	pin G18 = GND;
	pin G19 = IOB_E125_0;
	pin G20 = IOB_E87_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E87_0;
	pin H1 = IOB_W63_0;
	pin H2 = IOB_W63_1;
	pin H3 = IOB_W115_0;
	pin H4 = IOB_W115_1;
	pin H5 = IOB_W111_0;
	pin H6 = IOB_W111_1;
	pin H7 = GND;
	pin H8 = VCCO0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N18_3;
	pin H11 = IOB_N19_3;
	pin H12 = IOB_N20_3;
	pin H13 = IOB_N20_2;
	pin H14 = IOB_N32_3;
	pin H15 = VCCAUX;
	pin H16 = TDO;
	pin H17 = IOB_E106_1;
	pin H18 = IOB_E106_0;
	pin H19 = IOB_E90_1;
	pin H20 = IOB_E90_0;
	pin H21 = IOB_E85_1;
	pin H22 = IOB_E85_0;
	pin J1 = IOB_W62_0;
	pin J2 = GND;
	pin J3 = IOB_W62_1;
	pin J4 = IOB_W88_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W106_0;
	pin J7 = IOB_W106_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E111_1;
	pin J17 = IOB_E69_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E69_0;
	pin J20 = IOB_E68_1;
	pin J21 = GND;
	pin J22 = IOB_E68_0;
	pin K1 = IOB_W61_0;
	pin K2 = IOB_W61_1;
	pin K3 = IOB_W84_0;
	pin K4 = IOB_W84_1;
	pin K5 = IOB_W88_1;
	pin K6 = IOB_W92_0;
	pin K7 = IOB_W103_0;
	pin K8 = IOB_W103_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E100_0;
	pin K17 = IOB_E111_0;
	pin K18 = IOB_E71_1;
	pin K19 = IOB_E71_0;
	pin K20 = IOB_E63_0;
	pin K21 = IOB_E61_1;
	pin K22 = IOB_E61_0;
	pin L1 = IOB_W58_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W58_1;
	pin L4 = IOB_W70_0;
	pin L5 = GND;
	pin L6 = IOB_W92_1;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E100_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E67_0;
	pin L18 = GND;
	pin L19 = IOB_E63_1;
	pin L20 = IOB_E62_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E62_0;
	pin M1 = IOB_W55_0;
	pin M2 = IOB_W55_1;
	pin M3 = IOB_W68_0;
	pin M4 = IOB_W68_1;
	pin M5 = IOB_W70_1;
	pin M6 = IOB_W86_0;
	pin M7 = IOB_W97_0;
	pin M8 = IOB_W97_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E103_0;
	pin M17 = IOB_E67_1;
	pin M18 = IOB_E66_1;
	pin M19 = IOB_E66_0;
	pin M20 = IOB_E55_0;
	pin M21 = IOB_E58_1;
	pin M22 = IOB_E58_0;
	pin N1 = IOB_W52_0;
	pin N2 = GND;
	pin N3 = IOB_W52_1;
	pin N4 = IOB_W66_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W86_1;
	pin N7 = IOB_W95_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E95_1;
	pin N15 = IOB_E95_0;
	pin N16 = IOB_E103_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E55_1;
	pin N20 = IOB_E52_1;
	pin N21 = GND;
	pin N22 = IOB_E52_0;
	pin P1 = IOB_W49_0;
	pin P2 = IOB_W49_1;
	pin P3 = IOB_W66_0;
	pin P4 = IOB_W24_1;
	pin P5 = IOB_W29_0;
	pin P6 = IOB_W29_1;
	pin P7 = IOB_W95_1;
	pin P8 = IOB_W100_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E27_1;
	pin P16 = IOB_E27_0;
	pin P17 = IOB_E18_1;
	pin P18 = IOB_E18_0;
	pin P19 = IOB_E23_1;
	pin P20 = IOB_E23_0;
	pin P21 = IOB_E49_1;
	pin P22 = IOB_E49_0;
	pin R1 = IOB_W46_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W46_1;
	pin R4 = IOB_W24_0;
	pin R5 = GND;
	pin R6 = IOB_W27_0;
	pin R7 = VCCO3;
	pin R8 = IOB_W100_1;
	pin R9 = IOB_W34_1;
	pin R10 = VCCAUX;
	pin R11 = VCCAUX;
	pin R12 = IOB_E35_1;
	pin R13 = IOB_E35_0;
	pin R14 = NC;
	pin R15 = VCCO1;
	pin R16 = IOB_E14_0;
	pin R17 = IOB_E11_1;
	pin R18 = GND;
	pin R19 = IOB_E11_0;
	pin R20 = IOB_E46_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E46_0;
	pin T1 = IOB_W43_0;
	pin T2 = IOB_W43_1;
	pin T3 = IOB_W35_0;
	pin T4 = IOB_W35_1;
	pin T5 = IOB_W23_0;
	pin T6 = IOB_W23_1;
	pin T7 = IOB_W27_1;
	pin T8 = IOB_W34_0;
	pin T9 = VCCO3;
	pin T10 = IOB_W36_0;
	pin T11 = IOB_W36_1;
	pin T12 = IOB_E32_1;
	pin T13 = IOB_E32_0;
	pin T14 = IOB_S22_3;
	pin T15 = IOB_E14_1;
	pin T16 = NC;
	pin T17 = IOB_E7_1;
	pin T18 = IOB_E7_0;
	pin T19 = IOB_E3_1;
	pin T20 = IOB_E3_0;
	pin T21 = IOB_E43_1;
	pin T22 = IOB_E43_0;
	pin U1 = IOB_W40_0;
	pin U2 = GND;
	pin U3 = IOB_W40_1;
	pin U4 = IOB_W7_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W21_1;
	pin U7 = GND;
	pin U8 = IOB_W32_0;
	pin U9 = IOB_W32_1;
	pin U10 = IOB_W16_0;
	pin U11 = VCCAUX;
	pin U12 = CMP_CS_B;
	pin U13 = IOB_S22_2;
	pin U14 = VCCO2;
	pin U15 = IOB_S27_3;
	pin U16 = DONE;
	pin U17 = VCCAUX;
	pin U18 = VCCO1;
	pin U19 = NC;
	pin U20 = IOB_E40_1;
	pin U21 = GND;
	pin U22 = IOB_E40_0;
	pin V1 = IOB_W37_0;
	pin V2 = IOB_W37_1;
	pin V3 = IOB_W7_0;
	pin V4 = GND;
	pin V5 = IOB_W21_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S10_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S14_3;
	pin V10 = GND;
	pin V11 = IOB_W16_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S29_1;
	pin V14 = GND;
	pin V15 = IOB_S27_2;
	pin V16 = GND;
	pin V17 = IOB_E5_1;
	pin V18 = IOB_E5_0;
	pin V19 = IOB_E9_1;
	pin V20 = IOB_E9_0;
	pin V21 = IOB_E37_1;
	pin V22 = IOB_E37_0;
	pin W1 = IOB_W11_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W11_1;
	pin W4 = IOB_W14_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S2_3;
	pin W7 = GND;
	pin W8 = IOB_S10_0;
	pin W9 = IOB_S15_1;
	pin W10 = IOB_S14_2;
	pin W11 = IOB_S19_3;
	pin W12 = IOB_S15_3;
	pin W13 = IOB_S29_0;
	pin W14 = IOB_S26_1;
	pin W15 = IOB_S27_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S36_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E34_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E34_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W9_1;
	pin Y4 = IOB_W14_0;
	pin Y5 = IOB_S1_1;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S2_1;
	pin Y8 = IOB_S15_0;
	pin Y9 = IOB_S11_1;
	pin Y10 = IOB_S19_2;
	pin Y11 = IOB_S18_3;
	pin Y12 = IOB_S15_2;
	pin Y13 = IOB_S17_1;
	pin Y14 = IOB_S26_0;
	pin Y15 = IOB_S33_3;
	pin Y16 = IOB_S27_0;
	pin Y17 = IOB_S35_3;
	pin Y18 = IOB_S36_2;
	pin Y19 = IOB_E16_1;
	pin Y20 = IOB_E16_0;
	pin Y21 = IOB_E24_1;
	pin Y22 = IOB_E24_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W3_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W18_1;
	pin AA5 = GND;
	pin AA6 = IOB_S1_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S10_3;
	pin AA9 = GND;
	pin AA10 = IOB_S18_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S19_1;
	pin AA13 = GND;
	pin AA14 = IOB_S26_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S35_1;
	pin AA17 = GND;
	pin AA18 = IOB_S36_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E29_1;
	pin AA21 = IOB_E36_1;
	pin AA22 = IOB_E36_0;
	pin AB1 = GND;
	pin AB2 = IOB_W3_0;
	pin AB3 = IOB_W9_0;
	pin AB4 = IOB_W18_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S2_0;
	pin AB8 = IOB_S10_2;
	pin AB9 = IOB_S11_0;
	pin AB10 = IOB_S18_0;
	pin AB11 = IOB_S18_2;
	pin AB12 = IOB_S19_0;
	pin AB13 = IOB_S17_0;
	pin AB14 = IOB_S26_2;
	pin AB15 = IOB_S33_2;
	pin AB16 = IOB_S35_0;
	pin AB17 = IOB_S35_2;
	pin AB18 = IOB_S36_0;
	pin AB19 = IOB_E21_1;
	pin AB20 = IOB_E21_0;
	pin AB21 = IOB_E29_0;
	pin AB22 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45t-fgg484 xa6slx45t-fgg484
bond BOND17 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N2_2;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N5_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = GT123_CLKP0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N32_0;
	pin A18 = IOB_N35_2;
	pin A19 = IOB_N35_0;
	pin A20 = IOB_N36_2;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W126_0;
	pin B2 = IOB_N2_3;
	pin B3 = IOB_N4_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = GT123_CLKN0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N35_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N36_3;
	pin B21 = IOB_E122_1;
	pin B22 = IOB_E122_0;
	pin C1 = IOB_W126_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N4_1;
	pin C5 = IOB_N5_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N32_1;
	pin C18 = IOB_N36_0;
	pin C19 = IOB_N35_1;
	pin C20 = IOB_E100_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E100_0;
	pin D1 = IOB_W100_0;
	pin D2 = IOB_W100_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N1_0;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = GND;
	pin D17 = IOB_N36_1;
	pin D18 = IOB_N33_1;
	pin D19 = IOB_N33_0;
	pin D20 = TMS;
	pin D21 = IOB_E95_1;
	pin D22 = IOB_E95_0;
	pin E1 = IOB_W90_0;
	pin E2 = GND;
	pin E3 = IOB_W90_1;
	pin E4 = IOB_W103_0;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = GT123_AVCC;
	pin E11 = GND;
	pin E12 = GT123_CLKP1;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N19_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E87_1;
	pin E21 = GND;
	pin E22 = IOB_E87_0;
	pin F1 = IOB_W88_0;
	pin F2 = IOB_W88_1;
	pin F3 = IOB_W103_1;
	pin F4 = VCCO3;
	pin F5 = IOB_W124_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N17_2;
	pin F10 = IOB_N18_2;
	pin F11 = VCCAUX;
	pin F12 = GT123_CLKN1;
	pin F13 = GND;
	pin F14 = IOB_N19_3;
	pin F15 = IOB_N19_2;
	pin F16 = IOB_N19_0;
	pin F17 = IOB_N33_2;
	pin F18 = IOB_E125_1;
	pin F19 = IOB_E125_0;
	pin F20 = IOB_E92_0;
	pin F21 = IOB_E88_1;
	pin F22 = IOB_E88_0;
	pin G1 = IOB_W87_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W87_1;
	pin G4 = IOB_W97_0;
	pin G5 = GND;
	pin G6 = IOB_W124_0;
	pin G7 = IOB_W120_0;
	pin G8 = IOB_N17_3;
	pin G9 = IOB_N18_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N18_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N20_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N32_2;
	pin G16 = IOB_N33_3;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E92_1;
	pin G20 = IOB_E84_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E84_0;
	pin H1 = IOB_W85_0;
	pin H2 = IOB_W85_1;
	pin H3 = IOB_W86_0;
	pin H4 = IOB_W97_1;
	pin H5 = IOB_W92_0;
	pin H6 = IOB_W120_1;
	pin H7 = GND;
	pin H8 = IOB_W122_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N17_1;
	pin H11 = IOB_N17_0;
	pin H12 = IOB_N18_1;
	pin H13 = IOB_N20_3;
	pin H14 = IOB_N32_3;
	pin H15 = VCCAUX;
	pin H16 = IOB_E124_1;
	pin H17 = IOB_E124_0;
	pin H18 = IOB_E90_1;
	pin H19 = IOB_E90_0;
	pin H20 = IOB_E86_0;
	pin H21 = IOB_E70_1;
	pin H22 = IOB_E70_0;
	pin J1 = IOB_W71_0;
	pin J2 = GND;
	pin J3 = IOB_W71_1;
	pin J4 = IOB_W86_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W92_1;
	pin J7 = IOB_W122_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E103_1;
	pin J17 = IOB_E103_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E86_1;
	pin J20 = IOB_E68_1;
	pin J21 = GND;
	pin J22 = IOB_E68_0;
	pin K1 = IOB_W70_0;
	pin K2 = IOB_W70_1;
	pin K3 = IOB_W69_0;
	pin K4 = IOB_W69_1;
	pin K5 = IOB_W84_0;
	pin K6 = IOB_W84_1;
	pin K7 = IOB_W95_1;
	pin K8 = IOB_W95_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E97_0;
	pin K17 = IOB_E71_1;
	pin K18 = IOB_E85_0;
	pin K19 = IOB_E85_1;
	pin K20 = IOB_E69_1;
	pin K21 = IOB_E66_1;
	pin K22 = IOB_E66_0;
	pin L1 = IOB_W62_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W62_1;
	pin L4 = IOB_W67_0;
	pin L5 = GND;
	pin L6 = IOB_W68_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E97_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E71_0;
	pin L18 = GND;
	pin L19 = IOB_E69_0;
	pin L20 = IOB_E62_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E62_0;
	pin M1 = IOB_W61_0;
	pin M2 = IOB_W61_1;
	pin M3 = IOB_W67_1;
	pin M4 = IOB_W66_0;
	pin M5 = IOB_W66_1;
	pin M6 = IOB_W68_1;
	pin M7 = IOB_W36_1;
	pin M8 = IOB_W36_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E35_1;
	pin M17 = IOB_E29_1;
	pin M18 = IOB_E29_0;
	pin M19 = IOB_E67_0;
	pin M20 = IOB_E67_1;
	pin M21 = IOB_E61_1;
	pin M22 = IOB_E61_0;
	pin N1 = IOB_W58_0;
	pin N2 = GND;
	pin N3 = IOB_W58_1;
	pin N4 = IOB_W63_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W29_1;
	pin N7 = IOB_W29_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E35_0;
	pin N16 = IOB_E32_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E63_0;
	pin N20 = IOB_E58_1;
	pin N21 = GND;
	pin N22 = IOB_E58_0;
	pin P1 = IOB_W55_0;
	pin P2 = IOB_W55_1;
	pin P3 = IOB_W63_1;
	pin P4 = IOB_W11_0;
	pin P5 = IOB_W11_1;
	pin P6 = IOB_W34_1;
	pin P7 = IOB_W34_0;
	pin P8 = IOB_W3_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = NC;
	pin P16 = IOB_E32_0;
	pin P17 = IOB_E9_1;
	pin P18 = IOB_E9_0;
	pin P19 = IOB_E36_1;
	pin P20 = IOB_E63_1;
	pin P21 = IOB_E55_1;
	pin P22 = IOB_E55_0;
	pin R1 = IOB_W52_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W52_1;
	pin R4 = IOB_W35_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W3_1;
	pin R8 = IOB_S4_2;
	pin R9 = IOB_S4_3;
	pin R10 = VCCAUX;
	pin R11 = IOB_S20_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S29_1;
	pin R14 = VCCINT;
	pin R15 = IOB_E11_1;
	pin R16 = IOB_E11_0;
	pin R17 = IOB_E7_1;
	pin R18 = GND;
	pin R19 = IOB_E36_0;
	pin R20 = IOB_E52_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E52_0;
	pin T1 = IOB_W49_0;
	pin T2 = IOB_W49_1;
	pin T3 = IOB_W35_1;
	pin T4 = IOB_W32_0;
	pin T5 = IOB_W7_0;
	pin T6 = IOB_W7_1;
	pin T7 = IOB_S1_3;
	pin T8 = IOB_S5_3;
	pin T9 = VCCO2;
	pin T10 = IOB_S13_1;
	pin T11 = IOB_S20_2;
	pin T12 = IOB_S19_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S29_0;
	pin T15 = IOB_S20_1;
	pin T16 = NC;
	pin T17 = IOB_E7_0;
	pin T18 = IOB_E5_0;
	pin T19 = IOB_E5_1;
	pin T20 = IOB_E34_0;
	pin T21 = IOB_E49_1;
	pin T22 = IOB_E49_0;
	pin U1 = IOB_W46_0;
	pin U2 = GND;
	pin U3 = IOB_W46_1;
	pin U4 = IOB_W32_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S1_2;
	pin U7 = GND;
	pin U8 = IOB_S5_2;
	pin U9 = IOB_S10_1;
	pin U10 = IOB_S13_0;
	pin U11 = VCCAUX;
	pin U12 = IOB_S19_2;
	pin U13 = IOB_S26_0;
	pin U14 = IOB_S26_1;
	pin U15 = IOB_S20_0;
	pin U16 = IOB_S35_1;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = IOB_E34_1;
	pin U20 = IOB_E46_1;
	pin U21 = GND;
	pin U22 = IOB_E46_0;
	pin V1 = IOB_W43_0;
	pin V2 = IOB_W43_1;
	pin V3 = IOB_W9_0;
	pin V4 = GND;
	pin V5 = IOB_W9_1;
	pin V6 = VCCAUX;
	pin V7 = IOB_S5_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S10_0;
	pin V10 = GND;
	pin V11 = IOB_S15_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S23_3;
	pin V14 = GND;
	pin V15 = IOB_S35_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S36_1;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E3_1;
	pin V20 = IOB_E3_0;
	pin V21 = IOB_E43_1;
	pin V22 = IOB_E43_0;
	pin W1 = IOB_W40_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W40_1;
	pin W4 = IOB_W5_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = IOB_S5_0;
	pin W9 = IOB_S11_1;
	pin W10 = IOB_S14_3;
	pin W11 = IOB_S15_2;
	pin W12 = IOB_S17_3;
	pin W13 = IOB_S23_2;
	pin W14 = IOB_S22_3;
	pin W15 = IOB_S24_2;
	pin W16 = GND;
	pin W17 = IOB_S33_3;
	pin W18 = IOB_S36_0;
	pin W19 = GND;
	pin W20 = IOB_E40_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E40_0;
	pin Y1 = IOB_W37_0;
	pin Y2 = IOB_W37_1;
	pin Y3 = IOB_W5_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S11_3;
	pin Y8 = IOB_S11_0;
	pin Y9 = IOB_S15_1;
	pin Y10 = IOB_S14_2;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S17_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S22_2;
	pin Y15 = IOB_S22_1;
	pin Y16 = IOB_S24_3;
	pin Y17 = IOB_S26_3;
	pin Y18 = IOB_S33_2;
	pin Y19 = IOB_S27_3;
	pin Y20 = IOB_S36_3;
	pin Y21 = IOB_E37_1;
	pin Y22 = IOB_E37_0;
	pin AA1 = IOB_W14_0;
	pin AA2 = IOB_W14_1;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S2_1;
	pin AA5 = GND;
	pin AA6 = IOB_S10_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S14_1;
	pin AA9 = GND;
	pin AA10 = IOB_S17_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S18_3;
	pin AA13 = GND;
	pin AA14 = IOB_S33_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S23_1;
	pin AA17 = GND;
	pin AA18 = IOB_S27_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S35_3;
	pin AA21 = IOB_S36_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_0;
	pin AB5 = IOB_S2_2;
	pin AB6 = IOB_S10_2;
	pin AB7 = IOB_S11_2;
	pin AB8 = IOB_S14_0;
	pin AB9 = IOB_S15_0;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S18_2;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S33_0;
	pin AB15 = IOB_S22_0;
	pin AB16 = IOB_S23_0;
	pin AB17 = IOB_S26_2;
	pin AB18 = IOB_S27_0;
	pin AB19 = IOB_S27_2;
	pin AB20 = IOB_S35_2;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45-csg324 xa6slx45-csg324 xc6slx45l-csg324
bond BOND18 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N5_2;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N18_0;
	pin A10 = IOB_N19_0;
	pin A11 = IOB_N32_2;
	pin A12 = IOB_N32_0;
	pin A13 = IOB_N33_2;
	pin A14 = IOB_N33_0;
	pin A15 = IOB_N35_0;
	pin A16 = IOB_N36_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_3;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_1;
	pin B7 = GND;
	pin B8 = IOB_N17_1;
	pin B9 = IOB_N18_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N32_3;
	pin B12 = IOB_N32_1;
	pin B13 = GND;
	pin B14 = IOB_N33_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N36_1;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W126_0;
	pin C2 = IOB_W126_1;
	pin C3 = GND;
	pin C4 = IOB_N1_2;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N5_3;
	pin C8 = IOB_N17_2;
	pin C9 = IOB_N18_2;
	pin C10 = IOB_N19_1;
	pin C11 = IOB_N19_2;
	pin C12 = NC;
	pin C13 = IOB_N33_3;
	pin C14 = IOB_N36_2;
	pin C15 = IOB_N35_1;
	pin C16 = GND;
	pin C17 = IOB_E92_1;
	pin C18 = IOB_E92_0;
	pin D1 = IOB_W87_0;
	pin D2 = IOB_W87_1;
	pin D3 = IOB_W90_0;
	pin D4 = IOB_N1_3;
	pin D5 = GND;
	pin D6 = IOB_N2_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N17_3;
	pin D9 = IOB_N18_3;
	pin D10 = GND;
	pin D11 = IOB_N19_3;
	pin D12 = NC;
	pin D13 = VCCO0;
	pin D14 = IOB_N36_3;
	pin D15 = TDI;
	pin D16 = TDO;
	pin D17 = IOB_E88_1;
	pin D18 = IOB_E88_0;
	pin E1 = IOB_W85_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W85_1;
	pin E4 = IOB_W90_1;
	pin E5 = VCCAUX;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = NC;
	pin E9 = VCCAUX;
	pin E10 = VCCO0;
	pin E11 = NC;
	pin E12 = NC;
	pin E13 = IOB_N35_2;
	pin E14 = VCCAUX;
	pin E15 = GND;
	pin E16 = IOB_E86_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E86_0;
	pin F1 = IOB_W71_0;
	pin F2 = IOB_W71_1;
	pin F3 = IOB_W86_0;
	pin F4 = IOB_W86_1;
	pin F5 = IOB_W92_0;
	pin F6 = IOB_W92_1;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = IOB_N20_2;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N35_3;
	pin F14 = IOB_E90_1;
	pin F15 = IOB_E125_1;
	pin F16 = IOB_E125_0;
	pin F17 = IOB_E84_1;
	pin F18 = IOB_E84_0;
	pin G1 = IOB_W69_0;
	pin G2 = GND;
	pin G3 = IOB_W69_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W88_0;
	pin G7 = VCCINT;
	pin G8 = NC;
	pin G9 = IOB_N20_3;
	pin G10 = VCCAUX;
	pin G11 = NC;
	pin G12 = GND;
	pin G13 = IOB_E87_0;
	pin G14 = IOB_E90_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E69_1;
	pin G17 = GND;
	pin G18 = IOB_E69_0;
	pin H1 = IOB_W62_0;
	pin H2 = IOB_W62_1;
	pin H3 = IOB_W67_0;
	pin H4 = IOB_W67_1;
	pin H5 = IOB_W84_0;
	pin H6 = IOB_W84_1;
	pin H7 = IOB_W88_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E87_1;
	pin H13 = IOB_E71_1;
	pin H14 = IOB_E71_0;
	pin H15 = IOB_E70_1;
	pin H16 = IOB_E70_0;
	pin H17 = IOB_E62_1;
	pin H18 = IOB_E62_0;
	pin J1 = IOB_W61_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W61_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W70_0;
	pin J7 = IOB_W70_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E68_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E61_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E61_0;
	pin K1 = IOB_W55_0;
	pin K2 = IOB_W55_1;
	pin K3 = IOB_W63_0;
	pin K4 = IOB_W63_1;
	pin K5 = IOB_W66_0;
	pin K6 = IOB_W68_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E85_1;
	pin K13 = IOB_E85_0;
	pin K14 = IOB_E68_0;
	pin K15 = IOB_E66_1;
	pin K16 = IOB_E66_0;
	pin K17 = IOB_E58_1;
	pin K18 = IOB_E58_0;
	pin L1 = IOB_W52_0;
	pin L2 = IOB_W52_1;
	pin L3 = IOB_W58_0;
	pin L4 = IOB_W58_1;
	pin L5 = IOB_W66_1;
	pin L6 = IOB_W36_1;
	pin L7 = IOB_W68_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E67_1;
	pin L13 = IOB_E67_0;
	pin L14 = IOB_E29_1;
	pin L15 = IOB_E63_1;
	pin L16 = IOB_E63_0;
	pin L17 = IOB_E55_1;
	pin L18 = IOB_E55_0;
	pin M1 = IOB_W49_0;
	pin M2 = GND;
	pin M3 = IOB_W49_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W36_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S17_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S20_3;
	pin M11 = IOB_S26_3;
	pin M12 = VCCINT;
	pin M13 = IOB_E29_0;
	pin M14 = IOB_E36_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E52_1;
	pin M17 = GND;
	pin M18 = IOB_E52_0;
	pin N1 = IOB_W46_0;
	pin N2 = IOB_W46_1;
	pin N3 = IOB_W3_0;
	pin N4 = IOB_W3_1;
	pin N5 = IOB_S1_3;
	pin N6 = IOB_S11_3;
	pin N7 = IOB_S14_3;
	pin N8 = IOB_S17_2;
	pin N9 = IOB_S20_2;
	pin N10 = IOB_S22_3;
	pin N11 = IOB_S26_2;
	pin N12 = IOB_S27_3;
	pin N13 = GND;
	pin N14 = IOB_E36_0;
	pin N15 = IOB_E43_1;
	pin N16 = IOB_E43_0;
	pin N17 = IOB_E49_1;
	pin N18 = IOB_E49_0;
	pin P1 = IOB_W43_0;
	pin P2 = IOB_W43_1;
	pin P3 = IOB_W5_0;
	pin P4 = IOB_W5_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S11_2;
	pin P8 = IOB_S14_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S27_2;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin P17 = IOB_E46_1;
	pin P18 = IOB_E46_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S2_3;
	pin R4 = GND;
	pin R5 = IOB_S11_1;
	pin R6 = VCCO2;
	pin R7 = IOB_S13_1;
	pin R8 = IOB_S18_3;
	pin R9 = GND;
	pin R10 = IOB_S19_3;
	pin R11 = IOB_S26_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S35_3;
	pin R14 = GND;
	pin R15 = IOB_S36_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W40_0;
	pin T2 = IOB_W40_1;
	pin T3 = IOB_S2_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S11_0;
	pin T6 = IOB_S14_1;
	pin T7 = IOB_S13_0;
	pin T8 = IOB_S18_2;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S19_2;
	pin T11 = IOB_S26_0;
	pin T12 = IOB_S23_1;
	pin T13 = IOB_S35_2;
	pin T14 = IOB_S29_1;
	pin T15 = IOB_S36_2;
	pin T16 = GND;
	pin T17 = IOB_E40_1;
	pin T18 = IOB_E40_0;
	pin U1 = IOB_W37_0;
	pin U2 = IOB_W37_1;
	pin U3 = IOB_S1_1;
	pin U4 = VCCO2;
	pin U5 = IOB_S10_3;
	pin U6 = GND;
	pin U7 = IOB_S15_1;
	pin U8 = IOB_S17_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S20_1;
	pin U12 = GND;
	pin U13 = IOB_S27_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S33_3;
	pin U16 = IOB_S36_1;
	pin U17 = IOB_E37_1;
	pin U18 = IOB_E37_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_0;
	pin V4 = IOB_S2_0;
	pin V5 = IOB_S10_2;
	pin V6 = IOB_S14_0;
	pin V7 = IOB_S15_0;
	pin V8 = IOB_S17_0;
	pin V9 = IOB_S18_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S23_0;
	pin V13 = IOB_S27_0;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S33_2;
	pin V16 = IOB_S36_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45-csg484 xa6slx45-csg484 xc6slx45l-csg484
bond BOND19 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W126_0;
	pin A3 = IOB_W126_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N18_2;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N19_2;
	pin A13 = IOB_N32_0;
	pin A14 = IOB_N33_2;
	pin A15 = IOB_N33_0;
	pin A16 = IOB_N35_2;
	pin A17 = IOB_N35_0;
	pin A18 = IOB_N36_0;
	pin A19 = IOB_E108_1;
	pin A20 = IOB_E108_0;
	pin A21 = IOB_E113_0;
	pin A22 = GND;
	pin B1 = IOB_W90_0;
	pin B2 = IOB_W90_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N18_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_3;
	pin B13 = GND;
	pin B14 = IOB_N33_3;
	pin B15 = VCCO0;
	pin B16 = IOB_N35_3;
	pin B17 = GND;
	pin B18 = IOB_N36_1;
	pin B19 = VCCO1;
	pin B20 = IOB_E113_1;
	pin B21 = IOB_E70_1;
	pin B22 = IOB_E70_0;
	pin C1 = IOB_W87_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W87_1;
	pin C4 = IOB_W122_1;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N19_0;
	pin C13 = IOB_N32_1;
	pin C14 = IOB_N32_2;
	pin C15 = IOB_N33_1;
	pin C16 = IOB_N36_2;
	pin C17 = IOB_N35_1;
	pin C18 = IOB_E118_1;
	pin C19 = IOB_E118_0;
	pin C20 = IOB_E84_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E84_0;
	pin D1 = IOB_W85_0;
	pin D2 = IOB_W85_1;
	pin D3 = IOB_W122_0;
	pin D4 = GND;
	pin D5 = IOB_W124_0;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N5_3;
	pin D8 = IOB_N17_2;
	pin D9 = IOB_N17_3;
	pin D10 = IOB_N17_1;
	pin D11 = IOB_N19_1;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = TCK;
	pin D15 = IOB_N32_3;
	pin D16 = VCCAUX;
	pin D17 = IOB_N36_3;
	pin D18 = GND;
	pin D19 = IOB_E120_1;
	pin D20 = IOB_E120_0;
	pin D21 = IOB_E86_1;
	pin D22 = IOB_E86_0;
	pin E1 = IOB_W71_0;
	pin E2 = GND;
	pin E3 = IOB_W71_1;
	pin E4 = IOB_W103_1;
	pin E5 = IOB_W118_0;
	pin E6 = IOB_W124_1;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = VCCO0;
	pin E10 = IOB_N20_2;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = TDO;
	pin E15 = GND;
	pin E16 = TMS;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E88_1;
	pin E21 = GND;
	pin E22 = IOB_E88_0;
	pin F1 = IOB_W69_0;
	pin F2 = IOB_W69_1;
	pin F3 = IOB_W103_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W118_1;
	pin F6 = VCCO3;
	pin F7 = IOB_W120_0;
	pin F8 = IOB_W120_1;
	pin F9 = NC;
	pin F10 = IOB_N20_3;
	pin F11 = VCCAUX;
	pin F12 = NC;
	pin F13 = IOB_E124_1;
	pin F14 = IOB_E124_0;
	pin F15 = IOB_E125_1;
	pin F16 = IOB_E125_0;
	pin F17 = IOB_E111_1;
	pin F18 = IOB_E111_0;
	pin F19 = IOB_E104_1;
	pin F20 = IOB_E104_0;
	pin F21 = IOB_E92_1;
	pin F22 = IOB_E92_0;
	pin G1 = IOB_W67_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W67_1;
	pin G4 = IOB_W115_0;
	pin G5 = GND;
	pin G6 = IOB_W115_1;
	pin G7 = IOB_W113_0;
	pin G8 = IOB_W113_1;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = IOB_E103_0;
	pin G14 = VCCO1;
	pin G15 = IOB_E122_1;
	pin G16 = IOB_E122_0;
	pin G17 = IOB_E115_1;
	pin G18 = GND;
	pin G19 = IOB_E115_0;
	pin G20 = IOB_E87_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E87_0;
	pin H1 = IOB_W63_0;
	pin H2 = IOB_W63_1;
	pin H3 = IOB_W92_0;
	pin H4 = IOB_W92_1;
	pin H5 = IOB_W95_0;
	pin H6 = IOB_W95_1;
	pin H7 = GND;
	pin H8 = IOB_W97_1;
	pin H9 = VCCAUX;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = IOB_E103_1;
	pin H13 = IOB_E97_1;
	pin H14 = IOB_E97_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E100_0;
	pin H17 = IOB_E106_1;
	pin H18 = IOB_E106_0;
	pin H19 = IOB_E90_1;
	pin H20 = IOB_E90_0;
	pin H21 = IOB_E85_1;
	pin H22 = IOB_E85_0;
	pin J1 = IOB_W62_0;
	pin J2 = GND;
	pin J3 = IOB_W62_1;
	pin J4 = IOB_W88_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W88_1;
	pin J7 = IOB_W97_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E100_1;
	pin J17 = IOB_E69_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E69_0;
	pin J20 = GND;
	pin J21 = IOB_E68_1;
	pin J22 = IOB_E68_0;
	pin K1 = IOB_W61_0;
	pin K2 = IOB_W61_1;
	pin K3 = IOB_W84_0;
	pin K4 = IOB_W84_1;
	pin K5 = IOB_W86_0;
	pin K6 = IOB_W86_1;
	pin K7 = IOB_W100_0;
	pin K8 = IOB_W100_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E95_0;
	pin K17 = IOB_E67_0;
	pin K18 = IOB_E71_1;
	pin K19 = IOB_E71_0;
	pin K20 = IOB_E63_0;
	pin K21 = IOB_E61_1;
	pin K22 = IOB_E61_0;
	pin L1 = IOB_W58_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W58_1;
	pin L4 = IOB_W70_0;
	pin L5 = GND;
	pin L6 = IOB_W36_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E95_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E67_1;
	pin L18 = GND;
	pin L19 = IOB_E63_1;
	pin L20 = IOB_E62_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E62_0;
	pin M1 = IOB_W55_0;
	pin M2 = IOB_W55_1;
	pin M3 = IOB_W68_0;
	pin M4 = IOB_W68_1;
	pin M5 = IOB_W70_1;
	pin M6 = IOB_W36_1;
	pin M7 = IOB_W34_0;
	pin M8 = IOB_W34_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E35_1;
	pin M17 = IOB_E35_0;
	pin M18 = IOB_E66_1;
	pin M19 = IOB_E66_0;
	pin M20 = IOB_E55_0;
	pin M21 = IOB_E58_1;
	pin M22 = IOB_E58_0;
	pin N1 = IOB_W52_0;
	pin N2 = GND;
	pin N3 = IOB_W52_1;
	pin N4 = IOB_W66_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W32_0;
	pin N7 = IOB_W32_1;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E32_1;
	pin N16 = IOB_E32_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E55_1;
	pin N20 = IOB_E52_1;
	pin N21 = GND;
	pin N22 = IOB_E52_0;
	pin P1 = IOB_W49_0;
	pin P2 = IOB_W49_1;
	pin P3 = IOB_W66_0;
	pin P4 = IOB_W24_1;
	pin P5 = IOB_W27_0;
	pin P6 = IOB_W27_1;
	pin P7 = IOB_W29_0;
	pin P8 = IOB_W29_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E27_1;
	pin P16 = IOB_E27_0;
	pin P17 = IOB_E18_1;
	pin P18 = IOB_E18_0;
	pin P19 = IOB_E23_1;
	pin P20 = IOB_E23_0;
	pin P21 = IOB_E49_1;
	pin P22 = IOB_E49_0;
	pin R1 = IOB_W46_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W46_1;
	pin R4 = IOB_W24_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W16_0;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = VCCAUX;
	pin R11 = IOB_S15_1;
	pin R12 = VCCAUX;
	pin R13 = NC;
	pin R14 = VCCINT;
	pin R15 = IOB_E14_1;
	pin R16 = IOB_E14_0;
	pin R17 = IOB_E11_1;
	pin R18 = GND;
	pin R19 = IOB_E11_0;
	pin R20 = IOB_E46_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E46_0;
	pin T1 = IOB_W43_0;
	pin T2 = IOB_W43_1;
	pin T3 = IOB_W35_0;
	pin T4 = IOB_W35_1;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = IOB_W14_0;
	pin T8 = IOB_W16_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S14_1;
	pin T11 = IOB_S15_0;
	pin T12 = NC;
	pin T13 = VCCO2;
	pin T14 = IOB_S22_3;
	pin T15 = CMP_CS_B;
	pin T16 = NC;
	pin T17 = IOB_E7_1;
	pin T18 = IOB_E7_0;
	pin T19 = IOB_E3_1;
	pin T20 = IOB_E3_0;
	pin T21 = IOB_E43_1;
	pin T22 = IOB_E43_0;
	pin U1 = IOB_W40_0;
	pin U2 = GND;
	pin U3 = IOB_W40_1;
	pin U4 = IOB_W23_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W21_1;
	pin U7 = GND;
	pin U8 = IOB_W14_1;
	pin U9 = IOB_S13_1;
	pin U10 = IOB_S14_0;
	pin U11 = VCCAUX;
	pin U12 = NC;
	pin U13 = NC;
	pin U14 = IOB_S22_2;
	pin U15 = IOB_S27_3;
	pin U16 = DONE;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = NC;
	pin U20 = IOB_E40_1;
	pin U21 = GND;
	pin U22 = IOB_E40_0;
	pin V1 = IOB_W37_0;
	pin V2 = IOB_W37_1;
	pin V3 = IOB_W23_0;
	pin V4 = GND;
	pin V5 = IOB_W21_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S10_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S13_0;
	pin V10 = GND;
	pin V11 = IOB_S14_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S29_1;
	pin V14 = GND;
	pin V15 = IOB_S27_2;
	pin V16 = VCCO2;
	pin V17 = IOB_E5_1;
	pin V18 = IOB_E5_0;
	pin V19 = IOB_E9_1;
	pin V20 = IOB_E9_0;
	pin V21 = IOB_E37_1;
	pin V22 = IOB_E37_0;
	pin W1 = IOB_W11_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W11_1;
	pin W4 = IOB_W7_1;
	pin W5 = VCCO3;
	pin W6 = IOB_S2_3;
	pin W7 = GND;
	pin W8 = IOB_S10_0;
	pin W9 = IOB_S11_3;
	pin W10 = IOB_S14_2;
	pin W11 = IOB_S19_3;
	pin W12 = IOB_S15_3;
	pin W13 = IOB_S29_0;
	pin W14 = IOB_S26_1;
	pin W15 = IOB_S27_1;
	pin W16 = GND;
	pin W17 = IOB_S36_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E36_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E36_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W9_1;
	pin Y4 = IOB_W7_0;
	pin Y5 = IOB_S1_1;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S2_1;
	pin Y8 = IOB_S11_2;
	pin Y9 = IOB_S11_1;
	pin Y10 = IOB_S19_2;
	pin Y11 = IOB_S18_3;
	pin Y12 = IOB_S15_2;
	pin Y13 = IOB_S17_1;
	pin Y14 = IOB_S26_0;
	pin Y15 = IOB_S33_3;
	pin Y16 = IOB_S27_0;
	pin Y17 = IOB_S35_3;
	pin Y18 = IOB_S36_2;
	pin Y19 = IOB_E16_1;
	pin Y20 = IOB_E16_0;
	pin Y21 = IOB_E34_1;
	pin Y22 = IOB_E34_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W3_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W18_1;
	pin AA5 = GND;
	pin AA6 = IOB_S1_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S10_3;
	pin AA9 = GND;
	pin AA10 = IOB_S18_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S19_1;
	pin AA13 = GND;
	pin AA14 = IOB_S26_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S35_1;
	pin AA17 = GND;
	pin AA18 = IOB_S36_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E29_1;
	pin AA21 = IOB_E24_1;
	pin AA22 = IOB_E24_0;
	pin AB1 = GND;
	pin AB2 = IOB_W3_0;
	pin AB3 = IOB_W9_0;
	pin AB4 = IOB_W18_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S2_0;
	pin AB8 = IOB_S10_2;
	pin AB9 = IOB_S11_0;
	pin AB10 = IOB_S18_0;
	pin AB11 = IOB_S18_2;
	pin AB12 = IOB_S19_0;
	pin AB13 = IOB_S17_0;
	pin AB14 = IOB_S26_2;
	pin AB15 = IOB_S33_2;
	pin AB16 = IOB_S35_0;
	pin AB17 = IOB_S35_2;
	pin AB18 = IOB_S36_0;
	pin AB19 = IOB_E21_1;
	pin AB20 = IOB_E21_0;
	pin AB21 = IOB_E29_0;
	pin AB22 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45-fgg484 xa6slx45-fgg484 xc6slx45l-fgg484
bond BOND20 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W126_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N18_2;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N19_0;
	pin A13 = IOB_N20_2;
	pin A14 = IOB_N32_0;
	pin A15 = IOB_N33_2;
	pin A16 = IOB_N35_2;
	pin A17 = IOB_N35_0;
	pin A18 = IOB_N36_2;
	pin A19 = TDO;
	pin A20 = IOB_E100_1;
	pin A21 = IOB_E100_0;
	pin A22 = GND;
	pin B1 = IOB_W103_0;
	pin B2 = IOB_W103_1;
	pin B3 = IOB_W126_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N18_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_1;
	pin B13 = GND;
	pin B14 = IOB_N32_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N35_3;
	pin B17 = GND;
	pin B18 = IOB_N36_3;
	pin B19 = VCCO0;
	pin B20 = IOB_E125_0;
	pin B21 = IOB_E103_1;
	pin B22 = IOB_E103_0;
	pin C1 = IOB_W90_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W90_1;
	pin C4 = IOB_W122_0;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N19_2;
	pin C13 = IOB_N20_3;
	pin C14 = IOB_N32_2;
	pin C15 = IOB_N33_3;
	pin C16 = IOB_N33_0;
	pin C17 = IOB_N35_1;
	pin C18 = TMS;
	pin C19 = IOB_E125_1;
	pin C20 = IOB_E87_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E87_0;
	pin D1 = IOB_W88_0;
	pin D2 = IOB_W88_1;
	pin D3 = IOB_W122_1;
	pin D4 = GND;
	pin D5 = IOB_W97_1;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N17_3;
	pin D8 = IOB_N17_2;
	pin D9 = IOB_N5_3;
	pin D10 = IOB_N17_1;
	pin D11 = IOB_N19_3;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N32_3;
	pin D15 = IOB_N33_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N36_0;
	pin D18 = GND;
	pin D19 = IOB_E92_1;
	pin D20 = IOB_E92_0;
	pin D21 = IOB_E88_1;
	pin D22 = IOB_E88_0;
	pin E1 = IOB_W87_0;
	pin E2 = GND;
	pin E3 = IOB_W87_1;
	pin E4 = IOB_W97_0;
	pin E5 = IOB_W124_1;
	pin E6 = IOB_W124_0;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = VCCO0;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = IOB_N36_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E84_1;
	pin E21 = GND;
	pin E22 = IOB_E84_0;
	pin F1 = IOB_W85_0;
	pin F2 = IOB_W85_1;
	pin F3 = IOB_W86_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W92_0;
	pin F6 = VCCO3;
	pin F7 = IOB_W120_0;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = VCCAUX;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = IOB_E122_1;
	pin F17 = IOB_E122_0;
	pin F18 = IOB_E90_1;
	pin F19 = IOB_E90_0;
	pin F20 = IOB_E86_0;
	pin F21 = IOB_E70_1;
	pin F22 = IOB_E70_0;
	pin G1 = IOB_W71_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W71_1;
	pin G4 = IOB_W86_1;
	pin G5 = GND;
	pin G6 = IOB_W92_1;
	pin G7 = IOB_W120_1;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = NC;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = IOB_E124_1;
	pin G17 = IOB_E124_0;
	pin G18 = GND;
	pin G19 = IOB_E86_1;
	pin G20 = IOB_E68_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E68_0;
	pin H1 = IOB_W70_0;
	pin H2 = IOB_W70_1;
	pin H3 = IOB_W69_0;
	pin H4 = IOB_W69_1;
	pin H5 = IOB_W84_0;
	pin H6 = IOB_W84_1;
	pin H7 = GND;
	pin H8 = IOB_W100_0;
	pin H9 = VCCAUX;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = VCCAUX;
	pin H16 = IOB_E95_1;
	pin H17 = IOB_E95_0;
	pin H18 = IOB_E85_0;
	pin H19 = IOB_E85_1;
	pin H20 = IOB_E69_1;
	pin H21 = IOB_E66_1;
	pin H22 = IOB_E66_0;
	pin J1 = IOB_W62_0;
	pin J2 = GND;
	pin J3 = IOB_W62_1;
	pin J4 = IOB_W67_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W68_0;
	pin J7 = IOB_W100_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E97_0;
	pin J17 = IOB_E71_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E69_0;
	pin J20 = IOB_E62_1;
	pin J21 = GND;
	pin J22 = IOB_E62_0;
	pin K1 = IOB_W61_0;
	pin K2 = IOB_W61_1;
	pin K3 = IOB_W67_1;
	pin K4 = IOB_W66_0;
	pin K5 = IOB_W66_1;
	pin K6 = IOB_W68_1;
	pin K7 = IOB_W95_1;
	pin K8 = IOB_W95_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E97_1;
	pin K17 = IOB_E71_0;
	pin K18 = IOB_E29_0;
	pin K19 = IOB_E67_0;
	pin K20 = IOB_E67_1;
	pin K21 = IOB_E61_1;
	pin K22 = IOB_E61_0;
	pin L1 = IOB_W58_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W58_1;
	pin L4 = IOB_W63_0;
	pin L5 = GND;
	pin L6 = IOB_W34_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E35_0;
	pin L16 = VCCO1;
	pin L17 = IOB_E29_1;
	pin L18 = GND;
	pin L19 = IOB_E63_0;
	pin L20 = IOB_E58_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E58_0;
	pin M1 = IOB_W55_0;
	pin M2 = IOB_W55_1;
	pin M3 = IOB_W63_1;
	pin M4 = IOB_W36_0;
	pin M5 = IOB_W36_1;
	pin M6 = IOB_W34_1;
	pin M7 = IOB_W29_1;
	pin M8 = IOB_W29_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E35_1;
	pin M17 = IOB_E9_1;
	pin M18 = IOB_E9_0;
	pin M19 = IOB_E36_1;
	pin M20 = IOB_E63_1;
	pin M21 = IOB_E55_1;
	pin M22 = IOB_E55_0;
	pin N1 = IOB_W52_0;
	pin N2 = GND;
	pin N3 = IOB_W52_1;
	pin N4 = IOB_W35_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W16_1;
	pin N7 = IOB_W16_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = IOB_E7_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E36_0;
	pin N20 = IOB_E52_1;
	pin N21 = GND;
	pin N22 = IOB_E52_0;
	pin P1 = IOB_W49_0;
	pin P2 = IOB_W49_1;
	pin P3 = IOB_W35_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W9_0;
	pin P6 = IOB_W9_1;
	pin P7 = IOB_W7_0;
	pin P8 = IOB_W7_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = NC;
	pin P16 = NC;
	pin P17 = IOB_E7_1;
	pin P18 = IOB_E5_1;
	pin P19 = IOB_E34_1;
	pin P20 = IOB_E34_0;
	pin P21 = IOB_E49_1;
	pin P22 = IOB_E49_0;
	pin R1 = IOB_W46_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W46_1;
	pin R4 = IOB_W32_1;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_S4_0;
	pin R8 = IOB_S4_2;
	pin R9 = IOB_S4_3;
	pin R10 = VCCAUX;
	pin R11 = IOB_S17_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S20_0;
	pin R14 = VCCINT;
	pin R15 = IOB_S30_0;
	pin R16 = IOB_S30_1;
	pin R17 = NC;
	pin R18 = GND;
	pin R19 = IOB_E5_0;
	pin R20 = IOB_E46_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E46_0;
	pin T1 = IOB_W43_0;
	pin T2 = IOB_W43_1;
	pin T3 = IOB_W11_0;
	pin T4 = IOB_W11_1;
	pin T5 = IOB_S1_0;
	pin T6 = IOB_S1_1;
	pin T7 = IOB_S4_1;
	pin T8 = IOB_S8_3;
	pin T9 = VCCO2;
	pin T10 = IOB_S8_1;
	pin T11 = IOB_S17_2;
	pin T12 = IOB_S20_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S20_1;
	pin T15 = IOB_S32_2;
	pin T16 = IOB_S32_3;
	pin T17 = IOB_S35_0;
	pin T18 = IOB_S35_1;
	pin T19 = IOB_E3_1;
	pin T20 = IOB_E3_0;
	pin T21 = IOB_E43_1;
	pin T22 = IOB_E43_0;
	pin U1 = IOB_W40_0;
	pin U2 = GND;
	pin U3 = IOB_W40_1;
	pin U4 = IOB_W14_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_1;
	pin U7 = GND;
	pin U8 = IOB_S8_2;
	pin U9 = IOB_S10_1;
	pin U10 = IOB_S8_0;
	pin U11 = VCCAUX;
	pin U12 = IOB_S20_2;
	pin U13 = IOB_S29_0;
	pin U14 = IOB_S29_1;
	pin U15 = IOB_S27_3;
	pin U16 = IOB_S32_0;
	pin U17 = IOB_S32_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E11_1;
	pin U20 = IOB_E40_1;
	pin U21 = GND;
	pin U22 = IOB_E40_0;
	pin V1 = IOB_W37_0;
	pin V2 = IOB_W37_1;
	pin V3 = IOB_W14_0;
	pin V4 = GND;
	pin V5 = IOB_S2_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S13_0;
	pin V8 = VCCO2;
	pin V9 = IOB_S10_0;
	pin V10 = GND;
	pin V11 = IOB_S15_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S23_3;
	pin V14 = GND;
	pin V15 = IOB_S27_2;
	pin V16 = VCCO2;
	pin V17 = IOB_S29_3;
	pin V18 = IOB_S30_2;
	pin V19 = IOB_S30_3;
	pin V20 = IOB_E11_0;
	pin V21 = IOB_E37_1;
	pin V22 = IOB_E37_0;
	pin W1 = IOB_W5_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_S2_3;
	pin W5 = VCCO2;
	pin W6 = IOB_S7_3;
	pin W7 = GND;
	pin W8 = IOB_S13_1;
	pin W9 = IOB_S11_3;
	pin W10 = IOB_S14_3;
	pin W11 = IOB_S15_2;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S23_2;
	pin W14 = IOB_S22_3;
	pin W15 = IOB_S24_2;
	pin W16 = GND;
	pin W17 = IOB_S29_2;
	pin W18 = IOB_S33_1;
	pin W19 = GND;
	pin W20 = IOB_E32_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E32_0;
	pin Y1 = IOB_W3_0;
	pin Y2 = IOB_W3_1;
	pin Y3 = IOB_S5_1;
	pin Y4 = IOB_S2_2;
	pin Y5 = IOB_S7_1;
	pin Y6 = IOB_S7_2;
	pin Y7 = IOB_S11_1;
	pin Y8 = IOB_S11_2;
	pin Y9 = IOB_S15_1;
	pin Y10 = IOB_S14_2;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S22_2;
	pin Y15 = IOB_S22_1;
	pin Y16 = IOB_S24_3;
	pin Y17 = IOB_S26_3;
	pin Y18 = IOB_S33_0;
	pin Y19 = IOB_S33_3;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S36_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S1_3;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S5_3;
	pin AA5 = GND;
	pin AA6 = IOB_S10_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S14_1;
	pin AA9 = GND;
	pin AA10 = IOB_S17_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S18_3;
	pin AA13 = GND;
	pin AA14 = IOB_S26_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S23_1;
	pin AA17 = GND;
	pin AA18 = IOB_S27_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S35_3;
	pin AA21 = IOB_S36_1;
	pin AA22 = IOB_S36_2;
	pin AB1 = GND;
	pin AB2 = IOB_S1_2;
	pin AB3 = IOB_S5_0;
	pin AB4 = IOB_S5_2;
	pin AB5 = IOB_S7_0;
	pin AB6 = IOB_S10_2;
	pin AB7 = IOB_S11_0;
	pin AB8 = IOB_S14_0;
	pin AB9 = IOB_S15_0;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S18_2;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S26_0;
	pin AB15 = IOB_S22_0;
	pin AB16 = IOB_S23_0;
	pin AB17 = IOB_S26_2;
	pin AB18 = IOB_S27_0;
	pin AB19 = IOB_S33_2;
	pin AB20 = IOB_S35_2;
	pin AB21 = IOB_S36_0;
	pin AB22 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45-fgg676 xc6slx45l-fgg676
bond BOND21 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_2;
	pin A10 = NC;
	pin A11 = IOB_N17_2;
	pin A12 = IOB_N17_0;
	pin A13 = IOB_N18_2;
	pin A14 = IOB_N18_0;
	pin A15 = IOB_N19_0;
	pin A16 = IOB_N20_2;
	pin A17 = IOB_N32_2;
	pin A18 = IOB_N33_0;
	pin A19 = IOB_N35_2;
	pin A20 = IOB_N35_0;
	pin A21 = IOB_N36_2;
	pin A22 = IOB_N36_0;
	pin A23 = IOB_E125_0;
	pin A24 = TDO;
	pin A25 = IOB_E124_0;
	pin A26 = GND;
	pin B1 = IOB_W124_0;
	pin B2 = IOB_W124_1;
	pin B3 = VCCO0;
	pin B4 = IOB_N1_1;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = NC;
	pin B11 = VCCO0;
	pin B12 = IOB_N17_1;
	pin B13 = GND;
	pin B14 = IOB_N18_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N20_3;
	pin B17 = GND;
	pin B18 = IOB_N33_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N35_1;
	pin B21 = GND;
	pin B22 = IOB_N36_1;
	pin B23 = IOB_E125_1;
	pin B24 = IOB_E124_1;
	pin B25 = IOB_E120_1;
	pin B26 = IOB_E120_0;
	pin C1 = IOB_W122_0;
	pin C2 = IOB_W122_1;
	pin C3 = IOB_W126_0;
	pin C4 = IOB_W126_1;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N4_3;
	pin C8 = NC;
	pin C9 = IOB_N5_3;
	pin C10 = NC;
	pin C11 = IOB_N17_3;
	pin C12 = NC;
	pin C13 = IOB_N18_3;
	pin C14 = IOB_N19_2;
	pin C15 = IOB_N19_1;
	pin C16 = NC;
	pin C17 = IOB_N32_3;
	pin C18 = IOB_N32_0;
	pin C19 = IOB_N35_3;
	pin C20 = IOB_N33_2;
	pin C21 = IOB_N36_3;
	pin C22 = VCCO0;
	pin C23 = TMS;
	pin C24 = NC;
	pin C25 = IOB_E122_1;
	pin C26 = IOB_E122_0;
	pin D1 = IOB_W118_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W118_1;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N5_1;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = VCCO0;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N19_3;
	pin D15 = NC;
	pin D16 = NC;
	pin D17 = VCCO0;
	pin D18 = IOB_N32_1;
	pin D19 = NC;
	pin D20 = NC;
	pin D21 = IOB_N33_3;
	pin D22 = NC;
	pin D23 = NC;
	pin D24 = IOB_E115_1;
	pin D25 = VCCO1;
	pin D26 = IOB_E115_0;
	pin E1 = IOB_W115_0;
	pin E2 = IOB_W115_1;
	pin E3 = IOB_W120_0;
	pin E4 = IOB_W120_1;
	pin E5 = NC;
	pin E6 = NC;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = NC;
	pin E19 = NC;
	pin E20 = NC;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = NC;
	pin E24 = NC;
	pin E25 = IOB_E118_1;
	pin E26 = IOB_E118_0;
	pin F1 = IOB_W113_0;
	pin F2 = GND;
	pin F3 = IOB_W113_1;
	pin F4 = VCCO3;
	pin F5 = NC;
	pin F6 = VCCAUX;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = NC;
	pin F17 = NC;
	pin F18 = NC;
	pin F19 = GND;
	pin F20 = TDI;
	pin F21 = VCCAUX;
	pin F22 = NC;
	pin F23 = VCCO1;
	pin F24 = IOB_E113_1;
	pin F25 = GND;
	pin F26 = IOB_E113_0;
	pin G1 = IOB_W111_0;
	pin G2 = IOB_W111_1;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = VCCAUX;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = VCCO0;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = NC;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = IOB_E108_1;
	pin G26 = IOB_E108_0;
	pin H1 = IOB_W108_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W108_1;
	pin H4 = GND;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = NC;
	pin H8 = NC;
	pin H9 = NC;
	pin H10 = NC;
	pin H11 = GND;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = VCCO0;
	pin H15 = NC;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = NC;
	pin H21 = NC;
	pin H22 = NC;
	pin H23 = GND;
	pin H24 = IOB_E111_1;
	pin H25 = VCCO1;
	pin H26 = IOB_E111_0;
	pin J1 = IOB_W106_0;
	pin J2 = IOB_W106_1;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = VCCO3;
	pin J7 = NC;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = NC;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = NC;
	pin J15 = NC;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = NC;
	pin J21 = VCCO1;
	pin J22 = NC;
	pin J23 = NC;
	pin J24 = NC;
	pin J25 = IOB_E104_1;
	pin J26 = IOB_E104_0;
	pin K1 = IOB_W104_0;
	pin K2 = GND;
	pin K3 = IOB_W104_1;
	pin K4 = VCCO3;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = NC;
	pin K10 = NC;
	pin K11 = VCCINT;
	pin K12 = NC;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E87_0;
	pin K19 = IOB_E95_0;
	pin K20 = NC;
	pin K21 = NC;
	pin K22 = NC;
	pin K23 = VCCO1;
	pin K24 = IOB_E106_1;
	pin K25 = GND;
	pin K26 = IOB_E106_0;
	pin L1 = IOB_W103_0;
	pin L2 = IOB_W103_1;
	pin L3 = IOB_W90_0;
	pin L4 = IOB_W90_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W95_0;
	pin L7 = IOB_W95_1;
	pin L8 = NC;
	pin L9 = NC;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E87_1;
	pin L18 = IOB_E85_0;
	pin L19 = IOB_E95_1;
	pin L20 = NC;
	pin L21 = NC;
	pin L22 = VCCAUX;
	pin L23 = IOB_E92_1;
	pin L24 = IOB_E92_0;
	pin L25 = IOB_E100_1;
	pin L26 = IOB_E100_0;
	pin M1 = IOB_W100_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W100_1;
	pin M4 = IOB_W92_0;
	pin M5 = GND;
	pin M6 = IOB_W92_1;
	pin M7 = VCCO3;
	pin M8 = IOB_W88_0;
	pin M9 = IOB_W88_1;
	pin M10 = IOB_W86_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E71_1;
	pin M19 = IOB_E85_1;
	pin M20 = VCCO1;
	pin M21 = IOB_E67_0;
	pin M22 = GND;
	pin M23 = IOB_E88_1;
	pin M24 = IOB_E103_1;
	pin M25 = VCCO1;
	pin M26 = IOB_E103_0;
	pin N1 = IOB_W97_0;
	pin N2 = IOB_W97_1;
	pin N3 = IOB_W87_0;
	pin N4 = IOB_W87_1;
	pin N5 = IOB_W85_0;
	pin N6 = IOB_W70_0;
	pin N7 = IOB_W70_1;
	pin N8 = IOB_W66_1;
	pin N9 = IOB_W86_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E69_1;
	pin N18 = IOB_E69_0;
	pin N19 = IOB_E71_0;
	pin N20 = IOB_E67_1;
	pin N21 = IOB_E90_0;
	pin N22 = IOB_E70_1;
	pin N23 = IOB_E70_0;
	pin N24 = IOB_E88_0;
	pin N25 = IOB_E97_1;
	pin N26 = IOB_E97_0;
	pin P1 = IOB_W71_0;
	pin P2 = GND;
	pin P3 = IOB_W71_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W85_1;
	pin P6 = IOB_W68_0;
	pin P7 = IOB_W68_1;
	pin P8 = IOB_W66_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W84_1;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = GND;
	pin P20 = IOB_E90_1;
	pin P21 = IOB_E66_1;
	pin P22 = IOB_E66_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E86_1;
	pin P25 = GND;
	pin P26 = IOB_E86_0;
	pin R1 = IOB_W67_0;
	pin R2 = IOB_W67_1;
	pin R3 = IOB_W69_0;
	pin R4 = IOB_W69_1;
	pin R5 = IOB_W35_1;
	pin R6 = IOB_W36_0;
	pin R7 = IOB_W36_1;
	pin R8 = GND;
	pin R9 = IOB_W84_0;
	pin R10 = NC;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = NC;
	pin R18 = NC;
	pin R19 = IOB_E35_0;
	pin R20 = IOB_E35_1;
	pin R21 = NC;
	pin R22 = NC;
	pin R23 = IOB_E68_1;
	pin R24 = IOB_E68_0;
	pin R25 = IOB_E84_1;
	pin R26 = IOB_E84_0;
	pin T1 = IOB_W62_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W62_1;
	pin T4 = IOB_W35_0;
	pin T5 = GND;
	pin T6 = IOB_W34_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W34_1;
	pin T9 = NC;
	pin T10 = NC;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_E32_1;
	pin T19 = IOB_E32_0;
	pin T20 = IOB_E24_1;
	pin T21 = GND;
	pin T22 = IOB_E34_1;
	pin T23 = IOB_E36_1;
	pin T24 = IOB_E55_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E55_0;
	pin U1 = IOB_W61_0;
	pin U2 = IOB_W61_1;
	pin U3 = IOB_W32_0;
	pin U4 = IOB_W32_1;
	pin U5 = IOB_W29_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W27_0;
	pin U8 = IOB_W27_1;
	pin U9 = NC;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = IOB_S10_0;
	pin U13 = IOB_S10_1;
	pin U14 = VCCAUX;
	pin U15 = IOB_S15_3;
	pin U16 = VCCINT;
	pin U17 = IOB_E14_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E11_1;
	pin U20 = IOB_E24_0;
	pin U21 = IOB_E29_1;
	pin U22 = IOB_E29_0;
	pin U23 = IOB_E34_0;
	pin U24 = IOB_E36_0;
	pin U25 = IOB_E62_1;
	pin U26 = IOB_E62_0;
	pin V1 = IOB_W58_0;
	pin V2 = GND;
	pin V3 = IOB_W58_1;
	pin V4 = IOB_W63_1;
	pin V5 = IOB_W29_0;
	pin V6 = NC;
	pin V7 = NC;
	pin V8 = NC;
	pin V9 = VCCAUX;
	pin V10 = NC;
	pin V11 = IOB_S8_1;
	pin V12 = IOB_S13_1;
	pin V13 = IOB_S14_3;
	pin V14 = IOB_S15_2;
	pin V15 = IOB_S23_3;
	pin V16 = IOB_S32_1;
	pin V17 = IOB_E14_0;
	pin V18 = IOB_E21_1;
	pin V19 = IOB_E21_0;
	pin V20 = IOB_E11_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E9_1;
	pin V23 = IOB_E63_1;
	pin V24 = IOB_E58_1;
	pin V25 = GND;
	pin V26 = IOB_E58_0;
	pin W1 = IOB_W55_0;
	pin W2 = IOB_W55_1;
	pin W3 = IOB_W63_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W24_1;
	pin W6 = VCCO3;
	pin W7 = IOB_W18_0;
	pin W8 = IOB_W18_1;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = IOB_S8_0;
	pin W12 = IOB_S13_0;
	pin W13 = NC;
	pin W14 = IOB_S14_2;
	pin W15 = GND;
	pin W16 = IOB_S23_2;
	pin W17 = IOB_S32_0;
	pin W18 = IOB_E16_1;
	pin W19 = IOB_E16_0;
	pin W20 = GND;
	pin W21 = NC;
	pin W22 = IOB_E9_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E63_0;
	pin W25 = IOB_E61_1;
	pin W26 = IOB_E61_0;
	pin Y1 = IOB_W52_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W52_1;
	pin Y4 = GND;
	pin Y5 = IOB_W24_0;
	pin Y6 = IOB_W9_0;
	pin Y7 = GND;
	pin Y8 = NC;
	pin Y9 = NC;
	pin Y10 = IOB_S8_3;
	pin Y11 = GND;
	pin Y12 = VCCO2;
	pin Y13 = NC;
	pin Y14 = IOB_S20_1;
	pin Y15 = IOB_S22_3;
	pin Y16 = IOB_S30_1;
	pin Y17 = VCCO2;
	pin Y18 = IOB_S33_1;
	pin Y19 = VCCAUX;
	pin Y20 = IOB_E7_1;
	pin Y21 = IOB_E7_0;
	pin Y22 = IOB_E5_1;
	pin Y23 = GND;
	pin Y24 = IOB_E52_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E52_0;
	pin AA1 = IOB_W49_0;
	pin AA2 = IOB_W49_1;
	pin AA3 = IOB_W23_0;
	pin AA4 = IOB_W23_1;
	pin AA5 = IOB_W16_1;
	pin AA6 = VCCAUX;
	pin AA7 = IOB_W9_1;
	pin AA8 = NC;
	pin AA9 = NC;
	pin AA10 = VCCAUX;
	pin AA11 = IOB_S15_1;
	pin AA12 = IOB_S17_1;
	pin AA13 = IOB_S17_3;
	pin AA14 = IOB_S20_0;
	pin AA15 = IOB_S22_2;
	pin AA16 = VCCAUX;
	pin AA17 = IOB_S30_0;
	pin AA18 = IOB_S29_3;
	pin AA19 = IOB_S33_0;
	pin AA20 = NC;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E5_0;
	pin AA23 = IOB_E27_1;
	pin AA24 = IOB_E27_0;
	pin AA25 = IOB_E40_1;
	pin AA26 = IOB_E40_0;
	pin AB1 = IOB_W37_0;
	pin AB2 = GND;
	pin AB3 = IOB_W37_1;
	pin AB4 = IOB_W21_1;
	pin AB5 = IOB_W16_0;
	pin AB6 = IOB_W11_0;
	pin AB7 = IOB_W11_1;
	pin AB8 = NC;
	pin AB9 = NC;
	pin AB10 = IOB_S8_2;
	pin AB11 = IOB_S15_0;
	pin AB12 = GND;
	pin AB13 = IOB_S17_2;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S23_1;
	pin AB16 = GND;
	pin AB17 = IOB_S26_3;
	pin AB18 = IOB_S29_2;
	pin AB19 = NC;
	pin AB20 = GND;
	pin AB21 = NC;
	pin AB22 = NC;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E46_1;
	pin AB25 = GND;
	pin AB26 = IOB_E46_0;
	pin AC1 = IOB_W43_0;
	pin AC2 = IOB_W43_1;
	pin AC3 = IOB_W21_0;
	pin AC4 = IOB_W7_1;
	pin AC5 = IOB_W14_1;
	pin AC6 = VCCO3;
	pin AC7 = IOB_W3_1;
	pin AC8 = GND;
	pin AC9 = IOB_S7_3;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S14_1;
	pin AC12 = IOB_S17_0;
	pin AC13 = IOB_S18_3;
	pin AC14 = IOB_S23_0;
	pin AC15 = IOB_S26_1;
	pin AC16 = IOB_S24_3;
	pin AC17 = IOB_S26_2;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S32_3;
	pin AC20 = IOB_S33_3;
	pin AC21 = VCCO2;
	pin AC22 = CMP_CS_B;
	pin AC23 = IOB_E23_1;
	pin AC24 = IOB_E23_0;
	pin AC25 = IOB_E43_1;
	pin AC26 = IOB_E43_0;
	pin AD1 = IOB_W40_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W40_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = IOB_W14_0;
	pin AD6 = IOB_S2_1;
	pin AD7 = IOB_W3_0;
	pin AD8 = IOB_S4_1;
	pin AD9 = IOB_S7_2;
	pin AD10 = IOB_S10_3;
	pin AD11 = IOB_S14_0;
	pin AD12 = IOB_S18_1;
	pin AD13 = IOB_S18_2;
	pin AD14 = IOB_S19_3;
	pin AD15 = IOB_S26_0;
	pin AD16 = IOB_S27_3;
	pin AD17 = IOB_S24_2;
	pin AD18 = IOB_S30_3;
	pin AD19 = IOB_S32_2;
	pin AD20 = IOB_S35_3;
	pin AD21 = IOB_S33_2;
	pin AD22 = IOB_S36_3;
	pin AD23 = SUSPEND;
	pin AD24 = IOB_E49_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E49_0;
	pin AE1 = IOB_W46_0;
	pin AE2 = IOB_W46_1;
	pin AE3 = IOB_W5_1;
	pin AE4 = IOB_S1_1;
	pin AE5 = IOB_S1_3;
	pin AE6 = GND;
	pin AE7 = IOB_S2_3;
	pin AE8 = VCCO2;
	pin AE9 = IOB_S11_1;
	pin AE10 = GND;
	pin AE11 = IOB_S11_3;
	pin AE12 = VCCO2;
	pin AE13 = IOB_S19_1;
	pin AE14 = GND;
	pin AE15 = IOB_S27_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S29_1;
	pin AE18 = GND;
	pin AE19 = IOB_S35_1;
	pin AE20 = VCCO2;
	pin AE21 = IOB_S36_1;
	pin AE22 = GND;
	pin AE23 = IOB_E3_1;
	pin AE24 = IOB_E18_1;
	pin AE25 = IOB_E37_1;
	pin AE26 = IOB_E37_0;
	pin AF1 = GND;
	pin AF2 = IOB_W5_0;
	pin AF3 = PROG_B;
	pin AF4 = IOB_S1_0;
	pin AF5 = IOB_S1_2;
	pin AF6 = IOB_S2_0;
	pin AF7 = IOB_S2_2;
	pin AF8 = IOB_S4_0;
	pin AF9 = IOB_S11_0;
	pin AF10 = IOB_S10_2;
	pin AF11 = IOB_S11_2;
	pin AF12 = IOB_S18_0;
	pin AF13 = IOB_S19_0;
	pin AF14 = IOB_S19_2;
	pin AF15 = IOB_S27_0;
	pin AF16 = IOB_S27_2;
	pin AF17 = IOB_S29_0;
	pin AF18 = IOB_S30_2;
	pin AF19 = IOB_S35_0;
	pin AF20 = IOB_S35_2;
	pin AF21 = IOB_S36_0;
	pin AF22 = IOB_S36_2;
	pin AF23 = DONE;
	pin AF24 = IOB_E3_0;
	pin AF25 = IOB_E18_0;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx75t-csg484 xq6slx75t-cs484 xq6slx75t-csg484
bond BOND22 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W159_0;
	pin A3 = IOB_W159_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_CLKN0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N38_0;
	pin A18 = IOB_N40_2;
	pin A19 = IOB_N40_0;
	pin A20 = IOB_E158_1;
	pin A21 = IOB_E158_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKP0;
	pin B11 = GND;
	pin B12 = GT123_CLKP0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N40_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N40_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W167_0;
	pin C5 = IOB_N2_3;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N38_1;
	pin C18 = IOB_N41_2;
	pin C19 = TCK;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W190_0;
	pin D4 = IOB_W167_1;
	pin D5 = IOB_N4_2;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N38_2;
	pin D18 = IOB_N41_3;
	pin D19 = IOB_N41_1;
	pin D20 = IOB_N41_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W190_1;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = IOB_N5_2;
	pin E9 = GT101_RREF;
	pin E10 = VCCO0;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = GND;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GT123_CLKN1;
	pin E15 = GT123_AVCC;
	pin E16 = IOB_N38_3;
	pin E17 = VCCO0;
	pin E18 = TMS;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W163_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W163_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N2_1;
	pin F8 = IOB_N5_0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N20_1;
	pin F11 = IOB_N20_0;
	pin F12 = IOB_N21_0;
	pin F13 = GND;
	pin F14 = GT123_CLKP1;
	pin F15 = GND;
	pin F16 = IOB_N37_0;
	pin F17 = TDI;
	pin F18 = VCCAUX;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W165_0;
	pin G5 = GND;
	pin G6 = IOB_W165_1;
	pin G7 = IOB_N4_1;
	pin G8 = IOB_N4_0;
	pin G9 = IOB_N5_1;
	pin G10 = IOB_N20_2;
	pin G11 = IOB_N21_2;
	pin G12 = IOB_N21_1;
	pin G13 = VCCO0;
	pin G14 = GND;
	pin G15 = IOB_N37_2;
	pin G16 = IOB_N37_1;
	pin G17 = IOB_E189_1;
	pin G18 = GND;
	pin G19 = IOB_E189_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W166_0;
	pin H4 = IOB_W166_1;
	pin H5 = IOB_W164_0;
	pin H6 = IOB_W164_1;
	pin H7 = GND;
	pin H8 = VCCO0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N20_3;
	pin H11 = IOB_N21_3;
	pin H12 = IOB_N22_3;
	pin H13 = IOB_N22_2;
	pin H14 = IOB_N37_3;
	pin H15 = VCCAUX;
	pin H16 = TDO;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W162_0;
	pin J7 = IOB_W162_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E159_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W120_1;
	pin K6 = IOB_W124_0;
	pin K7 = IOB_W139_0;
	pin K8 = IOB_W139_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E148_0;
	pin K17 = IOB_E159_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W124_1;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E148_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_0;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W118_0;
	pin M7 = IOB_W133_0;
	pin M8 = IOB_W133_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E151_0;
	pin M17 = IOB_E99_1;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W118_1;
	pin N7 = IOB_W127_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E126_1;
	pin N15 = IOB_E126_0;
	pin N16 = IOB_E151_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W53_0;
	pin P6 = IOB_W53_1;
	pin P7 = IOB_W127_1;
	pin P8 = IOB_W136_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = IOB_W50_0;
	pin R7 = VCCO3;
	pin R8 = IOB_W136_1;
	pin R9 = IOB_W56_1;
	pin R10 = VCCAUX;
	pin R11 = VCCAUX;
	pin R12 = IOB_E59_1;
	pin R13 = IOB_E59_0;
	pin R14 = VCCBATT;
	pin R15 = VCCO1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W50_1;
	pin T8 = IOB_W56_0;
	pin T9 = VCCO3;
	pin T10 = IOB_W68_0;
	pin T11 = IOB_W68_1;
	pin T12 = IOB_E55_1;
	pin T13 = IOB_E55_0;
	pin T14 = IOB_S34_3;
	pin T15 = IOB_E37_1;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W16_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W55_0;
	pin U9 = IOB_W55_1;
	pin U10 = IOB_W25_0;
	pin U11 = VCCAUX;
	pin U12 = CMP_CS_B;
	pin U13 = IOB_S34_2;
	pin U14 = VCCO2;
	pin U15 = IOB_S37_3;
	pin U16 = DONE;
	pin U17 = VCCAUX;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W16_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = NC;
	pin V8 = VCCO2;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = IOB_W25_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S38_1;
	pin V14 = GND;
	pin V15 = IOB_S37_2;
	pin V16 = GND;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W23_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = IOB_S6_1;
	pin W10 = NC;
	pin W11 = IOB_S21_3;
	pin W12 = IOB_S6_3;
	pin W13 = IOB_S38_0;
	pin W14 = IOB_S35_1;
	pin W15 = IOB_S37_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S41_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E56_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E56_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W23_0;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S6_0;
	pin Y9 = IOB_S5_3;
	pin Y10 = IOB_S21_2;
	pin Y11 = IOB_S20_3;
	pin Y12 = IOB_S6_2;
	pin Y13 = IOB_S7_3;
	pin Y14 = IOB_S35_0;
	pin Y15 = IOB_S38_3;
	pin Y16 = IOB_S37_0;
	pin Y17 = IOB_S40_3;
	pin Y18 = IOB_S41_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E48_1;
	pin Y22 = IOB_E48_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S2_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S5_1;
	pin AA9 = GND;
	pin AA10 = IOB_S20_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S21_1;
	pin AA13 = GND;
	pin AA14 = IOB_S35_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S40_1;
	pin AA17 = GND;
	pin AA18 = IOB_S41_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E68_1;
	pin AA22 = IOB_E68_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_2;
	pin AB6 = IOB_S2_0;
	pin AB7 = IOB_S2_2;
	pin AB8 = IOB_S5_0;
	pin AB9 = IOB_S5_2;
	pin AB10 = IOB_S20_0;
	pin AB11 = IOB_S20_2;
	pin AB12 = IOB_S21_0;
	pin AB13 = IOB_S7_2;
	pin AB14 = IOB_S35_2;
	pin AB15 = IOB_S38_2;
	pin AB16 = IOB_S40_0;
	pin AB17 = IOB_S40_2;
	pin AB18 = IOB_S41_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75t-fgg484 xa6slx75t-fgg484 xq6slx75t-fg484
bond BOND23 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N4_0;
	pin A4 = IOB_N5_2;
	pin A5 = IOB_N6_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = GT123_CLKP0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N35_2;
	pin A18 = IOB_N40_2;
	pin A19 = IOB_N40_0;
	pin A20 = IOB_N41_2;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W190_0;
	pin B2 = IOB_N2_1;
	pin B3 = IOB_N4_1;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = GT123_CLKN0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N40_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N41_3;
	pin B21 = IOB_E166_1;
	pin B22 = IOB_E166_0;
	pin C1 = IOB_W190_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N5_3;
	pin C5 = IOB_N6_3;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N35_3;
	pin C18 = IOB_N41_0;
	pin C19 = IOB_N40_1;
	pin C20 = IOB_E148_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E148_0;
	pin D1 = IOB_W136_0;
	pin D2 = IOB_W136_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N2_3;
	pin D5 = IOB_N2_2;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = GND;
	pin D17 = IOB_N41_1;
	pin D18 = IOB_N38_1;
	pin D19 = IOB_N38_0;
	pin D20 = TMS;
	pin D21 = IOB_E126_1;
	pin D22 = IOB_E126_0;
	pin E1 = IOB_W122_0;
	pin E2 = GND;
	pin E3 = IOB_W122_1;
	pin E4 = IOB_W139_0;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N4_2;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = GT123_AVCC;
	pin E11 = GND;
	pin E12 = GT123_CLKP1;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N21_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E119_1;
	pin E21 = GND;
	pin E22 = IOB_E119_0;
	pin F1 = IOB_W120_0;
	pin F2 = IOB_W120_1;
	pin F3 = IOB_W139_1;
	pin F4 = VCCO3;
	pin F5 = IOB_W188_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_1;
	pin F8 = IOB_N5_0;
	pin F9 = IOB_N19_2;
	pin F10 = IOB_N20_2;
	pin F11 = VCCAUX;
	pin F12 = GT123_CLKN1;
	pin F13 = GND;
	pin F14 = IOB_N21_3;
	pin F15 = IOB_N21_2;
	pin F16 = IOB_N21_0;
	pin F17 = IOB_N35_0;
	pin F18 = IOB_E189_1;
	pin F19 = IOB_E189_0;
	pin F20 = IOB_E124_0;
	pin F21 = IOB_E120_1;
	pin F22 = IOB_E120_0;
	pin G1 = IOB_W119_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W119_1;
	pin G4 = IOB_W133_0;
	pin G5 = GND;
	pin G6 = IOB_W188_0;
	pin G7 = IOB_W184_0;
	pin G8 = IOB_N19_3;
	pin G9 = IOB_N20_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N20_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N22_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N34_2;
	pin G16 = IOB_N35_1;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E124_1;
	pin G20 = IOB_E116_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E116_0;
	pin H1 = IOB_W117_0;
	pin H2 = IOB_W117_1;
	pin H3 = IOB_W118_0;
	pin H4 = IOB_W133_1;
	pin H5 = IOB_W124_0;
	pin H6 = IOB_W184_1;
	pin H7 = GND;
	pin H8 = IOB_W186_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N19_1;
	pin H11 = IOB_N19_0;
	pin H12 = IOB_N20_1;
	pin H13 = IOB_N22_3;
	pin H14 = IOB_N34_3;
	pin H15 = VCCAUX;
	pin H16 = IOB_E167_1;
	pin H17 = IOB_E167_0;
	pin H18 = IOB_E122_1;
	pin H19 = IOB_E122_0;
	pin H20 = IOB_E118_0;
	pin H21 = IOB_E102_1;
	pin H22 = IOB_E102_0;
	pin J1 = IOB_W103_0;
	pin J2 = GND;
	pin J3 = IOB_W103_1;
	pin J4 = IOB_W118_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W124_1;
	pin J7 = IOB_W186_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E151_1;
	pin J17 = IOB_E151_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E118_1;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W102_0;
	pin K2 = IOB_W102_1;
	pin K3 = IOB_W101_0;
	pin K4 = IOB_W101_1;
	pin K5 = IOB_W116_0;
	pin K6 = IOB_W116_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_0;
	pin K17 = IOB_E103_1;
	pin K18 = IOB_E117_0;
	pin K19 = IOB_E117_1;
	pin K20 = IOB_E101_1;
	pin K21 = IOB_E98_1;
	pin K22 = IOB_E98_0;
	pin L1 = IOB_W94_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W94_1;
	pin L4 = IOB_W99_0;
	pin L5 = GND;
	pin L6 = IOB_W100_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E145_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E103_0;
	pin L18 = GND;
	pin L19 = IOB_E101_0;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W93_0;
	pin M2 = IOB_W93_1;
	pin M3 = IOB_W99_1;
	pin M4 = IOB_W98_0;
	pin M5 = IOB_W98_1;
	pin M6 = IOB_W100_1;
	pin M7 = IOB_W68_1;
	pin M8 = IOB_W68_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E53_1;
	pin M18 = IOB_E53_0;
	pin M19 = IOB_E99_0;
	pin M20 = IOB_E99_1;
	pin M21 = IOB_E93_1;
	pin M22 = IOB_E93_0;
	pin N1 = IOB_W90_0;
	pin N2 = GND;
	pin N3 = IOB_W90_1;
	pin N4 = IOB_W95_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W53_1;
	pin N7 = IOB_W53_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E59_0;
	pin N16 = IOB_E55_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E95_0;
	pin N20 = IOB_E90_1;
	pin N21 = GND;
	pin N22 = IOB_E90_0;
	pin P1 = IOB_W87_0;
	pin P2 = IOB_W87_1;
	pin P3 = IOB_W95_1;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W56_1;
	pin P7 = IOB_W56_0;
	pin P8 = IOB_W2_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = IOB_E55_0;
	pin P17 = IOB_E30_1;
	pin P18 = IOB_E30_0;
	pin P19 = IOB_E68_1;
	pin P20 = IOB_E95_1;
	pin P21 = IOB_E87_1;
	pin P22 = IOB_E87_0;
	pin R1 = IOB_W84_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W84_1;
	pin R4 = IOB_W59_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W2_1;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = VCCAUX;
	pin R11 = NC;
	pin R12 = VCCAUX;
	pin R13 = IOB_S38_1;
	pin R14 = VCCINT;
	pin R15 = IOB_E32_1;
	pin R16 = IOB_E32_0;
	pin R17 = IOB_E27_1;
	pin R18 = GND;
	pin R19 = IOB_E68_0;
	pin R20 = IOB_E84_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E84_0;
	pin T1 = IOB_W81_0;
	pin T2 = IOB_W81_1;
	pin T3 = IOB_W59_1;
	pin T4 = IOB_W55_0;
	pin T5 = IOB_W16_0;
	pin T6 = IOB_W16_1;
	pin T7 = IOB_S2_1;
	pin T8 = NC;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = IOB_S21_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S38_0;
	pin T15 = NC;
	pin T16 = VCCBATT;
	pin T17 = IOB_E27_0;
	pin T18 = IOB_E25_0;
	pin T19 = IOB_E25_1;
	pin T20 = IOB_E56_0;
	pin T21 = IOB_E81_1;
	pin T22 = IOB_E81_0;
	pin U1 = IOB_W78_0;
	pin U2 = GND;
	pin U3 = IOB_W78_1;
	pin U4 = IOB_W55_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_0;
	pin U7 = GND;
	pin U8 = NC;
	pin U9 = NC;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = IOB_S21_2;
	pin U13 = IOB_S35_0;
	pin U14 = IOB_S35_1;
	pin U15 = NC;
	pin U16 = IOB_S40_1;
	pin U17 = VFS;
	pin U18 = VCCO1;
	pin U19 = IOB_E56_1;
	pin U20 = IOB_E78_1;
	pin U21 = GND;
	pin U22 = IOB_E78_0;
	pin V1 = IOB_W75_0;
	pin V2 = IOB_W75_1;
	pin V3 = IOB_W18_0;
	pin V4 = GND;
	pin V5 = IOB_W18_1;
	pin V6 = VCCAUX;
	pin V7 = NC;
	pin V8 = VCCO2;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = NC;
	pin V12 = VCCO2;
	pin V13 = NC;
	pin V14 = GND;
	pin V15 = IOB_S40_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S41_1;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E22_1;
	pin V20 = IOB_E22_0;
	pin V21 = IOB_E75_1;
	pin V22 = IOB_E75_0;
	pin W1 = IOB_W72_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W72_1;
	pin W4 = IOB_W5_1;
	pin W5 = VCCO2;
	pin W6 = NC;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = IOB_S5_3;
	pin W10 = NC;
	pin W11 = NC;
	pin W12 = IOB_S19_3;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = NC;
	pin W16 = GND;
	pin W17 = NC;
	pin W18 = IOB_S41_0;
	pin W19 = GND;
	pin W20 = IOB_E72_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E72_0;
	pin Y1 = IOB_W69_0;
	pin Y2 = IOB_W69_1;
	pin Y3 = IOB_W5_0;
	pin Y4 = IOB_S1_3;
	pin Y5 = IOB_S4_1;
	pin Y6 = NC;
	pin Y7 = IOB_S19_1;
	pin Y8 = IOB_S5_2;
	pin Y9 = IOB_S6_1;
	pin Y10 = NC;
	pin Y11 = IOB_S20_1;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S21_1;
	pin Y14 = NC;
	pin Y15 = IOB_S34_3;
	pin Y16 = NC;
	pin Y17 = IOB_S35_3;
	pin Y18 = NC;
	pin Y19 = IOB_S37_3;
	pin Y20 = IOB_S41_3;
	pin Y21 = IOB_E69_1;
	pin Y22 = IOB_E69_0;
	pin AA1 = IOB_W23_0;
	pin AA2 = IOB_W23_1;
	pin AA3 = IOB_S1_2;
	pin AA4 = IOB_S2_3;
	pin AA5 = GND;
	pin AA6 = IOB_S5_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S6_3;
	pin AA9 = GND;
	pin AA10 = IOB_S7_3;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S20_3;
	pin AA13 = GND;
	pin AA14 = IOB_S38_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S22_1;
	pin AA17 = GND;
	pin AA18 = IOB_S37_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S40_3;
	pin AA21 = IOB_S41_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_2;
	pin AB5 = IOB_S4_0;
	pin AB6 = IOB_S5_0;
	pin AB7 = IOB_S19_0;
	pin AB8 = IOB_S6_2;
	pin AB9 = IOB_S6_0;
	pin AB10 = IOB_S7_2;
	pin AB11 = IOB_S20_0;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S21_0;
	pin AB14 = IOB_S38_2;
	pin AB15 = IOB_S34_2;
	pin AB16 = IOB_S22_0;
	pin AB17 = IOB_S35_2;
	pin AB18 = IOB_S37_0;
	pin AB19 = IOB_S37_2;
	pin AB20 = IOB_S40_2;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75t-fgg676 xq6slx75t-fg676 xq6slx75t-fgg676
bond BOND24 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N5_0;
	pin A3 = IOB_N5_1;
	pin A4 = IOB_N6_0;
	pin A5 = IOB_N7_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = IOB_N21_2;
	pin A13 = IOB_N20_0;
	pin A14 = IOB_N21_0;
	pin A15 = GND;
	pin A16 = GT123_CLKN1;
	pin A17 = GND;
	pin A18 = GT123_TXN0;
	pin A19 = GT123_VTTX;
	pin A20 = GT123_TXN1;
	pin A21 = GND;
	pin A22 = IOB_N40_2;
	pin A23 = IOB_N41_2;
	pin A24 = TCK;
	pin A25 = IOB_E188_0;
	pin A26 = GND;
	pin B1 = IOB_W167_0;
	pin B2 = IOB_W167_1;
	pin B3 = IOB_N4_2;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N7_3;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GND;
	pin B10 = GT101_CLKP0;
	pin B11 = GT101_AVCCPLL0;
	pin B12 = IOB_N21_3;
	pin B13 = VCCO0;
	pin B14 = IOB_N21_1;
	pin B15 = GT123_AVCCPLL1;
	pin B16 = GT123_CLKP1;
	pin B17 = GND;
	pin B18 = GT123_TXP0;
	pin B19 = GND;
	pin B20 = GT123_TXP1;
	pin B21 = IOB_N38_2;
	pin B22 = IOB_N40_3;
	pin B23 = IOB_N41_3;
	pin B24 = IOB_E188_1;
	pin B25 = IOB_E165_1;
	pin B26 = IOB_E165_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_N4_3;
	pin C4 = VCCO0;
	pin C5 = NC;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GT101_AVCCPLL1;
	pin C13 = IOB_N20_1;
	pin C14 = GT123_AVCCPLL0;
	pin C15 = GT123_CLKN0;
	pin C16 = GT123_AVCC;
	pin C17 = GT123_RXN0;
	pin C18 = GND;
	pin C19 = GT123_RXN1;
	pin C20 = GND;
	pin C21 = IOB_N38_3;
	pin C22 = VCCO0;
	pin C23 = TDI;
	pin C24 = IOB_E184_0;
	pin C25 = IOB_E166_1;
	pin C26 = IOB_E166_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GND;
	pin D13 = IOB_N20_2;
	pin D14 = GND;
	pin D15 = GT123_CLKP0;
	pin D16 = GND;
	pin D17 = GT123_RXP0;
	pin D18 = GT123_VTRX;
	pin D19 = GT123_RXP1;
	pin D20 = VCCAUX;
	pin D21 = IOB_N41_1;
	pin D22 = IOB_N41_0;
	pin D23 = IOB_E184_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W186_0;
	pin E4 = IOB_W186_1;
	pin E5 = IOB_N6_2;
	pin E6 = IOB_N6_3;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = GT101_RREF;
	pin E10 = NC;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = NC;
	pin E13 = IOB_N20_3;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = NC;
	pin E17 = VCCAUX;
	pin E18 = NC;
	pin E19 = GND;
	pin E20 = IOB_N37_2;
	pin E21 = VCCO0;
	pin E22 = GND;
	pin E23 = IOB_E180_1;
	pin E24 = IOB_E180_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_N4_0;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N2_1;
	pin F8 = VCCO0;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = VCCO0;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = NC;
	pin F17 = IOB_N35_0;
	pin F18 = NC;
	pin F19 = IOB_N40_0;
	pin F20 = IOB_N37_3;
	pin F21 = TMS;
	pin F22 = IOB_E182_1;
	pin F23 = IOB_E162_1;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W181_0;
	pin G4 = IOB_W181_1;
	pin G5 = VCCAUX;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N2_2;
	pin G9 = IOB_N5_2;
	pin G10 = NC;
	pin G11 = IOB_N19_2;
	pin G12 = NC;
	pin G13 = IOB_N19_0;
	pin G14 = GND;
	pin G15 = NC;
	pin G16 = IOB_N35_1;
	pin G17 = IOB_N37_0;
	pin G18 = VCCO0;
	pin G19 = IOB_N40_1;
	pin G20 = IOB_E189_0;
	pin G21 = TDO;
	pin G22 = VCCO5;
	pin G23 = IOB_E182_0;
	pin G24 = IOB_E162_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W190_0;
	pin H6 = IOB_W190_1;
	pin H7 = IOB_N1_3;
	pin H8 = IOB_N2_3;
	pin H9 = IOB_N5_3;
	pin H10 = NC;
	pin H11 = VCCO0;
	pin H12 = IOB_N19_1;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N34_2;
	pin H16 = VCCO0;
	pin H17 = IOB_N37_1;
	pin H18 = IOB_N38_1;
	pin H19 = IOB_N38_0;
	pin H20 = IOB_E189_1;
	pin H21 = IOB_E183_1;
	pin H22 = IOB_E183_0;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W165_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W182_0;
	pin J8 = GND;
	pin J9 = IOB_W182_1;
	pin J10 = VCCAUX;
	pin J11 = IOB_N19_3;
	pin J12 = IOB_N22_2;
	pin J13 = NC;
	pin J14 = VCCO0;
	pin J15 = IOB_N34_3;
	pin J16 = IOB_N35_3;
	pin J17 = IOB_N35_2;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E181_1;
	pin J21 = VCCO5;
	pin J22 = IOB_E181_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W165_1;
	pin K6 = IOB_W188_0;
	pin K7 = IOB_W188_1;
	pin K8 = IOB_W184_0;
	pin K9 = IOB_W184_1;
	pin K10 = IOB_W180_0;
	pin K11 = VCCINT;
	pin K12 = IOB_N22_3;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = VCCAUX;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E186_1;
	pin K19 = IOB_E186_0;
	pin K20 = IOB_E167_0;
	pin K21 = IOB_E164_1;
	pin K22 = IOB_E164_0;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W163_0;
	pin L4 = IOB_W163_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W166_0;
	pin L7 = IOB_W166_1;
	pin L8 = IOB_W162_0;
	pin L9 = IOB_W162_1;
	pin L10 = IOB_W180_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = VCCAUX;
	pin L19 = IOB_E167_1;
	pin L20 = IOB_E127_1;
	pin L21 = IOB_E127_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W132_1;
	pin M5 = GND;
	pin M6 = IOB_W164_0;
	pin M7 = VCCO4;
	pin M8 = IOB_W164_1;
	pin M9 = IOB_W127_0;
	pin M10 = IOB_W127_1;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCAUX;
	pin M18 = IOB_E163_1;
	pin M19 = IOB_E163_0;
	pin M20 = VCCO5;
	pin M21 = IOB_E132_1;
	pin M22 = GND;
	pin M23 = IOB_E132_0;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W132_0;
	pin N4 = IOB_W122_0;
	pin N5 = IOB_W122_1;
	pin N6 = IOB_W116_1;
	pin N7 = IOB_W118_0;
	pin N8 = IOB_W118_1;
	pin N9 = IOB_W124_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = IOB_E126_1;
	pin N18 = IOB_E126_0;
	pin N19 = IOB_E122_1;
	pin N20 = IOB_E122_0;
	pin N21 = IOB_E120_1;
	pin N22 = IOB_E120_0;
	pin N23 = IOB_E118_1;
	pin N24 = IOB_E118_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W116_0;
	pin P7 = GND;
	pin P8 = IOB_W120_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W124_1;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E119_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E119_0;
	pin P20 = GND;
	pin P21 = IOB_E116_1;
	pin P22 = IOB_E116_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E102_1;
	pin P25 = GND;
	pin P26 = IOB_E102_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W119_0;
	pin R4 = IOB_W119_1;
	pin R5 = IOB_W117_0;
	pin R6 = IOB_W98_0;
	pin R7 = IOB_W98_1;
	pin R8 = IOB_W100_1;
	pin R9 = IOB_W120_1;
	pin R10 = IOB_W102_1;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = IOB_E117_1;
	pin R19 = IOB_E117_0;
	pin R20 = IOB_E103_1;
	pin R21 = IOB_E103_0;
	pin R22 = VCCAUX;
	pin R23 = IOB_E101_1;
	pin R24 = IOB_E101_0;
	pin R25 = IOB_E98_1;
	pin R26 = IOB_E98_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W101_0;
	pin T5 = GND;
	pin T6 = IOB_W68_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W100_0;
	pin T9 = IOB_W102_0;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = IOB_E41_1;
	pin T20 = IOB_E41_0;
	pin T21 = GND;
	pin T22 = IOB_E100_1;
	pin T23 = IOB_E100_0;
	pin T24 = IOB_E93_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E93_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W23_0;
	pin U4 = IOB_W23_1;
	pin U5 = IOB_W101_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W68_1;
	pin U8 = IOB_W41_0;
	pin U9 = IOB_W41_1;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = VCCAUX;
	pin U13 = NC;
	pin U14 = VCCAUX;
	pin U15 = IOB_S34_3;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCAUX;
	pin U19 = IOB_E37_1;
	pin U20 = IOB_E37_0;
	pin U21 = IOB_E68_1;
	pin U22 = IOB_E68_0;
	pin U23 = IOB_E99_1;
	pin U24 = IOB_E99_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W39_1;
	pin V6 = IOB_W21_0;
	pin V7 = IOB_W21_1;
	pin V8 = GND;
	pin V9 = VCCAUX;
	pin V10 = IOB_S6_2;
	pin V11 = IOB_S6_3;
	pin V12 = NC;
	pin V13 = NC;
	pin V14 = NC;
	pin V15 = NC;
	pin V16 = IOB_S34_2;
	pin V17 = VCCAUX;
	pin V18 = IOB_S38_1;
	pin V19 = RFUSE;
	pin V20 = IOB_E34_1;
	pin V21 = IOB_E34_0;
	pin V22 = VCCBATT;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W39_0;
	pin W6 = VCCO3;
	pin W7 = IOB_S4_0;
	pin W8 = IOB_S4_1;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = VCCO2;
	pin W12 = NC;
	pin W13 = VCCAUX;
	pin W14 = IOB_S19_1;
	pin W15 = VCCO2;
	pin W16 = NC;
	pin W17 = IOB_S37_1;
	pin W18 = IOB_S37_0;
	pin W19 = IOB_S38_0;
	pin W20 = IOB_S40_1;
	pin W21 = VCCO1;
	pin W22 = VFS;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E87_1;
	pin W26 = IOB_E87_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W16_0;
	pin Y6 = IOB_W16_1;
	pin Y7 = GND;
	pin Y8 = VCCO2;
	pin Y9 = NC;
	pin Y10 = GND;
	pin Y11 = IOB_S7_3;
	pin Y12 = IOB_S19_3;
	pin Y13 = IOB_S19_0;
	pin Y14 = GND;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S35_1;
	pin Y18 = VCCO2;
	pin Y19 = CMP_CS_B;
	pin Y20 = IOB_S40_0;
	pin Y21 = IOB_S41_1;
	pin Y22 = SUSPEND;
	pin Y23 = GND;
	pin Y24 = IOB_E72_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E72_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W5_0;
	pin AA4 = IOB_W5_1;
	pin AA5 = VCCAUX;
	pin AA6 = IOB_S2_0;
	pin AA7 = IOB_S2_1;
	pin AA8 = NC;
	pin AA9 = IOB_S6_1;
	pin AA10 = IOB_S5_3;
	pin AA11 = IOB_S7_2;
	pin AA12 = IOB_S19_2;
	pin AA13 = NC;
	pin AA14 = VCCO2;
	pin AA15 = IOB_S22_1;
	pin AA16 = NC;
	pin AA17 = IOB_S35_0;
	pin AA18 = NC;
	pin AA19 = NC;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S35_3;
	pin AA22 = IOB_S41_0;
	pin AA23 = IOB_E39_1;
	pin AA24 = IOB_E39_0;
	pin AA25 = IOB_E84_1;
	pin AA26 = IOB_E84_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W18_1;
	pin AB5 = IOB_W2_1;
	pin AB6 = VCCO2;
	pin AB7 = NC;
	pin AB8 = VCCAUX;
	pin AB9 = IOB_S6_0;
	pin AB10 = GT245_RREF;
	pin AB11 = IOB_S5_2;
	pin AB12 = GT245_AVTTRCAL;
	pin AB13 = NC;
	pin AB14 = IOB_S21_1;
	pin AB15 = IOB_S22_0;
	pin AB16 = GND;
	pin AB17 = NC;
	pin AB18 = VCCAUX;
	pin AB19 = NC;
	pin AB20 = GND;
	pin AB21 = IOB_S35_2;
	pin AB22 = IOB_S38_3;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W18_0;
	pin AC4 = IOB_W2_0;
	pin AC5 = IOB_S4_3;
	pin AC6 = NC;
	pin AC7 = VCCAUX;
	pin AC8 = GT245_RXP0;
	pin AC9 = GT245_VTRX;
	pin AC10 = GT245_RXP1;
	pin AC11 = GND;
	pin AC12 = GT245_CLKP1;
	pin AC13 = GND;
	pin AC14 = IOB_S21_0;
	pin AC15 = GND;
	pin AC16 = GT267_CLKP0;
	pin AC17 = GND;
	pin AC18 = GT267_RXP0;
	pin AC19 = GT267_VTRX;
	pin AC20 = GT267_RXP1;
	pin AC21 = VCCAUX;
	pin AC22 = IOB_S38_2;
	pin AC23 = IOB_E22_1;
	pin AC24 = IOB_E22_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_S2_3;
	pin AD5 = IOB_S4_2;
	pin AD6 = IOB_S5_1;
	pin AD7 = GND;
	pin AD8 = GT245_RXN0;
	pin AD9 = GND;
	pin AD10 = GT245_RXN1;
	pin AD11 = GT245_AVCC;
	pin AD12 = GT245_CLKN1;
	pin AD13 = GT245_AVCCPLL1;
	pin AD14 = IOB_S20_1;
	pin AD15 = GT267_AVCCPLL0;
	pin AD16 = GT267_CLKN0;
	pin AD17 = GT267_AVCC;
	pin AD18 = GT267_RXN0;
	pin AD19 = GND;
	pin AD20 = GT267_RXN1;
	pin AD21 = GND;
	pin AD22 = IOB_S37_3;
	pin AD23 = IOB_S40_3;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_S1_3;
	pin AE4 = VCCO2;
	pin AE5 = NC;
	pin AE6 = GND;
	pin AE7 = GT245_TXP0;
	pin AE8 = GND;
	pin AE9 = GT245_TXP1;
	pin AE10 = GND;
	pin AE11 = GT245_CLKP0;
	pin AE12 = GT245_AVCCPLL0;
	pin AE13 = IOB_S20_3;
	pin AE14 = VCCO2;
	pin AE15 = IOB_S21_3;
	pin AE16 = GT267_AVCCPLL1;
	pin AE17 = GT267_CLKP1;
	pin AE18 = GND;
	pin AE19 = GT267_TXP0;
	pin AE20 = GND;
	pin AE21 = GT267_TXP1;
	pin AE22 = GND;
	pin AE23 = VCCO2;
	pin AE24 = IOB_S41_3;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = PROG_B;
	pin AF3 = IOB_S1_2;
	pin AF4 = IOB_S2_2;
	pin AF5 = NC;
	pin AF6 = IOB_S5_0;
	pin AF7 = GT245_TXN0;
	pin AF8 = GT245_VTTX;
	pin AF9 = GT245_TXN1;
	pin AF10 = GND;
	pin AF11 = GT245_CLKN0;
	pin AF12 = GND;
	pin AF13 = IOB_S20_2;
	pin AF14 = IOB_S20_0;
	pin AF15 = IOB_S21_2;
	pin AF16 = GND;
	pin AF17 = GT267_CLKN1;
	pin AF18 = GND;
	pin AF19 = GT267_TXN0;
	pin AF20 = GT267_VTTX;
	pin AF21 = GT267_TXN1;
	pin AF22 = IOB_S37_2;
	pin AF23 = IOB_S40_2;
	pin AF24 = IOB_S41_2;
	pin AF25 = DONE;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75-csg484 xa6slx75-csg484 xq6slx75-cs484 xq6slx75-csg484 xc6slx75l-csg484 xq6slx75l-cs484 xq6slx75l-csg484
bond BOND25 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_0;
	pin A3 = IOB_W190_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_2;
	pin A9 = IOB_N6_2;
	pin A10 = IOB_N20_2;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N21_2;
	pin A13 = IOB_N35_0;
	pin A14 = IOB_N37_0;
	pin A15 = IOB_N38_0;
	pin A16 = IOB_N40_2;
	pin A17 = IOB_N40_0;
	pin A18 = IOB_N41_0;
	pin A19 = IOB_E158_1;
	pin A20 = IOB_E158_0;
	pin A21 = IOB_E162_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_3;
	pin B9 = GND;
	pin B10 = IOB_N20_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N21_3;
	pin B13 = GND;
	pin B14 = IOB_N37_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N40_3;
	pin B17 = GND;
	pin B18 = IOB_N41_1;
	pin B19 = VCCO1;
	pin B20 = IOB_E162_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W186_1;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N5_0;
	pin C9 = IOB_N6_3;
	pin C10 = IOB_N19_0;
	pin C11 = IOB_N20_1;
	pin C12 = IOB_N21_0;
	pin C13 = IOB_N35_1;
	pin C14 = IOB_N34_2;
	pin C15 = IOB_N38_1;
	pin C16 = IOB_N41_2;
	pin C17 = IOB_N40_1;
	pin C18 = IOB_E164_1;
	pin C19 = IOB_E164_0;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W186_0;
	pin D4 = GND;
	pin D5 = IOB_W188_0;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N19_2;
	pin D9 = IOB_N19_3;
	pin D10 = IOB_N19_1;
	pin D11 = IOB_N21_1;
	pin D12 = IOB_N35_2;
	pin D13 = IOB_N35_3;
	pin D14 = TCK;
	pin D15 = IOB_N34_3;
	pin D16 = VCCAUX;
	pin D17 = IOB_N41_3;
	pin D18 = GND;
	pin D19 = IOB_E165_1;
	pin D20 = IOB_E165_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W139_1;
	pin E5 = IOB_W167_0;
	pin E6 = IOB_W188_1;
	pin E7 = GND;
	pin E8 = IOB_N6_0;
	pin E9 = VCCO0;
	pin E10 = IOB_N22_2;
	pin E11 = GND;
	pin E12 = IOB_N37_2;
	pin E13 = VCCO0;
	pin E14 = TDO;
	pin E15 = GND;
	pin E16 = TMS;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W139_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W167_1;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_W184_1;
	pin F9 = IOB_N6_1;
	pin F10 = IOB_N22_3;
	pin F11 = VCCAUX;
	pin F12 = IOB_N37_3;
	pin F13 = IOB_E167_1;
	pin F14 = IOB_E167_0;
	pin F15 = IOB_E189_1;
	pin F16 = IOB_E189_0;
	pin F17 = IOB_E159_1;
	pin F18 = IOB_E159_0;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W166_0;
	pin G5 = GND;
	pin G6 = IOB_W166_1;
	pin G7 = IOB_W165_0;
	pin G8 = IOB_W165_1;
	pin G9 = IOB_N7_2;
	pin G10 = VCCO0;
	pin G11 = IOB_N38_2;
	pin G12 = VCCAUX;
	pin G13 = IOB_E151_0;
	pin G14 = VCCO1;
	pin G15 = IOB_E166_1;
	pin G16 = IOB_E166_0;
	pin G17 = IOB_E163_1;
	pin G18 = GND;
	pin G19 = IOB_E163_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W124_0;
	pin H4 = IOB_W124_1;
	pin H5 = IOB_W127_0;
	pin H6 = IOB_W127_1;
	pin H7 = GND;
	pin H8 = IOB_W133_1;
	pin H9 = VCCAUX;
	pin H10 = IOB_N7_3;
	pin H11 = IOB_N38_3;
	pin H12 = IOB_E151_1;
	pin H13 = IOB_E145_1;
	pin H14 = IOB_E145_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E148_0;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W120_1;
	pin J7 = IOB_W133_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E148_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = GND;
	pin J21 = IOB_E100_1;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W118_0;
	pin K6 = IOB_W118_1;
	pin K7 = IOB_W136_0;
	pin K8 = IOB_W136_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E126_0;
	pin K17 = IOB_E99_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W68_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E126_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_1;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W68_1;
	pin M7 = IOB_W56_0;
	pin M8 = IOB_W56_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E59_0;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W55_0;
	pin N7 = IOB_W55_1;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E55_1;
	pin N16 = IOB_E55_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W50_0;
	pin P6 = IOB_W50_1;
	pin P7 = IOB_W53_0;
	pin P8 = IOB_W53_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W25_0;
	pin R8 = IOB_W43_0;
	pin R9 = IOB_W43_1;
	pin R10 = VCCAUX;
	pin R11 = NC;
	pin R12 = VCCAUX;
	pin R13 = IOB_S19_3;
	pin R14 = VCCINT;
	pin R15 = IOB_E37_1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W23_0;
	pin T8 = IOB_W25_1;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = IOB_S19_1;
	pin T13 = VCCO2;
	pin T14 = IOB_S34_3;
	pin T15 = CMP_CS_B;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W41_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W23_1;
	pin U9 = NC;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = IOB_S19_0;
	pin U13 = IOB_S19_2;
	pin U14 = IOB_S34_2;
	pin U15 = IOB_S37_3;
	pin U16 = DONE;
	pin U17 = VCCBATT;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W41_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = NC;
	pin V8 = VCCO2;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = NC;
	pin V12 = VCCO2;
	pin V13 = IOB_S38_1;
	pin V14 = GND;
	pin V15 = IOB_S37_2;
	pin V16 = VCCO2;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W16_1;
	pin W5 = VCCO3;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = IOB_S6_1;
	pin W10 = NC;
	pin W11 = IOB_S21_3;
	pin W12 = IOB_S6_3;
	pin W13 = IOB_S38_0;
	pin W14 = IOB_S35_1;
	pin W15 = IOB_S37_1;
	pin W16 = GND;
	pin W17 = IOB_S41_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E68_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E68_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W16_0;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S6_0;
	pin Y9 = IOB_S5_3;
	pin Y10 = IOB_S21_2;
	pin Y11 = IOB_S20_3;
	pin Y12 = IOB_S6_2;
	pin Y13 = IOB_S7_3;
	pin Y14 = IOB_S35_0;
	pin Y15 = IOB_S38_3;
	pin Y16 = IOB_S37_0;
	pin Y17 = IOB_S40_3;
	pin Y18 = IOB_S41_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E56_1;
	pin Y22 = IOB_E56_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S2_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S5_1;
	pin AA9 = GND;
	pin AA10 = IOB_S20_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S21_1;
	pin AA13 = GND;
	pin AA14 = IOB_S35_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S40_1;
	pin AA17 = GND;
	pin AA18 = IOB_S41_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E48_1;
	pin AA22 = IOB_E48_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_2;
	pin AB6 = IOB_S2_0;
	pin AB7 = IOB_S2_2;
	pin AB8 = IOB_S5_0;
	pin AB9 = IOB_S5_2;
	pin AB10 = IOB_S20_0;
	pin AB11 = IOB_S20_2;
	pin AB12 = IOB_S21_0;
	pin AB13 = IOB_S7_2;
	pin AB14 = IOB_S35_2;
	pin AB15 = IOB_S38_2;
	pin AB16 = IOB_S40_0;
	pin AB17 = IOB_S40_2;
	pin AB18 = IOB_S41_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75-fgg484 xa6slx75-fgg484 xq6slx75-fg484 xc6slx75l-fgg484 xq6slx75l-fg484
bond BOND26 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_2;
	pin A9 = IOB_N6_2;
	pin A10 = IOB_N20_2;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N21_0;
	pin A13 = IOB_N22_2;
	pin A14 = IOB_N37_0;
	pin A15 = IOB_N38_2;
	pin A16 = IOB_N40_2;
	pin A17 = IOB_N40_0;
	pin A18 = IOB_N41_2;
	pin A19 = TDO;
	pin A20 = IOB_E148_1;
	pin A21 = IOB_E148_0;
	pin A22 = GND;
	pin B1 = IOB_W139_0;
	pin B2 = IOB_W139_1;
	pin B3 = IOB_W190_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_3;
	pin B9 = GND;
	pin B10 = IOB_N20_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N21_1;
	pin B13 = GND;
	pin B14 = IOB_N37_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N40_3;
	pin B17 = GND;
	pin B18 = IOB_N41_3;
	pin B19 = VCCO0;
	pin B20 = IOB_E189_0;
	pin B21 = IOB_E151_1;
	pin B22 = IOB_E151_0;
	pin C1 = IOB_W122_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W122_1;
	pin C4 = IOB_W186_0;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N5_0;
	pin C9 = IOB_N6_3;
	pin C10 = IOB_N19_0;
	pin C11 = IOB_N20_1;
	pin C12 = IOB_N21_2;
	pin C13 = IOB_N22_3;
	pin C14 = IOB_N37_2;
	pin C15 = IOB_N38_3;
	pin C16 = IOB_N38_0;
	pin C17 = IOB_N40_1;
	pin C18 = TMS;
	pin C19 = IOB_E189_1;
	pin C20 = IOB_E119_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E119_0;
	pin D1 = IOB_W120_0;
	pin D2 = IOB_W120_1;
	pin D3 = IOB_W186_1;
	pin D4 = GND;
	pin D5 = IOB_W133_1;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N19_3;
	pin D8 = IOB_N19_2;
	pin D9 = IOB_N5_1;
	pin D10 = IOB_N19_1;
	pin D11 = IOB_N21_3;
	pin D12 = IOB_N6_0;
	pin D13 = IOB_N7_2;
	pin D14 = IOB_N37_3;
	pin D15 = IOB_N38_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N41_0;
	pin D18 = GND;
	pin D19 = IOB_E124_1;
	pin D20 = IOB_E124_0;
	pin D21 = IOB_E120_1;
	pin D22 = IOB_E120_0;
	pin E1 = IOB_W119_0;
	pin E2 = GND;
	pin E3 = IOB_W119_1;
	pin E4 = IOB_W133_0;
	pin E5 = IOB_W188_1;
	pin E6 = IOB_W188_0;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = VCCO0;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = IOB_N6_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N35_3;
	pin E15 = GND;
	pin E16 = IOB_N41_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E116_1;
	pin E21 = GND;
	pin E22 = IOB_E116_0;
	pin F1 = IOB_W117_0;
	pin F2 = IOB_W117_1;
	pin F3 = IOB_W118_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W124_0;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = VCCAUX;
	pin F12 = NC;
	pin F13 = IOB_N7_3;
	pin F14 = IOB_N35_1;
	pin F15 = IOB_N35_2;
	pin F16 = IOB_E166_1;
	pin F17 = IOB_E166_0;
	pin F18 = IOB_E122_1;
	pin F19 = IOB_E122_0;
	pin F20 = IOB_E118_0;
	pin F21 = IOB_E102_1;
	pin F22 = IOB_E102_0;
	pin G1 = IOB_W103_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W103_1;
	pin G4 = IOB_W118_1;
	pin G5 = GND;
	pin G6 = IOB_W124_1;
	pin G7 = IOB_W184_1;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = IOB_N34_2;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = IOB_E167_1;
	pin G17 = IOB_E167_0;
	pin G18 = GND;
	pin G19 = IOB_E118_1;
	pin G20 = IOB_E100_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E100_0;
	pin H1 = IOB_W102_0;
	pin H2 = IOB_W102_1;
	pin H3 = IOB_W101_0;
	pin H4 = IOB_W101_1;
	pin H5 = IOB_W116_0;
	pin H6 = IOB_W116_1;
	pin H7 = GND;
	pin H8 = IOB_W136_0;
	pin H9 = VCCAUX;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = IOB_N34_3;
	pin H14 = IOB_N35_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E126_1;
	pin H17 = IOB_E126_0;
	pin H18 = IOB_E117_0;
	pin H19 = IOB_E117_1;
	pin H20 = IOB_E101_1;
	pin H21 = IOB_E98_1;
	pin H22 = IOB_E98_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W99_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W100_0;
	pin J7 = IOB_W136_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E145_0;
	pin J17 = IOB_E103_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E94_1;
	pin J21 = GND;
	pin J22 = IOB_E94_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W99_1;
	pin K4 = IOB_W98_0;
	pin K5 = IOB_W98_1;
	pin K6 = IOB_W100_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_1;
	pin K17 = IOB_E103_0;
	pin K18 = IOB_E53_0;
	pin K19 = IOB_E99_0;
	pin K20 = IOB_E99_1;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W95_0;
	pin L5 = GND;
	pin L6 = IOB_W56_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E59_0;
	pin L16 = VCCO1;
	pin L17 = IOB_E53_1;
	pin L18 = GND;
	pin L19 = IOB_E95_0;
	pin L20 = IOB_E90_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E90_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W95_1;
	pin M4 = IOB_W68_0;
	pin M5 = IOB_W68_1;
	pin M6 = IOB_W56_1;
	pin M7 = IOB_W53_1;
	pin M8 = IOB_W53_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E30_1;
	pin M18 = IOB_E30_0;
	pin M19 = IOB_E68_1;
	pin M20 = IOB_E95_1;
	pin M21 = IOB_E87_1;
	pin M22 = IOB_E87_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W59_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W25_1;
	pin N7 = IOB_W25_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = IOB_E27_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E68_0;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W59_1;
	pin P4 = IOB_W55_0;
	pin P5 = IOB_W18_0;
	pin P6 = IOB_W18_1;
	pin P7 = IOB_W16_0;
	pin P8 = IOB_W16_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = VFS;
	pin P17 = IOB_E27_1;
	pin P18 = IOB_E25_1;
	pin P19 = IOB_E56_1;
	pin P20 = IOB_E56_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W55_1;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = VCCAUX;
	pin R11 = NC;
	pin R12 = VCCAUX;
	pin R13 = NC;
	pin R14 = VCCINT;
	pin R15 = NC;
	pin R16 = NC;
	pin R17 = VCCBATT;
	pin R18 = GND;
	pin R19 = IOB_E25_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W21_0;
	pin T4 = IOB_W21_1;
	pin T5 = IOB_S1_2;
	pin T6 = IOB_S1_3;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = VCCO2;
	pin T14 = NC;
	pin T15 = NC;
	pin T16 = NC;
	pin T17 = IOB_S40_0;
	pin T18 = IOB_S40_1;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W23_1;
	pin U5 = VCCO3;
	pin U6 = NC;
	pin U7 = GND;
	pin U8 = NC;
	pin U9 = NC;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = NC;
	pin U13 = IOB_S38_0;
	pin U14 = IOB_S38_1;
	pin U15 = IOB_S37_3;
	pin U16 = NC;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W23_0;
	pin V4 = GND;
	pin V5 = NC;
	pin V6 = VCCAUX;
	pin V7 = NC;
	pin V8 = VCCO2;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = IOB_S6_3;
	pin V12 = VCCO2;
	pin V13 = NC;
	pin V14 = GND;
	pin V15 = IOB_S37_2;
	pin V16 = VCCO2;
	pin V17 = NC;
	pin V18 = NC;
	pin V19 = NC;
	pin V20 = IOB_E32_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W5_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_S4_1;
	pin W5 = VCCO2;
	pin W6 = NC;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = IOB_S6_2;
	pin W12 = IOB_S21_3;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = NC;
	pin W16 = GND;
	pin W17 = NC;
	pin W18 = NC;
	pin W19 = GND;
	pin W20 = IOB_E55_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E55_0;
	pin Y1 = IOB_W2_0;
	pin Y2 = IOB_W2_1;
	pin Y3 = IOB_S19_1;
	pin Y4 = IOB_S4_0;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = IOB_S5_3;
	pin Y8 = NC;
	pin Y9 = IOB_S6_1;
	pin Y10 = NC;
	pin Y11 = IOB_S20_1;
	pin Y12 = IOB_S21_2;
	pin Y13 = IOB_S21_1;
	pin Y14 = NC;
	pin Y15 = IOB_S34_3;
	pin Y16 = NC;
	pin Y17 = IOB_S35_3;
	pin Y18 = NC;
	pin Y19 = IOB_S38_3;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S41_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S2_1;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S2_3;
	pin AA5 = GND;
	pin AA6 = IOB_S5_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S19_3;
	pin AA9 = GND;
	pin AA10 = IOB_S7_3;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S20_3;
	pin AA13 = GND;
	pin AA14 = IOB_S35_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S22_1;
	pin AA17 = GND;
	pin AA18 = IOB_S37_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S40_3;
	pin AA21 = IOB_S41_1;
	pin AA22 = IOB_S41_2;
	pin AB1 = GND;
	pin AB2 = IOB_S2_0;
	pin AB3 = IOB_S19_0;
	pin AB4 = IOB_S2_2;
	pin AB5 = NC;
	pin AB6 = IOB_S5_0;
	pin AB7 = IOB_S5_2;
	pin AB8 = IOB_S19_2;
	pin AB9 = IOB_S6_0;
	pin AB10 = IOB_S7_2;
	pin AB11 = IOB_S20_0;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S21_0;
	pin AB14 = IOB_S35_0;
	pin AB15 = IOB_S34_2;
	pin AB16 = IOB_S22_0;
	pin AB17 = IOB_S35_2;
	pin AB18 = IOB_S37_0;
	pin AB19 = IOB_S38_2;
	pin AB20 = IOB_S40_2;
	pin AB21 = IOB_S41_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75-fgg676 xc6slx75l-fgg676
bond BOND27 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N2_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_0;
	pin A9 = IOB_N6_0;
	pin A10 = IOB_N7_2;
	pin A11 = IOB_N19_2;
	pin A12 = IOB_N19_0;
	pin A13 = IOB_N20_2;
	pin A14 = IOB_N20_0;
	pin A15 = IOB_N21_0;
	pin A16 = IOB_N22_2;
	pin A17 = IOB_N35_0;
	pin A18 = IOB_N38_0;
	pin A19 = IOB_N40_2;
	pin A20 = IOB_N40_0;
	pin A21 = IOB_N41_2;
	pin A22 = IOB_N41_0;
	pin A23 = IOB_E189_0;
	pin A24 = TDO;
	pin A25 = IOB_E166_0;
	pin A26 = GND;
	pin B1 = IOB_W186_0;
	pin B2 = IOB_W186_1;
	pin B3 = VCCO0;
	pin B4 = IOB_N2_3;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_1;
	pin B9 = GND;
	pin B10 = IOB_N7_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_1;
	pin B13 = GND;
	pin B14 = IOB_N20_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N22_3;
	pin B17 = GND;
	pin B18 = IOB_N38_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N40_1;
	pin B21 = GND;
	pin B22 = IOB_N41_1;
	pin B23 = IOB_E189_1;
	pin B24 = IOB_E166_1;
	pin B25 = IOB_E164_1;
	pin B26 = IOB_E164_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_W190_0;
	pin C4 = IOB_W190_1;
	pin C5 = IOB_N2_1;
	pin C6 = IOB_N6_2;
	pin C7 = IOB_N4_1;
	pin C8 = NC;
	pin C9 = IOB_N6_1;
	pin C10 = NC;
	pin C11 = IOB_N19_3;
	pin C12 = NC;
	pin C13 = IOB_N20_3;
	pin C14 = IOB_N21_2;
	pin C15 = IOB_N21_1;
	pin C16 = NC;
	pin C17 = IOB_N35_1;
	pin C18 = IOB_N37_0;
	pin C19 = IOB_N40_3;
	pin C20 = IOB_N38_2;
	pin C21 = IOB_N41_3;
	pin C22 = VCCO0;
	pin C23 = TMS;
	pin C24 = IOB_E186_0;
	pin C25 = IOB_E165_1;
	pin C26 = IOB_E165_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N6_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = VCCO0;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N21_3;
	pin D15 = NC;
	pin D16 = NC;
	pin D17 = VCCO0;
	pin D18 = IOB_N37_1;
	pin D19 = NC;
	pin D20 = NC;
	pin D21 = IOB_N38_3;
	pin D22 = IOB_E184_0;
	pin D23 = IOB_E186_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W181_0;
	pin E4 = IOB_W181_1;
	pin E5 = IOB_W184_0;
	pin E6 = NC;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = IOB_N35_2;
	pin E17 = IOB_N34_2;
	pin E18 = NC;
	pin E19 = NC;
	pin E20 = NC;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E181_1;
	pin E24 = IOB_E181_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_W184_1;
	pin F6 = VCCAUX;
	pin F7 = IOB_N5_2;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = IOB_N35_3;
	pin F17 = IOB_N34_3;
	pin F18 = NC;
	pin F19 = GND;
	pin F20 = TDI;
	pin F21 = VCCAUX;
	pin F22 = IOB_E184_1;
	pin F23 = VCCO5;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W165_0;
	pin G4 = IOB_W165_1;
	pin G5 = IOB_W182_0;
	pin G6 = IOB_W182_1;
	pin G7 = IOB_W188_0;
	pin G8 = IOB_N5_3;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = VCCAUX;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = VCCO0;
	pin G19 = IOB_E167_0;
	pin G20 = IOB_E188_1;
	pin G21 = IOB_E188_0;
	pin G22 = IOB_E182_0;
	pin G23 = IOB_E180_1;
	pin G24 = IOB_E180_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W167_0;
	pin H6 = IOB_W167_1;
	pin H7 = IOB_W164_0;
	pin H8 = IOB_W188_1;
	pin H9 = NC;
	pin H10 = NC;
	pin H11 = GND;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = VCCO0;
	pin H15 = IOB_N37_2;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = IOB_E167_1;
	pin H19 = IOB_E127_1;
	pin H20 = IOB_E183_1;
	pin H21 = IOB_E183_0;
	pin H22 = IOB_E182_1;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W163_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W164_1;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = IOB_W180_1;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = NC;
	pin J15 = IOB_N37_3;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E127_0;
	pin J21 = VCCO5;
	pin J22 = IOB_E162_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W163_1;
	pin K6 = IOB_W162_0;
	pin K7 = IOB_W162_1;
	pin K8 = IOB_W132_1;
	pin K9 = IOB_W180_0;
	pin K10 = IOB_W166_1;
	pin K11 = VCCINT;
	pin K12 = NC;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E119_0;
	pin K19 = IOB_E126_0;
	pin K20 = IOB_E163_1;
	pin K21 = IOB_E163_0;
	pin K22 = IOB_E162_1;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W122_0;
	pin L4 = IOB_W122_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W127_0;
	pin L7 = IOB_W127_1;
	pin L8 = IOB_W132_0;
	pin L9 = IOB_W166_0;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E119_1;
	pin L18 = IOB_E117_0;
	pin L19 = IOB_E126_1;
	pin L20 = IOB_E132_1;
	pin L21 = IOB_E132_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W124_0;
	pin M5 = GND;
	pin M6 = IOB_W124_1;
	pin M7 = VCCO3;
	pin M8 = IOB_W120_0;
	pin M9 = IOB_W120_1;
	pin M10 = IOB_W118_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E103_1;
	pin M19 = IOB_E117_1;
	pin M20 = VCCO1;
	pin M21 = IOB_E99_0;
	pin M22 = GND;
	pin M23 = IOB_E120_1;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W119_0;
	pin N4 = IOB_W119_1;
	pin N5 = IOB_W117_0;
	pin N6 = IOB_W102_0;
	pin N7 = IOB_W102_1;
	pin N8 = IOB_W98_1;
	pin N9 = IOB_W118_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E101_1;
	pin N18 = IOB_E101_0;
	pin N19 = IOB_E103_0;
	pin N20 = IOB_E99_1;
	pin N21 = IOB_E122_0;
	pin N22 = IOB_E102_1;
	pin N23 = IOB_E102_0;
	pin N24 = IOB_E120_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W100_0;
	pin P7 = IOB_W100_1;
	pin P8 = IOB_W98_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W116_1;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E64_1;
	pin P18 = IOB_E64_0;
	pin P19 = GND;
	pin P20 = IOB_E122_1;
	pin P21 = IOB_E98_1;
	pin P22 = IOB_E98_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E118_1;
	pin P25 = GND;
	pin P26 = IOB_E118_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W101_0;
	pin R4 = IOB_W101_1;
	pin R5 = IOB_W67_1;
	pin R6 = IOB_W68_0;
	pin R7 = IOB_W68_1;
	pin R8 = GND;
	pin R9 = IOB_W116_0;
	pin R10 = IOB_W61_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E59_1;
	pin R18 = IOB_E59_0;
	pin R19 = IOB_E61_0;
	pin R20 = IOB_E61_1;
	pin R21 = IOB_E66_0;
	pin R22 = IOB_E66_1;
	pin R23 = IOB_E100_1;
	pin R24 = IOB_E100_0;
	pin R25 = IOB_E116_1;
	pin R26 = IOB_E116_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W67_0;
	pin T5 = GND;
	pin T6 = IOB_W66_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W66_1;
	pin T9 = IOB_W61_0;
	pin T10 = IOB_W56_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_E55_1;
	pin T19 = IOB_E55_0;
	pin T20 = IOB_E46_1;
	pin T21 = GND;
	pin T22 = IOB_E56_1;
	pin T23 = IOB_E68_1;
	pin T24 = IOB_E87_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E87_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W64_0;
	pin U4 = IOB_W64_1;
	pin U5 = IOB_W55_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W53_0;
	pin U8 = IOB_W53_1;
	pin U9 = IOB_W56_0;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = NC;
	pin U13 = NC;
	pin U14 = VCCAUX;
	pin U15 = NC;
	pin U16 = VCCINT;
	pin U17 = IOB_E50_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E46_0;
	pin U21 = IOB_E53_1;
	pin U22 = IOB_E53_0;
	pin U23 = IOB_E56_0;
	pin U24 = IOB_E68_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W55_0;
	pin V6 = IOB_W39_0;
	pin V7 = IOB_W39_1;
	pin V8 = IOB_W43_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_W48_0;
	pin V11 = NC;
	pin V12 = IOB_S19_3;
	pin V13 = NC;
	pin V14 = NC;
	pin V15 = NC;
	pin V16 = NC;
	pin V17 = IOB_E50_0;
	pin V18 = IOB_E41_1;
	pin V19 = IOB_E41_0;
	pin V20 = IOB_E32_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E30_1;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W50_1;
	pin W6 = VCCO3;
	pin W7 = IOB_W34_0;
	pin W8 = IOB_W34_1;
	pin W9 = IOB_W43_1;
	pin W10 = IOB_W48_1;
	pin W11 = NC;
	pin W12 = IOB_S19_2;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = GND;
	pin W16 = NC;
	pin W17 = NC;
	pin W18 = IOB_E37_1;
	pin W19 = IOB_E37_0;
	pin W20 = GND;
	pin W21 = VCCBATT;
	pin W22 = IOB_E30_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E93_1;
	pin W26 = IOB_E93_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W50_0;
	pin Y6 = IOB_W16_0;
	pin Y7 = GND;
	pin Y8 = IOB_W21_0;
	pin Y9 = IOB_W21_1;
	pin Y10 = NC;
	pin Y11 = GND;
	pin Y12 = VCCO2;
	pin Y13 = NC;
	pin Y14 = NC;
	pin Y15 = IOB_S22_1;
	pin Y16 = NC;
	pin Y17 = VCCO2;
	pin Y18 = NC;
	pin Y19 = VCCAUX;
	pin Y20 = IOB_E27_1;
	pin Y21 = IOB_E27_0;
	pin Y22 = IOB_E25_1;
	pin Y23 = GND;
	pin Y24 = IOB_E84_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E84_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W46_0;
	pin AA4 = IOB_W46_1;
	pin AA5 = IOB_W37_1;
	pin AA6 = VCCAUX;
	pin AA7 = IOB_W16_1;
	pin AA8 = IOB_W9_1;
	pin AA9 = IOB_S4_3;
	pin AA10 = VCCAUX;
	pin AA11 = NC;
	pin AA12 = IOB_S7_3;
	pin AA13 = IOB_S19_1;
	pin AA14 = NC;
	pin AA15 = IOB_S22_0;
	pin AA16 = VCCAUX;
	pin AA17 = NC;
	pin AA18 = NC;
	pin AA19 = NC;
	pin AA20 = RFUSE;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E25_0;
	pin AA23 = IOB_E48_1;
	pin AA24 = IOB_E48_0;
	pin AA25 = IOB_E72_1;
	pin AA26 = IOB_E72_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W41_1;
	pin AB5 = IOB_W37_0;
	pin AB6 = IOB_W18_0;
	pin AB7 = IOB_W18_1;
	pin AB8 = IOB_W9_0;
	pin AB9 = IOB_S4_2;
	pin AB10 = NC;
	pin AB11 = NC;
	pin AB12 = GND;
	pin AB13 = IOB_S19_0;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S34_3;
	pin AB16 = GND;
	pin AB17 = IOB_S35_3;
	pin AB18 = NC;
	pin AB19 = VFS;
	pin AB20 = GND;
	pin AB21 = IOB_E34_1;
	pin AB22 = IOB_E34_0;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W41_0;
	pin AC4 = IOB_W7_1;
	pin AC5 = IOB_W23_1;
	pin AC6 = VCCO3;
	pin AC7 = IOB_W2_1;
	pin AC8 = GND;
	pin AC9 = NC;
	pin AC10 = VCCO2;
	pin AC11 = NC;
	pin AC12 = IOB_S7_2;
	pin AC13 = IOB_S20_3;
	pin AC14 = IOB_S34_2;
	pin AC15 = IOB_S35_1;
	pin AC16 = NC;
	pin AC17 = IOB_S35_2;
	pin AC18 = VCCO2;
	pin AC19 = NC;
	pin AC20 = NC;
	pin AC21 = VCCO2;
	pin AC22 = CMP_CS_B;
	pin AC23 = IOB_E43_1;
	pin AC24 = IOB_E43_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = IOB_W23_0;
	pin AD6 = IOB_S2_3;
	pin AD7 = IOB_W2_0;
	pin AD8 = IOB_S6_3;
	pin AD9 = NC;
	pin AD10 = IOB_S5_1;
	pin AD11 = NC;
	pin AD12 = IOB_S20_1;
	pin AD13 = IOB_S20_2;
	pin AD14 = IOB_S21_3;
	pin AD15 = IOB_S35_0;
	pin AD16 = IOB_S37_3;
	pin AD17 = NC;
	pin AD18 = IOB_S38_3;
	pin AD19 = NC;
	pin AD20 = IOB_S40_3;
	pin AD21 = NC;
	pin AD22 = IOB_S41_3;
	pin AD23 = SUSPEND;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_W5_1;
	pin AE4 = IOB_S1_3;
	pin AE5 = IOB_S2_1;
	pin AE6 = GND;
	pin AE7 = IOB_S4_1;
	pin AE8 = VCCO2;
	pin AE9 = IOB_S5_3;
	pin AE10 = GND;
	pin AE11 = IOB_S6_1;
	pin AE12 = VCCO2;
	pin AE13 = IOB_S21_1;
	pin AE14 = GND;
	pin AE15 = IOB_S37_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S38_1;
	pin AE18 = GND;
	pin AE19 = IOB_S40_1;
	pin AE20 = VCCO2;
	pin AE21 = IOB_S41_1;
	pin AE22 = GND;
	pin AE23 = IOB_E22_1;
	pin AE24 = IOB_E39_1;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = IOB_W5_0;
	pin AF3 = PROG_B;
	pin AF4 = IOB_S1_2;
	pin AF5 = IOB_S2_0;
	pin AF6 = IOB_S2_2;
	pin AF7 = IOB_S4_0;
	pin AF8 = IOB_S6_2;
	pin AF9 = IOB_S5_2;
	pin AF10 = IOB_S5_0;
	pin AF11 = IOB_S6_0;
	pin AF12 = IOB_S20_0;
	pin AF13 = IOB_S21_0;
	pin AF14 = IOB_S21_2;
	pin AF15 = IOB_S37_0;
	pin AF16 = IOB_S37_2;
	pin AF17 = IOB_S38_0;
	pin AF18 = IOB_S38_2;
	pin AF19 = IOB_S40_0;
	pin AF20 = IOB_S40_2;
	pin AF21 = IOB_S41_0;
	pin AF22 = IOB_S41_2;
	pin AF23 = DONE;
	pin AF24 = IOB_E22_0;
	pin AF25 = IOB_E39_0;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx100t-csg484
bond BOND28 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W159_0;
	pin A3 = IOB_W159_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_CLKN0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N52_0;
	pin A18 = IOB_N54_2;
	pin A19 = IOB_N54_0;
	pin A20 = IOB_E158_1;
	pin A21 = IOB_E158_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKP0;
	pin B11 = GND;
	pin B12 = GT123_CLKP0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N54_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N54_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W167_0;
	pin C5 = IOB_N2_3;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N52_1;
	pin C18 = IOB_N55_2;
	pin C19 = TCK;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W190_0;
	pin D4 = IOB_W167_1;
	pin D5 = IOB_N4_2;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N47_2;
	pin D18 = IOB_N55_3;
	pin D19 = IOB_N55_1;
	pin D20 = IOB_N55_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W190_1;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = IOB_N5_2;
	pin E9 = GT101_RREF;
	pin E10 = VCCO0;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = GND;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GT123_CLKN1;
	pin E15 = GT123_AVCC;
	pin E16 = IOB_N47_3;
	pin E17 = VCCO0;
	pin E18 = TMS;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W163_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W163_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N2_1;
	pin F8 = IOB_N5_0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N27_1;
	pin F11 = IOB_N27_0;
	pin F12 = IOB_N28_0;
	pin F13 = GND;
	pin F14 = GT123_CLKP1;
	pin F15 = GND;
	pin F16 = IOB_N46_0;
	pin F17 = TDI;
	pin F18 = VCCAUX;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W165_0;
	pin G5 = GND;
	pin G6 = IOB_W165_1;
	pin G7 = IOB_N4_1;
	pin G8 = IOB_N4_0;
	pin G9 = IOB_N5_1;
	pin G10 = IOB_N27_2;
	pin G11 = IOB_N28_2;
	pin G12 = IOB_N28_1;
	pin G13 = VCCO0;
	pin G14 = GND;
	pin G15 = IOB_N46_2;
	pin G16 = IOB_N46_1;
	pin G17 = IOB_E189_1;
	pin G18 = GND;
	pin G19 = IOB_E189_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W166_0;
	pin H4 = IOB_W166_1;
	pin H5 = IOB_W164_0;
	pin H6 = IOB_W164_1;
	pin H7 = GND;
	pin H8 = VCCO0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N27_3;
	pin H11 = IOB_N28_3;
	pin H12 = IOB_N29_3;
	pin H13 = IOB_N29_2;
	pin H14 = IOB_N46_3;
	pin H15 = VCCAUX;
	pin H16 = TDO;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W162_0;
	pin J7 = IOB_W162_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E159_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W120_1;
	pin K6 = IOB_W124_0;
	pin K7 = IOB_W139_0;
	pin K8 = IOB_W139_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E148_0;
	pin K17 = IOB_E159_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W124_1;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E148_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_0;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W118_0;
	pin M7 = IOB_W133_0;
	pin M8 = IOB_W133_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E151_0;
	pin M17 = IOB_E99_1;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W118_1;
	pin N7 = IOB_W127_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E126_1;
	pin N15 = IOB_E126_0;
	pin N16 = IOB_E151_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W53_0;
	pin P6 = IOB_W53_1;
	pin P7 = IOB_W127_1;
	pin P8 = IOB_W136_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = IOB_W50_0;
	pin R7 = VCCO3;
	pin R8 = IOB_W136_1;
	pin R9 = IOB_W56_1;
	pin R10 = VCCAUX;
	pin R11 = VCCAUX;
	pin R12 = IOB_E59_1;
	pin R13 = IOB_E59_0;
	pin R14 = VCCBATT;
	pin R15 = VCCO1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W50_1;
	pin T8 = IOB_W56_0;
	pin T9 = VCCO3;
	pin T10 = IOB_W68_0;
	pin T11 = IOB_W68_1;
	pin T12 = IOB_E55_1;
	pin T13 = IOB_E55_0;
	pin T14 = IOB_S41_1;
	pin T15 = IOB_E37_1;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W16_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W55_0;
	pin U9 = IOB_W55_1;
	pin U10 = IOB_W25_0;
	pin U11 = VCCAUX;
	pin U12 = CMP_CS_B;
	pin U13 = IOB_S41_0;
	pin U14 = VCCO2;
	pin U15 = IOB_S46_3;
	pin U16 = DONE;
	pin U17 = VCCAUX;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W16_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S9_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S13_1;
	pin V10 = GND;
	pin V11 = IOB_W25_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S47_1;
	pin V14 = GND;
	pin V15 = IOB_S46_2;
	pin V16 = GND;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W23_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = IOB_S9_0;
	pin W9 = IOB_S13_3;
	pin W10 = IOB_S13_0;
	pin W11 = IOB_S28_3;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S47_0;
	pin W14 = IOB_S44_1;
	pin W15 = IOB_S46_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S55_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E56_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E56_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W23_0;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S13_2;
	pin Y9 = IOB_S10_1;
	pin Y10 = IOB_S28_2;
	pin Y11 = IOB_S27_3;
	pin Y12 = IOB_S14_0;
	pin Y13 = IOB_S14_3;
	pin Y14 = IOB_S44_0;
	pin Y15 = IOB_S52_3;
	pin Y16 = IOB_S46_0;
	pin Y17 = IOB_S54_3;
	pin Y18 = IOB_S55_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E48_1;
	pin Y22 = IOB_E48_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S2_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S9_3;
	pin AA9 = GND;
	pin AA10 = IOB_S27_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S28_1;
	pin AA13 = GND;
	pin AA14 = IOB_S44_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S54_1;
	pin AA17 = GND;
	pin AA18 = IOB_S55_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E68_1;
	pin AA22 = IOB_E68_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_2;
	pin AB6 = IOB_S2_0;
	pin AB7 = IOB_S2_2;
	pin AB8 = IOB_S9_2;
	pin AB9 = IOB_S10_0;
	pin AB10 = IOB_S27_0;
	pin AB11 = IOB_S27_2;
	pin AB12 = IOB_S28_0;
	pin AB13 = IOB_S14_2;
	pin AB14 = IOB_S44_2;
	pin AB15 = IOB_S52_2;
	pin AB16 = IOB_S54_0;
	pin AB17 = IOB_S54_2;
	pin AB18 = IOB_S55_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100t-fgg484
bond BOND29 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N4_0;
	pin A4 = IOB_N5_2;
	pin A5 = IOB_N7_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = GT123_CLKP0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N46_0;
	pin A18 = IOB_N54_2;
	pin A19 = IOB_N54_0;
	pin A20 = IOB_N55_2;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W190_0;
	pin B2 = IOB_N2_1;
	pin B3 = IOB_N4_1;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = GT123_CLKN0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N54_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N55_3;
	pin B21 = IOB_E166_1;
	pin B22 = IOB_E166_0;
	pin C1 = IOB_W190_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N5_3;
	pin C5 = IOB_N7_3;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N46_1;
	pin C18 = IOB_N55_0;
	pin C19 = IOB_N54_1;
	pin C20 = IOB_E148_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E148_0;
	pin D1 = IOB_W136_0;
	pin D2 = IOB_W136_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N2_3;
	pin D5 = IOB_N2_2;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = GND;
	pin D17 = IOB_N55_1;
	pin D18 = IOB_N52_1;
	pin D19 = IOB_N52_0;
	pin D20 = TMS;
	pin D21 = IOB_E126_1;
	pin D22 = IOB_E126_0;
	pin E1 = IOB_W122_0;
	pin E2 = GND;
	pin E3 = IOB_W122_1;
	pin E4 = IOB_W139_0;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N4_2;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = GT123_AVCC;
	pin E11 = GND;
	pin E12 = GT123_CLKP1;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N28_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E119_1;
	pin E21 = GND;
	pin E22 = IOB_E119_0;
	pin F1 = IOB_W120_0;
	pin F2 = IOB_W120_1;
	pin F3 = IOB_W139_1;
	pin F4 = VCCO3;
	pin F5 = IOB_W188_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_1;
	pin F8 = IOB_N5_0;
	pin F9 = IOB_N26_2;
	pin F10 = IOB_N27_2;
	pin F11 = VCCAUX;
	pin F12 = GT123_CLKN1;
	pin F13 = GND;
	pin F14 = IOB_N28_3;
	pin F15 = IOB_N28_2;
	pin F16 = IOB_N28_0;
	pin F17 = IOB_N47_2;
	pin F18 = IOB_E189_1;
	pin F19 = IOB_E189_0;
	pin F20 = IOB_E124_0;
	pin F21 = IOB_E120_1;
	pin F22 = IOB_E120_0;
	pin G1 = IOB_W119_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W119_1;
	pin G4 = IOB_W133_0;
	pin G5 = GND;
	pin G6 = IOB_W188_0;
	pin G7 = IOB_W184_0;
	pin G8 = IOB_N26_3;
	pin G9 = IOB_N27_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N27_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N29_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N46_2;
	pin G16 = IOB_N47_3;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E124_1;
	pin G20 = IOB_E116_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E116_0;
	pin H1 = IOB_W117_0;
	pin H2 = IOB_W117_1;
	pin H3 = IOB_W118_0;
	pin H4 = IOB_W133_1;
	pin H5 = IOB_W124_0;
	pin H6 = IOB_W184_1;
	pin H7 = GND;
	pin H8 = IOB_W186_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N26_1;
	pin H11 = IOB_N26_0;
	pin H12 = IOB_N27_1;
	pin H13 = IOB_N29_3;
	pin H14 = IOB_N46_3;
	pin H15 = VCCAUX;
	pin H16 = IOB_E167_1;
	pin H17 = IOB_E167_0;
	pin H18 = IOB_E122_1;
	pin H19 = IOB_E122_0;
	pin H20 = IOB_E118_0;
	pin H21 = IOB_E102_1;
	pin H22 = IOB_E102_0;
	pin J1 = IOB_W103_0;
	pin J2 = GND;
	pin J3 = IOB_W103_1;
	pin J4 = IOB_W118_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W124_1;
	pin J7 = IOB_W186_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E151_1;
	pin J17 = IOB_E151_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E118_1;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W102_0;
	pin K2 = IOB_W102_1;
	pin K3 = IOB_W101_0;
	pin K4 = IOB_W101_1;
	pin K5 = IOB_W116_0;
	pin K6 = IOB_W116_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_0;
	pin K17 = IOB_E103_1;
	pin K18 = IOB_E117_0;
	pin K19 = IOB_E117_1;
	pin K20 = IOB_E101_1;
	pin K21 = IOB_E98_1;
	pin K22 = IOB_E98_0;
	pin L1 = IOB_W94_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W94_1;
	pin L4 = IOB_W99_0;
	pin L5 = GND;
	pin L6 = IOB_W100_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E145_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E103_0;
	pin L18 = GND;
	pin L19 = IOB_E101_0;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W93_0;
	pin M2 = IOB_W93_1;
	pin M3 = IOB_W99_1;
	pin M4 = IOB_W98_0;
	pin M5 = IOB_W98_1;
	pin M6 = IOB_W100_1;
	pin M7 = IOB_W68_1;
	pin M8 = IOB_W68_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E53_1;
	pin M18 = IOB_E53_0;
	pin M19 = IOB_E99_0;
	pin M20 = IOB_E99_1;
	pin M21 = IOB_E93_1;
	pin M22 = IOB_E93_0;
	pin N1 = IOB_W90_0;
	pin N2 = GND;
	pin N3 = IOB_W90_1;
	pin N4 = IOB_W95_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W53_1;
	pin N7 = IOB_W53_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E59_0;
	pin N16 = IOB_E55_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E95_0;
	pin N20 = IOB_E90_1;
	pin N21 = GND;
	pin N22 = IOB_E90_0;
	pin P1 = IOB_W87_0;
	pin P2 = IOB_W87_1;
	pin P3 = IOB_W95_1;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W56_1;
	pin P7 = IOB_W56_0;
	pin P8 = IOB_W2_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = IOB_E55_0;
	pin P17 = IOB_E30_1;
	pin P18 = IOB_E30_0;
	pin P19 = IOB_E68_1;
	pin P20 = IOB_E95_1;
	pin P21 = IOB_E87_1;
	pin P22 = IOB_E87_0;
	pin R1 = IOB_W84_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W84_1;
	pin R4 = IOB_W59_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W2_1;
	pin R8 = IOB_S5_2;
	pin R9 = IOB_S5_3;
	pin R10 = VCCAUX;
	pin R11 = IOB_S41_1;
	pin R12 = VCCAUX;
	pin R13 = IOB_S47_1;
	pin R14 = VCCINT;
	pin R15 = IOB_E32_1;
	pin R16 = IOB_E32_0;
	pin R17 = IOB_E27_1;
	pin R18 = GND;
	pin R19 = IOB_E68_0;
	pin R20 = IOB_E84_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E84_0;
	pin T1 = IOB_W81_0;
	pin T2 = IOB_W81_1;
	pin T3 = IOB_W59_1;
	pin T4 = IOB_W55_0;
	pin T5 = IOB_W16_0;
	pin T6 = IOB_W16_1;
	pin T7 = IOB_S2_1;
	pin T8 = IOB_S7_3;
	pin T9 = VCCO2;
	pin T10 = IOB_S12_1;
	pin T11 = IOB_S41_0;
	pin T12 = IOB_S28_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S47_0;
	pin T15 = IOB_S29_1;
	pin T16 = VCCBATT;
	pin T17 = IOB_E27_0;
	pin T18 = IOB_E25_0;
	pin T19 = IOB_E25_1;
	pin T20 = IOB_E56_0;
	pin T21 = IOB_E81_1;
	pin T22 = IOB_E81_0;
	pin U1 = IOB_W78_0;
	pin U2 = GND;
	pin U3 = IOB_W78_1;
	pin U4 = IOB_W55_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_0;
	pin U7 = GND;
	pin U8 = IOB_S7_2;
	pin U9 = IOB_S9_1;
	pin U10 = IOB_S12_0;
	pin U11 = VCCAUX;
	pin U12 = IOB_S28_2;
	pin U13 = IOB_S44_0;
	pin U14 = IOB_S44_1;
	pin U15 = IOB_S29_0;
	pin U16 = IOB_S54_1;
	pin U17 = VFS;
	pin U18 = VCCO1;
	pin U19 = IOB_E56_1;
	pin U20 = IOB_E78_1;
	pin U21 = GND;
	pin U22 = IOB_E78_0;
	pin V1 = IOB_W75_0;
	pin V2 = IOB_W75_1;
	pin V3 = IOB_W18_0;
	pin V4 = GND;
	pin V5 = IOB_W18_1;
	pin V6 = VCCAUX;
	pin V7 = IOB_S7_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S9_0;
	pin V10 = GND;
	pin V11 = IOB_S14_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S47_3;
	pin V14 = GND;
	pin V15 = IOB_S54_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S55_1;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E22_1;
	pin V20 = IOB_E22_0;
	pin V21 = IOB_E75_1;
	pin V22 = IOB_E75_0;
	pin W1 = IOB_W72_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W72_1;
	pin W4 = IOB_W5_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S5_1;
	pin W7 = GND;
	pin W8 = IOB_S7_0;
	pin W9 = IOB_S10_1;
	pin W10 = IOB_S13_1;
	pin W11 = IOB_S14_0;
	pin W12 = IOB_S26_1;
	pin W13 = IOB_S47_2;
	pin W14 = IOB_S42_1;
	pin W15 = IOB_S49_0;
	pin W16 = GND;
	pin W17 = IOB_S52_3;
	pin W18 = IOB_S55_0;
	pin W19 = GND;
	pin W20 = IOB_E72_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E72_0;
	pin Y1 = IOB_W69_0;
	pin Y2 = IOB_W69_1;
	pin Y3 = IOB_W5_0;
	pin Y4 = IOB_S1_3;
	pin Y5 = IOB_S4_1;
	pin Y6 = IOB_S5_0;
	pin Y7 = IOB_S10_3;
	pin Y8 = IOB_S10_0;
	pin Y9 = IOB_S13_3;
	pin Y10 = IOB_S13_0;
	pin Y11 = IOB_S27_1;
	pin Y12 = IOB_S26_0;
	pin Y13 = IOB_S28_1;
	pin Y14 = IOB_S42_0;
	pin Y15 = IOB_S41_3;
	pin Y16 = IOB_S49_1;
	pin Y17 = IOB_S44_3;
	pin Y18 = IOB_S52_2;
	pin Y19 = IOB_S46_3;
	pin Y20 = IOB_S55_3;
	pin Y21 = IOB_E69_1;
	pin Y22 = IOB_E69_0;
	pin AA1 = IOB_W23_0;
	pin AA2 = IOB_W23_1;
	pin AA3 = IOB_S1_2;
	pin AA4 = IOB_S2_3;
	pin AA5 = GND;
	pin AA6 = IOB_S9_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S12_3;
	pin AA9 = GND;
	pin AA10 = IOB_S14_3;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S27_3;
	pin AA13 = GND;
	pin AA14 = IOB_S52_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S42_3;
	pin AA17 = GND;
	pin AA18 = IOB_S46_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S54_3;
	pin AA21 = IOB_S55_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_2;
	pin AB5 = IOB_S4_0;
	pin AB6 = IOB_S9_2;
	pin AB7 = IOB_S10_2;
	pin AB8 = IOB_S12_2;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S14_2;
	pin AB11 = IOB_S27_0;
	pin AB12 = IOB_S27_2;
	pin AB13 = IOB_S28_0;
	pin AB14 = IOB_S52_0;
	pin AB15 = IOB_S41_2;
	pin AB16 = IOB_S42_2;
	pin AB17 = IOB_S44_2;
	pin AB18 = IOB_S46_0;
	pin AB19 = IOB_S46_2;
	pin AB20 = IOB_S54_2;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100t-fgg676
bond BOND30 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N9_2;
	pin A3 = IOB_N9_3;
	pin A4 = IOB_N13_0;
	pin A5 = IOB_N14_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = IOB_N28_2;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N28_0;
	pin A15 = GND;
	pin A16 = GT123_CLKN1;
	pin A17 = GND;
	pin A18 = GT123_TXN0;
	pin A19 = GT123_VTTX;
	pin A20 = GT123_TXN1;
	pin A21 = GND;
	pin A22 = IOB_N54_2;
	pin A23 = IOB_N55_2;
	pin A24 = TCK;
	pin A25 = IOB_E188_0;
	pin A26 = GND;
	pin B1 = IOB_W167_0;
	pin B2 = IOB_W167_1;
	pin B3 = IOB_N4_2;
	pin B4 = IOB_N13_1;
	pin B5 = IOB_N14_1;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GND;
	pin B10 = GT101_CLKP0;
	pin B11 = GT101_AVCCPLL0;
	pin B12 = IOB_N28_3;
	pin B13 = VCCO0;
	pin B14 = IOB_N28_1;
	pin B15 = GT123_AVCCPLL1;
	pin B16 = GT123_CLKP1;
	pin B17 = GND;
	pin B18 = GT123_TXP0;
	pin B19 = GND;
	pin B20 = GT123_TXP1;
	pin B21 = IOB_N51_2;
	pin B22 = IOB_N54_3;
	pin B23 = IOB_N55_3;
	pin B24 = IOB_E188_1;
	pin B25 = IOB_E165_1;
	pin B26 = IOB_E165_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_N4_3;
	pin C4 = VCCO0;
	pin C5 = IOB_N10_2;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GT101_AVCCPLL1;
	pin C13 = IOB_N27_1;
	pin C14 = GT123_AVCCPLL0;
	pin C15 = GT123_CLKN0;
	pin C16 = GT123_AVCC;
	pin C17 = GT123_RXN0;
	pin C18 = GND;
	pin C19 = GT123_RXN1;
	pin C20 = GND;
	pin C21 = IOB_N51_3;
	pin C22 = VCCO0;
	pin C23 = TDI;
	pin C24 = IOB_E184_0;
	pin C25 = IOB_E166_1;
	pin C26 = IOB_E166_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = IOB_N10_3;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GND;
	pin D13 = IOB_N27_2;
	pin D14 = GND;
	pin D15 = GT123_CLKP0;
	pin D16 = GND;
	pin D17 = GT123_RXP0;
	pin D18 = GT123_VTRX;
	pin D19 = GT123_RXP1;
	pin D20 = VCCAUX;
	pin D21 = IOB_N55_1;
	pin D22 = IOB_N55_0;
	pin D23 = IOB_E184_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W186_0;
	pin E4 = IOB_W186_1;
	pin E5 = IOB_N7_2;
	pin E6 = IOB_N7_3;
	pin E7 = GND;
	pin E8 = IOB_N9_0;
	pin E9 = GT101_RREF;
	pin E10 = IOB_N14_2;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = NC;
	pin E13 = IOB_N27_3;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = IOB_N46_2;
	pin E17 = VCCAUX;
	pin E18 = IOB_N47_2;
	pin E19 = GND;
	pin E20 = IOB_N49_2;
	pin E21 = VCCO0;
	pin E22 = GND;
	pin E23 = IOB_E180_1;
	pin E24 = IOB_E180_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_N4_0;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N2_1;
	pin F8 = VCCO0;
	pin F9 = IOB_N9_1;
	pin F10 = IOB_N14_3;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = VCCO0;
	pin F14 = NC;
	pin F15 = IOB_N46_0;
	pin F16 = IOB_N46_3;
	pin F17 = IOB_N47_0;
	pin F18 = IOB_N47_3;
	pin F19 = IOB_N54_0;
	pin F20 = IOB_N49_3;
	pin F21 = TMS;
	pin F22 = IOB_E182_1;
	pin F23 = IOB_E162_1;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W181_0;
	pin G4 = IOB_W181_1;
	pin G5 = VCCAUX;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N2_2;
	pin G9 = IOB_N7_0;
	pin G10 = IOB_N13_2;
	pin G11 = IOB_N26_2;
	pin G12 = NC;
	pin G13 = IOB_N26_0;
	pin G14 = GND;
	pin G15 = IOB_N46_1;
	pin G16 = IOB_N47_1;
	pin G17 = IOB_N49_0;
	pin G18 = VCCO0;
	pin G19 = IOB_N54_1;
	pin G20 = IOB_E189_0;
	pin G21 = TDO;
	pin G22 = VCCO5;
	pin G23 = IOB_E182_0;
	pin G24 = IOB_E162_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W190_0;
	pin H6 = IOB_W190_1;
	pin H7 = IOB_N1_3;
	pin H8 = IOB_N2_3;
	pin H9 = IOB_N7_1;
	pin H10 = IOB_N13_3;
	pin H11 = VCCO0;
	pin H12 = IOB_N26_1;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N41_2;
	pin H16 = VCCO0;
	pin H17 = IOB_N49_1;
	pin H18 = IOB_N52_1;
	pin H19 = IOB_N52_0;
	pin H20 = IOB_E189_1;
	pin H21 = IOB_E183_1;
	pin H22 = IOB_E183_0;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W165_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W182_0;
	pin J8 = GND;
	pin J9 = IOB_W182_1;
	pin J10 = VCCAUX;
	pin J11 = IOB_N26_3;
	pin J12 = IOB_N29_2;
	pin J13 = NC;
	pin J14 = VCCO0;
	pin J15 = IOB_N41_3;
	pin J16 = IOB_N44_1;
	pin J17 = IOB_N44_0;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E181_1;
	pin J21 = VCCO5;
	pin J22 = IOB_E181_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W165_1;
	pin K6 = IOB_W188_0;
	pin K7 = IOB_W188_1;
	pin K8 = IOB_W184_0;
	pin K9 = IOB_W184_1;
	pin K10 = IOB_W180_0;
	pin K11 = VCCINT;
	pin K12 = IOB_N29_3;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = VCCAUX;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E186_1;
	pin K19 = IOB_E186_0;
	pin K20 = IOB_E167_0;
	pin K21 = IOB_E164_1;
	pin K22 = IOB_E164_0;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W163_0;
	pin L4 = IOB_W163_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W166_0;
	pin L7 = IOB_W166_1;
	pin L8 = IOB_W162_0;
	pin L9 = IOB_W162_1;
	pin L10 = IOB_W180_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = VCCAUX;
	pin L19 = IOB_E167_1;
	pin L20 = IOB_E127_1;
	pin L21 = IOB_E127_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W132_1;
	pin M5 = GND;
	pin M6 = IOB_W164_0;
	pin M7 = VCCO4;
	pin M8 = IOB_W164_1;
	pin M9 = IOB_W127_0;
	pin M10 = IOB_W127_1;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCAUX;
	pin M18 = IOB_E163_1;
	pin M19 = IOB_E163_0;
	pin M20 = VCCO5;
	pin M21 = IOB_E132_1;
	pin M22 = GND;
	pin M23 = IOB_E132_0;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W132_0;
	pin N4 = IOB_W122_0;
	pin N5 = IOB_W122_1;
	pin N6 = IOB_W116_1;
	pin N7 = IOB_W118_0;
	pin N8 = IOB_W118_1;
	pin N9 = IOB_W124_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = IOB_E126_1;
	pin N18 = IOB_E126_0;
	pin N19 = IOB_E122_1;
	pin N20 = IOB_E122_0;
	pin N21 = IOB_E120_1;
	pin N22 = IOB_E120_0;
	pin N23 = IOB_E118_1;
	pin N24 = IOB_E118_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W116_0;
	pin P7 = GND;
	pin P8 = IOB_W120_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W124_1;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E119_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E119_0;
	pin P20 = GND;
	pin P21 = IOB_E116_1;
	pin P22 = IOB_E116_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E102_1;
	pin P25 = GND;
	pin P26 = IOB_E102_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W119_0;
	pin R4 = IOB_W119_1;
	pin R5 = IOB_W117_0;
	pin R6 = IOB_W98_0;
	pin R7 = IOB_W98_1;
	pin R8 = IOB_W100_1;
	pin R9 = IOB_W120_1;
	pin R10 = IOB_W102_1;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = IOB_E117_1;
	pin R19 = IOB_E117_0;
	pin R20 = IOB_E103_1;
	pin R21 = IOB_E103_0;
	pin R22 = VCCAUX;
	pin R23 = IOB_E101_1;
	pin R24 = IOB_E101_0;
	pin R25 = IOB_E98_1;
	pin R26 = IOB_E98_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W101_0;
	pin T5 = GND;
	pin T6 = IOB_W68_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W100_0;
	pin T9 = IOB_W102_0;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = IOB_E41_1;
	pin T20 = IOB_E41_0;
	pin T21 = GND;
	pin T22 = IOB_E100_1;
	pin T23 = IOB_E100_0;
	pin T24 = IOB_E93_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E93_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W23_0;
	pin U4 = IOB_W23_1;
	pin U5 = IOB_W101_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W68_1;
	pin U8 = IOB_W41_0;
	pin U9 = IOB_W41_1;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = VCCAUX;
	pin U13 = NC;
	pin U14 = VCCAUX;
	pin U15 = IOB_S42_3;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCAUX;
	pin U19 = IOB_E37_1;
	pin U20 = IOB_E37_0;
	pin U21 = IOB_E68_1;
	pin U22 = IOB_E68_0;
	pin U23 = IOB_E99_1;
	pin U24 = IOB_E99_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W39_1;
	pin V6 = IOB_W21_0;
	pin V7 = IOB_W21_1;
	pin V8 = GND;
	pin V9 = VCCAUX;
	pin V10 = IOB_S12_0;
	pin V11 = IOB_S12_1;
	pin V12 = NC;
	pin V13 = NC;
	pin V14 = NC;
	pin V15 = NC;
	pin V16 = IOB_S42_2;
	pin V17 = VCCAUX;
	pin V18 = IOB_S47_1;
	pin V19 = RFUSE;
	pin V20 = IOB_E34_1;
	pin V21 = IOB_E34_0;
	pin V22 = VCCBATT;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W39_0;
	pin W6 = VCCO3;
	pin W7 = IOB_S4_0;
	pin W8 = IOB_S4_1;
	pin W9 = IOB_S9_0;
	pin W10 = IOB_S9_1;
	pin W11 = VCCO2;
	pin W12 = NC;
	pin W13 = VCCAUX;
	pin W14 = IOB_S26_1;
	pin W15 = VCCO2;
	pin W16 = IOB_S41_3;
	pin W17 = IOB_S46_1;
	pin W18 = IOB_S46_0;
	pin W19 = IOB_S47_0;
	pin W20 = IOB_S54_1;
	pin W21 = VCCO1;
	pin W22 = VFS;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E87_1;
	pin W26 = IOB_E87_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W16_0;
	pin Y6 = IOB_W16_1;
	pin Y7 = GND;
	pin Y8 = VCCO2;
	pin Y9 = IOB_S7_1;
	pin Y10 = GND;
	pin Y11 = IOB_S14_3;
	pin Y12 = IOB_S26_3;
	pin Y13 = IOB_S26_0;
	pin Y14 = GND;
	pin Y15 = NC;
	pin Y16 = IOB_S41_2;
	pin Y17 = IOB_S44_1;
	pin Y18 = VCCO2;
	pin Y19 = CMP_CS_B;
	pin Y20 = IOB_S54_0;
	pin Y21 = IOB_S55_1;
	pin Y22 = SUSPEND;
	pin Y23 = GND;
	pin Y24 = IOB_E72_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E72_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W5_0;
	pin AA4 = IOB_W5_1;
	pin AA5 = VCCAUX;
	pin AA6 = IOB_S2_0;
	pin AA7 = IOB_S2_1;
	pin AA8 = IOB_S7_0;
	pin AA9 = IOB_S10_3;
	pin AA10 = IOB_S10_1;
	pin AA11 = IOB_S14_2;
	pin AA12 = IOB_S26_2;
	pin AA13 = NC;
	pin AA14 = VCCO2;
	pin AA15 = IOB_S29_1;
	pin AA16 = NC;
	pin AA17 = IOB_S44_0;
	pin AA18 = IOB_S41_1;
	pin AA19 = IOB_S42_1;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S44_3;
	pin AA22 = IOB_S55_0;
	pin AA23 = IOB_E39_1;
	pin AA24 = IOB_E39_0;
	pin AA25 = IOB_E84_1;
	pin AA26 = IOB_E84_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W18_1;
	pin AB5 = IOB_W2_1;
	pin AB6 = VCCO2;
	pin AB7 = IOB_S5_3;
	pin AB8 = VCCAUX;
	pin AB9 = IOB_S10_2;
	pin AB10 = GT245_RREF;
	pin AB11 = IOB_S10_0;
	pin AB12 = GT245_AVTTRCAL;
	pin AB13 = NC;
	pin AB14 = IOB_S28_1;
	pin AB15 = IOB_S29_0;
	pin AB16 = GND;
	pin AB17 = IOB_S41_0;
	pin AB18 = VCCAUX;
	pin AB19 = IOB_S42_0;
	pin AB20 = GND;
	pin AB21 = IOB_S44_2;
	pin AB22 = IOB_S52_3;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W18_0;
	pin AC4 = IOB_W2_0;
	pin AC5 = IOB_S4_3;
	pin AC6 = IOB_S5_2;
	pin AC7 = VCCAUX;
	pin AC8 = GT245_RXP0;
	pin AC9 = GT245_VTRX;
	pin AC10 = GT245_RXP1;
	pin AC11 = GND;
	pin AC12 = GT245_CLKP1;
	pin AC13 = GND;
	pin AC14 = IOB_S28_0;
	pin AC15 = GND;
	pin AC16 = GT267_CLKP0;
	pin AC17 = GND;
	pin AC18 = GT267_RXP0;
	pin AC19 = GT267_VTRX;
	pin AC20 = GT267_RXP1;
	pin AC21 = VCCAUX;
	pin AC22 = IOB_S52_2;
	pin AC23 = IOB_E22_1;
	pin AC24 = IOB_E22_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_S2_3;
	pin AD5 = IOB_S4_2;
	pin AD6 = IOB_S9_3;
	pin AD7 = GND;
	pin AD8 = GT245_RXN0;
	pin AD9 = GND;
	pin AD10 = GT245_RXN1;
	pin AD11 = GT245_AVCC;
	pin AD12 = GT245_CLKN1;
	pin AD13 = GT245_AVCCPLL1;
	pin AD14 = IOB_S27_1;
	pin AD15 = GT267_AVCCPLL0;
	pin AD16 = GT267_CLKN0;
	pin AD17 = GT267_AVCC;
	pin AD18 = GT267_RXN0;
	pin AD19 = GND;
	pin AD20 = GT267_RXN1;
	pin AD21 = GND;
	pin AD22 = IOB_S46_3;
	pin AD23 = IOB_S54_3;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_S1_3;
	pin AE4 = VCCO2;
	pin AE5 = IOB_S7_3;
	pin AE6 = GND;
	pin AE7 = GT245_TXP0;
	pin AE8 = GND;
	pin AE9 = GT245_TXP1;
	pin AE10 = GND;
	pin AE11 = GT245_CLKP0;
	pin AE12 = GT245_AVCCPLL0;
	pin AE13 = IOB_S27_3;
	pin AE14 = VCCO2;
	pin AE15 = IOB_S28_3;
	pin AE16 = GT267_AVCCPLL1;
	pin AE17 = GT267_CLKP1;
	pin AE18 = GND;
	pin AE19 = GT267_TXP0;
	pin AE20 = GND;
	pin AE21 = GT267_TXP1;
	pin AE22 = GND;
	pin AE23 = VCCO2;
	pin AE24 = IOB_S55_3;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = PROG_B;
	pin AF3 = IOB_S1_2;
	pin AF4 = IOB_S2_2;
	pin AF5 = IOB_S7_2;
	pin AF6 = IOB_S9_2;
	pin AF7 = GT245_TXN0;
	pin AF8 = GT245_VTTX;
	pin AF9 = GT245_TXN1;
	pin AF10 = GND;
	pin AF11 = GT245_CLKN0;
	pin AF12 = GND;
	pin AF13 = IOB_S27_2;
	pin AF14 = IOB_S27_0;
	pin AF15 = IOB_S28_2;
	pin AF16 = GND;
	pin AF17 = GT267_CLKN1;
	pin AF18 = GND;
	pin AF19 = GT267_TXN0;
	pin AF20 = GT267_VTTX;
	pin AF21 = GT267_TXN1;
	pin AF22 = IOB_S46_2;
	pin AF23 = IOB_S54_2;
	pin AF24 = IOB_S55_2;
	pin AF25 = DONE;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100t-fgg900
bond BOND31 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_W183_0;
	pin A3 = IOB_W180_0;
	pin A4 = IOB_W184_0;
	pin A5 = IOB_W188_0;
	pin A6 = IOB_N7_2;
	pin A7 = IOB_N10_2;
	pin A8 = GND;
	pin A9 = GT101_TXN0;
	pin A10 = GT101_VTTX;
	pin A11 = GT101_TXN1;
	pin A12 = GND;
	pin A13 = GT101_CLKN0;
	pin A14 = GND;
	pin A15 = IOB_N27_0;
	pin A16 = IOB_N28_2;
	pin A17 = IOB_N29_2;
	pin A18 = GND;
	pin A19 = GT123_CLKN1;
	pin A20 = GND;
	pin A21 = GT123_TXN0;
	pin A22 = GT123_VTTX;
	pin A23 = GT123_TXN1;
	pin A24 = GND;
	pin A25 = IOB_N54_2;
	pin A26 = IOB_E186_0;
	pin A27 = IOB_E183_0;
	pin A28 = IOB_E188_1;
	pin A29 = IOB_E188_0;
	pin A30 = GND;
	pin B1 = IOB_W162_0;
	pin B2 = IOB_W183_1;
	pin B3 = IOB_W180_1;
	pin B4 = VCCO4;
	pin B5 = IOB_W188_1;
	pin B6 = IOB_N7_3;
	pin B7 = IOB_N10_3;
	pin B8 = GND;
	pin B9 = GT101_TXP0;
	pin B10 = GND;
	pin B11 = GT101_TXP1;
	pin B12 = GND;
	pin B13 = GT101_CLKP0;
	pin B14 = GT101_AVCCPLL0;
	pin B15 = IOB_N27_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N29_3;
	pin B18 = GT123_AVCCPLL1;
	pin B19 = GT123_CLKP1;
	pin B20 = GND;
	pin B21 = GT123_TXP0;
	pin B22 = GND;
	pin B23 = GT123_TXP1;
	pin B24 = GND;
	pin B25 = IOB_N54_3;
	pin B26 = GND;
	pin B27 = IOB_E183_1;
	pin B28 = VCCO5;
	pin B29 = IOB_E184_1;
	pin B30 = IOB_E184_0;
	pin C1 = IOB_W162_1;
	pin C2 = VCCO4;
	pin C3 = GND;
	pin C4 = IOB_W184_1;
	pin C5 = IOB_W182_0;
	pin C6 = IOB_N4_2;
	pin C7 = VCCO0;
	pin C8 = NC;
	pin C9 = GND;
	pin C10 = GT101_RXN0;
	pin C11 = GND;
	pin C12 = GT101_RXN1;
	pin C13 = GT101_AVCC;
	pin C14 = GT101_CLKN1;
	pin C15 = GT101_AVCCPLL1;
	pin C16 = IOB_N28_3;
	pin C17 = GT123_AVCCPLL0;
	pin C18 = GT123_CLKN0;
	pin C19 = GT123_AVCC;
	pin C20 = GT123_RXN0;
	pin C21 = GND;
	pin C22 = GT123_RXN1;
	pin C23 = GND;
	pin C24 = IOB_N54_0;
	pin C25 = VCCO0;
	pin C26 = IOB_E186_1;
	pin C27 = IOB_E167_0;
	pin C28 = GND;
	pin C29 = IOB_E180_1;
	pin C30 = IOB_E180_0;
	pin D1 = IOB_W167_0;
	pin D2 = IOB_W167_1;
	pin D3 = IOB_W166_0;
	pin D4 = IOB_W166_1;
	pin D5 = IOB_W182_1;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N5_2;
	pin D8 = NC;
	pin D9 = VCCAUX;
	pin D10 = GT101_RXP0;
	pin D11 = GT101_VTRX;
	pin D12 = GT101_RXP1;
	pin D13 = GND;
	pin D14 = GT101_CLKP1;
	pin D15 = GND;
	pin D16 = IOB_N28_0;
	pin D17 = GND;
	pin D18 = GT123_CLKP0;
	pin D19 = GND;
	pin D20 = GT123_RXP0;
	pin D21 = GT123_VTRX;
	pin D22 = GT123_RXP1;
	pin D23 = VCCAUX;
	pin D24 = IOB_N54_1;
	pin D25 = IOB_N55_0;
	pin D26 = IOB_E181_0;
	pin D27 = IOB_E167_1;
	pin D28 = IOB_E166_1;
	pin D29 = VCCO5;
	pin D30 = IOB_E166_0;
	pin E1 = IOB_W165_0;
	pin E2 = GND;
	pin E3 = IOB_W165_1;
	pin E4 = IOB_W164_0;
	pin E5 = IOB_W164_1;
	pin E6 = IOB_N2_2;
	pin E7 = IOB_N5_3;
	pin E8 = IOB_N9_2;
	pin E9 = NC;
	pin E10 = GND;
	pin E11 = NC;
	pin E12 = GT101_RREF;
	pin E13 = NC;
	pin E14 = GT101_AVTTRCAL;
	pin E15 = IOB_N26_0;
	pin E16 = IOB_N28_1;
	pin E17 = NC;
	pin E18 = GND;
	pin E19 = IOB_N46_2;
	pin E20 = GND;
	pin E21 = NC;
	pin E22 = GND;
	pin E23 = IOB_N51_0;
	pin E24 = IOB_N52_0;
	pin E25 = IOB_N55_1;
	pin E26 = IOB_E181_1;
	pin E27 = IOB_E165_1;
	pin E28 = IOB_E165_0;
	pin E29 = IOB_E164_1;
	pin E30 = IOB_E164_0;
	pin F1 = IOB_W163_0;
	pin F2 = IOB_W163_1;
	pin F3 = IOB_W181_0;
	pin F4 = IOB_W181_1;
	pin F5 = GND;
	pin F6 = IOB_N2_3;
	pin F7 = GND;
	pin F8 = IOB_N9_3;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = IOB_N26_1;
	pin F16 = VCCO0;
	pin F17 = NC;
	pin F18 = IOB_N42_0;
	pin F19 = IOB_N46_3;
	pin F20 = IOB_N49_2;
	pin F21 = NC;
	pin F22 = NC;
	pin F23 = IOB_N51_1;
	pin F24 = IOB_N52_1;
	pin F25 = IOB_E189_0;
	pin F26 = IOB_E182_1;
	pin F27 = IOB_E182_0;
	pin F28 = IOB_E157_1;
	pin F29 = GND;
	pin F30 = IOB_E157_0;
	pin G1 = IOB_W158_0;
	pin G2 = VCCO4;
	pin G3 = IOB_W158_1;
	pin G4 = IOB_W186_0;
	pin G5 = IOB_W186_1;
	pin G6 = VCCAUX;
	pin G7 = IOB_N4_0;
	pin G8 = VCCO0;
	pin G9 = IOB_N1_2;
	pin G10 = NC;
	pin G11 = IOB_N13_2;
	pin G12 = NC;
	pin G13 = VCCO0;
	pin G14 = NC;
	pin G15 = IOB_N27_2;
	pin G16 = IOB_N42_2;
	pin G17 = IOB_N41_0;
	pin G18 = IOB_N42_1;
	pin G19 = IOB_N47_2;
	pin G20 = IOB_N49_3;
	pin G21 = IOB_N52_2;
	pin G22 = NC;
	pin G23 = VCCO0;
	pin G24 = GND;
	pin G25 = IOB_E189_1;
	pin G26 = VCCO5;
	pin G27 = IOB_E158_1;
	pin G28 = IOB_E158_0;
	pin G29 = IOB_E151_1;
	pin G30 = IOB_E151_0;
	pin H1 = IOB_W157_0;
	pin H2 = IOB_W157_1;
	pin H3 = IOB_W148_0;
	pin H4 = IOB_W148_1;
	pin H5 = VCCO4;
	pin H6 = IOB_W190_0;
	pin H7 = IOB_N4_1;
	pin H8 = IOB_N2_0;
	pin H9 = IOB_N1_3;
	pin H10 = VCCO0;
	pin H11 = IOB_N13_3;
	pin H12 = IOB_N12_2;
	pin H13 = IOB_N12_0;
	pin H14 = IOB_N26_2;
	pin H15 = IOB_N27_3;
	pin H16 = IOB_N42_3;
	pin H17 = IOB_N41_1;
	pin H18 = IOB_N47_0;
	pin H19 = IOB_N47_3;
	pin H20 = VCCO0;
	pin H21 = IOB_N52_3;
	pin H22 = IOB_N55_2;
	pin H23 = TCK;
	pin H24 = VCCAUX;
	pin H25 = TDO;
	pin H26 = IOB_E163_1;
	pin H27 = IOB_E163_0;
	pin H28 = IOB_E148_1;
	pin H29 = VCCO5;
	pin H30 = IOB_E148_0;
	pin J1 = IOB_W151_0;
	pin J2 = GND;
	pin J3 = IOB_W151_1;
	pin J4 = IOB_W154_0;
	pin J5 = IOB_W154_1;
	pin J6 = IOB_W190_1;
	pin J7 = VCCAUX;
	pin J8 = IOB_N2_1;
	pin J9 = VCCAUX;
	pin J10 = IOB_N7_0;
	pin J11 = GND;
	pin J12 = IOB_N12_3;
	pin J13 = IOB_N12_1;
	pin J14 = IOB_N26_3;
	pin J15 = VCCAUX;
	pin J16 = GND;
	pin J17 = VCCO0;
	pin J18 = IOB_N47_1;
	pin J19 = IOB_N44_0;
	pin J20 = IOB_N49_0;
	pin J21 = GND;
	pin J22 = IOB_N55_3;
	pin J23 = VCCAUX;
	pin J24 = TDI;
	pin J25 = VCCO5;
	pin J26 = GND;
	pin J27 = IOB_E159_1;
	pin J28 = IOB_E159_0;
	pin J29 = IOB_E154_1;
	pin J30 = IOB_E154_0;
	pin K1 = IOB_W139_0;
	pin K2 = IOB_W139_1;
	pin K3 = IOB_W159_0;
	pin K4 = IOB_W159_1;
	pin K5 = GND;
	pin K6 = VCCO4;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = IOB_N7_1;
	pin K11 = IOB_N9_0;
	pin K12 = IOB_N10_0;
	pin K13 = VCCO0;
	pin K14 = IOB_N14_2;
	pin K15 = IOB_N14_0;
	pin K16 = GND;
	pin K17 = IOB_N41_2;
	pin K18 = GND;
	pin K19 = IOB_N44_1;
	pin K20 = IOB_N49_1;
	pin K21 = IOB_N51_2;
	pin K22 = GND;
	pin K23 = GND;
	pin K24 = VCCO5;
	pin K25 = TMS;
	pin K26 = IOB_E162_1;
	pin K27 = IOB_E162_0;
	pin K28 = IOB_E139_1;
	pin K29 = GND;
	pin K30 = IOB_E139_0;
	pin L1 = IOB_W136_0;
	pin L2 = VCCO4;
	pin L3 = IOB_W136_1;
	pin L4 = IOB_W142_0;
	pin L5 = IOB_W142_1;
	pin L6 = IOB_W132_0;
	pin L7 = IOB_W132_1;
	pin L8 = GND;
	pin L9 = VCCO0;
	pin L10 = IOB_N5_0;
	pin L11 = IOB_N9_1;
	pin L12 = IOB_N10_1;
	pin L13 = IOB_N13_0;
	pin L14 = IOB_N14_3;
	pin L15 = VCCO0;
	pin L16 = GND;
	pin L17 = IOB_N41_3;
	pin L18 = IOB_N44_2;
	pin L19 = IOB_N46_0;
	pin L20 = NC;
	pin L21 = IOB_N51_3;
	pin L22 = VCCAUX;
	pin L23 = GND;
	pin L24 = IOB_E127_1;
	pin L25 = IOB_E127_0;
	pin L26 = VCCO5;
	pin L27 = IOB_E145_1;
	pin L28 = IOB_E145_0;
	pin L29 = IOB_E142_1;
	pin L30 = IOB_E142_0;
	pin M1 = IOB_W133_0;
	pin M2 = IOB_W133_1;
	pin M3 = IOB_W145_0;
	pin M4 = IOB_W145_1;
	pin M5 = VCCO4;
	pin M6 = IOB_W127_0;
	pin M7 = IOB_W127_1;
	pin M8 = VCCO3;
	pin M9 = GND;
	pin M10 = IOB_N5_1;
	pin M11 = VCCAUX;
	pin M12 = GND;
	pin M13 = IOB_N13_1;
	pin M14 = VCCAUX;
	pin M15 = IOB_N14_1;
	pin M16 = GND;
	pin M17 = VCCO0;
	pin M18 = IOB_N44_3;
	pin M19 = IOB_N46_1;
	pin M20 = NC;
	pin M21 = VCCO0;
	pin M22 = GND;
	pin M23 = IOB_E126_1;
	pin M24 = IOB_E126_0;
	pin M25 = VCCAUX;
	pin M26 = IOB_E136_1;
	pin M27 = IOB_E136_0;
	pin M28 = IOB_E133_1;
	pin M29 = VCCO5;
	pin M30 = IOB_E133_0;
	pin N1 = IOB_W124_0;
	pin N2 = GND;
	pin N3 = IOB_W124_1;
	pin N4 = IOB_W120_0;
	pin N5 = IOB_W120_1;
	pin N6 = VCCAUX;
	pin N7 = IOB_W68_0;
	pin N8 = IOB_W68_1;
	pin N9 = IOB_W56_0;
	pin N10 = IOB_W56_1;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = GND;
	pin N23 = VCCO1;
	pin N24 = IOB_E132_1;
	pin N25 = IOB_E132_0;
	pin N26 = GND;
	pin N27 = IOB_E122_1;
	pin N28 = IOB_E122_0;
	pin N29 = IOB_E124_1;
	pin N30 = IOB_E124_0;
	pin P1 = IOB_W122_0;
	pin P2 = IOB_W122_1;
	pin P3 = IOB_W119_0;
	pin P4 = IOB_W119_1;
	pin P5 = GND;
	pin P6 = IOB_W126_0;
	pin P7 = IOB_W126_1;
	pin P8 = GND;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCCO1;
	pin P22 = IOB_E64_1;
	pin P23 = IOB_E64_0;
	pin P24 = IOB_E59_1;
	pin P25 = IOB_E59_0;
	pin P26 = IOB_E119_1;
	pin P27 = IOB_E119_0;
	pin P28 = IOB_E120_1;
	pin P29 = GND;
	pin P30 = IOB_E120_0;
	pin R1 = IOB_W118_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W118_1;
	pin R4 = IOB_W117_0;
	pin R5 = IOB_W117_1;
	pin R6 = IOB_W61_0;
	pin R7 = IOB_W61_1;
	pin R8 = VCCO3;
	pin R9 = GND;
	pin R10 = VCCAUX;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = IOB_E67_1;
	pin R22 = IOB_E67_0;
	pin R23 = VCCO1;
	pin R24 = IOB_E55_1;
	pin R25 = IOB_E55_0;
	pin R26 = VCCO1;
	pin R27 = IOB_E117_1;
	pin R28 = IOB_E117_0;
	pin R29 = IOB_E118_1;
	pin R30 = IOB_E118_0;
	pin T1 = IOB_W116_0;
	pin T2 = IOB_W116_1;
	pin T3 = IOB_W103_0;
	pin T4 = IOB_W103_1;
	pin T5 = VCCO3;
	pin T6 = IOB_W16_0;
	pin T7 = IOB_W16_1;
	pin T8 = IOB_W34_0;
	pin T9 = IOB_W34_1;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = VCCAUX;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = IOB_E50_1;
	pin T25 = IOB_E50_0;
	pin T26 = IOB_E116_1;
	pin T27 = IOB_E116_0;
	pin T28 = IOB_E103_1;
	pin T29 = VCCO1;
	pin T30 = IOB_E103_0;
	pin U1 = IOB_W102_0;
	pin U2 = GND;
	pin U3 = IOB_W102_1;
	pin U4 = IOB_W101_0;
	pin U5 = IOB_W101_1;
	pin U6 = IOB_W66_0;
	pin U7 = IOB_W66_1;
	pin U8 = VCCO3;
	pin U9 = GND;
	pin U10 = VCCAUX;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCO1;
	pin U24 = IOB_E46_1;
	pin U25 = IOB_E46_0;
	pin U26 = GND;
	pin U27 = IOB_E101_1;
	pin U28 = IOB_E101_0;
	pin U29 = IOB_E102_1;
	pin U30 = IOB_E102_0;
	pin V1 = IOB_W100_0;
	pin V2 = IOB_W100_1;
	pin V3 = IOB_W99_0;
	pin V4 = IOB_W99_1;
	pin V5 = GND;
	pin V6 = VCCAUX;
	pin V7 = IOB_W48_0;
	pin V8 = IOB_W48_1;
	pin V9 = IOB_W53_0;
	pin V10 = IOB_W53_1;
	pin V11 = VCCINT;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCINT;
	pin V21 = VCCAUX;
	pin V22 = GND;
	pin V23 = IOB_E41_1;
	pin V24 = IOB_E41_0;
	pin V25 = VCCAUX;
	pin V26 = IOB_E99_1;
	pin V27 = IOB_E99_0;
	pin V28 = IOB_E100_1;
	pin V29 = GND;
	pin V30 = IOB_E100_0;
	pin W1 = IOB_W93_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W93_1;
	pin W4 = IOB_W98_0;
	pin W5 = IOB_W98_1;
	pin W6 = IOB_W30_0;
	pin W7 = IOB_W30_1;
	pin W8 = GND;
	pin W9 = IOB_W25_0;
	pin W10 = IOB_W25_1;
	pin W11 = IOB_W11_1;
	pin W12 = NC;
	pin W13 = VCCAUX;
	pin W14 = IOB_S7_1;
	pin W15 = VCCAUX;
	pin W16 = GND;
	pin W17 = VCCAUX;
	pin W18 = GND;
	pin W19 = NC;
	pin W20 = IOB_S42_1;
	pin W21 = IOB_E37_1;
	pin W22 = IOB_E37_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E68_1;
	pin W25 = IOB_E68_0;
	pin W26 = VCCO1;
	pin W27 = IOB_E98_1;
	pin W28 = IOB_E98_0;
	pin W29 = IOB_E94_1;
	pin W30 = IOB_E94_0;
	pin Y1 = IOB_W87_0;
	pin Y2 = IOB_W87_1;
	pin Y3 = IOB_W84_0;
	pin Y4 = IOB_W84_1;
	pin Y5 = VCCO3;
	pin Y6 = IOB_W39_0;
	pin Y7 = IOB_W39_1;
	pin Y8 = IOB_W7_0;
	pin Y9 = IOB_W7_1;
	pin Y10 = VCCO3;
	pin Y11 = IOB_W11_0;
	pin Y12 = NC;
	pin Y13 = IOB_S7_0;
	pin Y14 = IOB_S14_1;
	pin Y15 = IOB_S12_1;
	pin Y16 = IOB_S9_1;
	pin Y17 = IOB_S26_3;
	pin Y18 = VCCAUX;
	pin Y19 = NC;
	pin Y20 = IOB_S42_0;
	pin Y21 = IOB_S49_1;
	pin Y22 = IOB_E32_1;
	pin Y23 = IOB_E32_0;
	pin Y24 = IOB_E27_1;
	pin Y25 = IOB_E27_0;
	pin Y26 = IOB_E84_1;
	pin Y27 = IOB_E84_0;
	pin Y28 = IOB_E93_1;
	pin Y29 = VCCO1;
	pin Y30 = IOB_E93_0;
	pin AA1 = IOB_W94_0;
	pin AA2 = GND;
	pin AA3 = IOB_W94_1;
	pin AA4 = IOB_W90_0;
	pin AA5 = IOB_W90_1;
	pin AA6 = IOB_W18_0;
	pin AA7 = IOB_W18_1;
	pin AA8 = VCCO3;
	pin AA9 = IOB_W2_0;
	pin AA10 = IOB_W2_1;
	pin AA11 = NC;
	pin AA12 = VCCO2;
	pin AA13 = GND;
	pin AA14 = IOB_S14_0;
	pin AA15 = IOB_S12_0;
	pin AA16 = VCCO2;
	pin AA17 = IOB_S26_2;
	pin AA18 = IOB_S44_1;
	pin AA19 = IOB_S41_1;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S49_0;
	pin AA22 = IOB_S52_1;
	pin AA23 = VCCO1;
	pin AA24 = IOB_E22_1;
	pin AA25 = IOB_E22_0;
	pin AA26 = GND;
	pin AA27 = IOB_E87_1;
	pin AA28 = IOB_E87_0;
	pin AA29 = IOB_E90_1;
	pin AA30 = IOB_E90_0;
	pin AB1 = IOB_W95_0;
	pin AB2 = IOB_W95_1;
	pin AB3 = IOB_W75_0;
	pin AB4 = IOB_W75_1;
	pin AB5 = GND;
	pin AB6 = IOB_W27_0;
	pin AB7 = IOB_W27_1;
	pin AB8 = PROG_B;
	pin AB9 = NC;
	pin AB10 = NC;
	pin AB11 = NC;
	pin AB12 = NC;
	pin AB13 = IOB_S10_1;
	pin AB14 = NC;
	pin AB15 = GND;
	pin AB16 = IOB_S9_0;
	pin AB17 = NC;
	pin AB18 = IOB_S44_0;
	pin AB19 = IOB_S41_0;
	pin AB20 = IOB_S47_1;
	pin AB21 = IOB_S51_1;
	pin AB22 = GND;
	pin AB23 = IOB_S54_1;
	pin AB24 = VCCAUX;
	pin AB25 = SUSPEND;
	pin AB26 = VCCBATT;
	pin AB27 = RFUSE;
	pin AB28 = IOB_E95_1;
	pin AB29 = GND;
	pin AB30 = IOB_E95_0;
	pin AC1 = IOB_W81_0;
	pin AC2 = VCCO3;
	pin AC3 = IOB_W81_1;
	pin AC4 = IOB_W69_0;
	pin AC5 = IOB_W69_1;
	pin AC6 = IOB_W21_1;
	pin AC7 = VCCAUX;
	pin AC8 = GND;
	pin AC9 = IOB_S4_3;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S7_3;
	pin AC12 = NC;
	pin AC13 = IOB_S10_0;
	pin AC14 = NC;
	pin AC15 = IOB_S13_1;
	pin AC16 = IOB_S28_3;
	pin AC17 = GND;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S46_1;
	pin AC20 = IOB_S47_0;
	pin AC21 = IOB_S51_0;
	pin AC22 = IOB_S52_0;
	pin AC23 = IOB_S54_0;
	pin AC24 = IOB_S55_1;
	pin AC25 = CMP_CS_B;
	pin AC26 = VCCO1;
	pin AC27 = IOB_E78_1;
	pin AC28 = IOB_E78_0;
	pin AC29 = IOB_E75_1;
	pin AC30 = IOB_E75_0;
	pin AD1 = IOB_W78_0;
	pin AD2 = IOB_W78_1;
	pin AD3 = IOB_W72_0;
	pin AD4 = IOB_W72_1;
	pin AD5 = VCCO3;
	pin AD6 = IOB_W21_0;
	pin AD7 = IOB_W5_1;
	pin AD8 = IOB_S2_3;
	pin AD9 = IOB_S4_2;
	pin AD10 = NC;
	pin AD11 = IOB_S7_2;
	pin AD12 = IOB_S12_3;
	pin AD13 = VCCO2;
	pin AD14 = IOB_S14_3;
	pin AD15 = IOB_S13_0;
	pin AD16 = IOB_S28_2;
	pin AD17 = NC;
	pin AD18 = NC;
	pin AD19 = IOB_S46_0;
	pin AD20 = IOB_S42_3;
	pin AD21 = VCCO2;
	pin AD22 = IOB_S49_3;
	pin AD23 = VCCO2;
	pin AD24 = IOB_S55_0;
	pin AD25 = DONE;
	pin AD26 = IOB_E39_1;
	pin AD27 = IOB_E39_0;
	pin AD28 = IOB_E81_1;
	pin AD29 = VCCO1;
	pin AD30 = IOB_E81_0;
	pin AE1 = IOB_W67_0;
	pin AE2 = GND;
	pin AE3 = IOB_W67_1;
	pin AE4 = IOB_W43_1;
	pin AE5 = IOB_W14_1;
	pin AE6 = IOB_W9_1;
	pin AE7 = IOB_W5_0;
	pin AE8 = IOB_S2_2;
	pin AE9 = IOB_S5_3;
	pin AE10 = NC;
	pin AE11 = IOB_S9_3;
	pin AE12 = IOB_S12_2;
	pin AE13 = IOB_S10_3;
	pin AE14 = IOB_S14_2;
	pin AE15 = IOB_S13_3;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S29_1;
	pin AE18 = NC;
	pin AE19 = IOB_S41_3;
	pin AE20 = IOB_S42_2;
	pin AE21 = IOB_S44_3;
	pin AE22 = IOB_S49_2;
	pin AE23 = IOB_S51_3;
	pin AE24 = IOB_S52_3;
	pin AE25 = IOB_E30_1;
	pin AE26 = IOB_E30_0;
	pin AE27 = IOB_E69_1;
	pin AE28 = IOB_E69_0;
	pin AE29 = IOB_E72_1;
	pin AE30 = IOB_E72_0;
	pin AF1 = IOB_W64_1;
	pin AF2 = IOB_W59_1;
	pin AF3 = IOB_W46_1;
	pin AF4 = IOB_W43_0;
	pin AF5 = GND;
	pin AF6 = IOB_W9_0;
	pin AF7 = IOB_S5_1;
	pin AF8 = VCCO2;
	pin AF9 = IOB_S5_2;
	pin AF10 = GND;
	pin AF11 = IOB_S9_2;
	pin AF12 = GT245_RREF;
	pin AF13 = IOB_S10_2;
	pin AF14 = GT245_AVTTRCAL;
	pin AF15 = IOB_S13_2;
	pin AF16 = IOB_S28_1;
	pin AF17 = IOB_S29_0;
	pin AF18 = GND;
	pin AF19 = IOB_S41_2;
	pin AF20 = GND;
	pin AF21 = IOB_S44_2;
	pin AF22 = GND;
	pin AF23 = IOB_S51_2;
	pin AF24 = IOB_S52_2;
	pin AF25 = IOB_S47_3;
	pin AF26 = GND;
	pin AF27 = VFS;
	pin AF28 = IOB_E66_1;
	pin AF29 = GND;
	pin AF30 = IOB_E66_0;
	pin AG1 = IOB_W64_0;
	pin AG2 = VCCO3;
	pin AG3 = IOB_W46_0;
	pin AG4 = IOB_W55_1;
	pin AG5 = IOB_W14_0;
	pin AG6 = IOB_S2_1;
	pin AG7 = IOB_S5_0;
	pin AG8 = NC;
	pin AG9 = VCCAUX;
	pin AG10 = GT245_RXP0;
	pin AG11 = GT245_VTRX;
	pin AG12 = GT245_RXP1;
	pin AG13 = GND;
	pin AG14 = GT245_CLKP1;
	pin AG15 = GND;
	pin AG16 = IOB_S28_0;
	pin AG17 = GND;
	pin AG18 = GT267_CLKP0;
	pin AG19 = GND;
	pin AG20 = GT267_RXP0;
	pin AG21 = GT267_VTRX;
	pin AG22 = GT267_RXP1;
	pin AG23 = VCCAUX;
	pin AG24 = IOB_S46_3;
	pin AG25 = IOB_S47_2;
	pin AG26 = IOB_E25_1;
	pin AG27 = IOB_E43_1;
	pin AG28 = IOB_E43_0;
	pin AG29 = IOB_E61_1;
	pin AG30 = IOB_E61_0;
	pin AH1 = IOB_W50_1;
	pin AH2 = IOB_W59_0;
	pin AH3 = IOB_W37_1;
	pin AH4 = IOB_W55_0;
	pin AH5 = IOB_W23_1;
	pin AH6 = IOB_S2_0;
	pin AH7 = IOB_S4_1;
	pin AH8 = NC;
	pin AH9 = GND;
	pin AH10 = GT245_RXN0;
	pin AH11 = GND;
	pin AH12 = GT245_RXN1;
	pin AH13 = GT245_AVCC;
	pin AH14 = GT245_CLKN1;
	pin AH15 = GT245_AVCCPLL1;
	pin AH16 = IOB_S27_3;
	pin AH17 = GT267_AVCCPLL0;
	pin AH18 = GT267_CLKN0;
	pin AH19 = GT267_AVCC;
	pin AH20 = GT267_RXN0;
	pin AH21 = GND;
	pin AH22 = GT267_RXN1;
	pin AH23 = GND;
	pin AH24 = IOB_S46_2;
	pin AH25 = VCCO2;
	pin AH26 = IOB_E25_0;
	pin AH27 = IOB_E34_1;
	pin AH28 = GND;
	pin AH29 = VCCO1;
	pin AH30 = IOB_E56_1;
	pin AJ1 = IOB_W50_0;
	pin AJ2 = IOB_W41_1;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_W32_1;
	pin AJ5 = GND;
	pin AJ6 = IOB_S1_3;
	pin AJ7 = VCCO2;
	pin AJ8 = GND;
	pin AJ9 = GT245_TXP0;
	pin AJ10 = GND;
	pin AJ11 = GT245_TXP1;
	pin AJ12 = GND;
	pin AJ13 = GT245_CLKP0;
	pin AJ14 = GT245_AVCCPLL0;
	pin AJ15 = IOB_S26_1;
	pin AJ16 = VCCO2;
	pin AJ17 = IOB_S27_1;
	pin AJ18 = GT267_AVCCPLL1;
	pin AJ19 = GT267_CLKP1;
	pin AJ20 = GND;
	pin AJ21 = GT267_TXP0;
	pin AJ22 = GND;
	pin AJ23 = GT267_TXP1;
	pin AJ24 = GND;
	pin AJ25 = IOB_S54_3;
	pin AJ26 = IOB_S55_3;
	pin AJ27 = VCCO1;
	pin AJ28 = IOB_E48_1;
	pin AJ29 = IOB_E53_1;
	pin AJ30 = IOB_E56_0;
	pin AK1 = GND;
	pin AK2 = IOB_W41_0;
	pin AK3 = IOB_W37_0;
	pin AK4 = IOB_W32_0;
	pin AK5 = IOB_W23_0;
	pin AK6 = IOB_S1_2;
	pin AK7 = IOB_S4_0;
	pin AK8 = GND;
	pin AK9 = GT245_TXN0;
	pin AK10 = GT245_VTTX;
	pin AK11 = GT245_TXN1;
	pin AK12 = GND;
	pin AK13 = GT245_CLKN0;
	pin AK14 = GND;
	pin AK15 = IOB_S26_0;
	pin AK16 = IOB_S27_2;
	pin AK17 = IOB_S27_0;
	pin AK18 = GND;
	pin AK19 = GT267_CLKN1;
	pin AK20 = GND;
	pin AK21 = GT267_TXN0;
	pin AK22 = GT267_VTTX;
	pin AK23 = GT267_TXN1;
	pin AK24 = GND;
	pin AK25 = IOB_S54_2;
	pin AK26 = IOB_S55_2;
	pin AK27 = IOB_E34_0;
	pin AK28 = IOB_E48_0;
	pin AK29 = IOB_E53_0;
	pin AK30 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100-csg484 xc6slx100l-csg484
bond BOND32 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_0;
	pin A3 = IOB_W190_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_2;
	pin A9 = IOB_N7_2;
	pin A10 = IOB_N27_2;
	pin A11 = IOB_N27_0;
	pin A12 = IOB_N28_2;
	pin A13 = IOB_N44_0;
	pin A14 = IOB_N46_0;
	pin A15 = IOB_N52_0;
	pin A16 = IOB_N54_2;
	pin A17 = IOB_N54_0;
	pin A18 = IOB_N55_0;
	pin A19 = IOB_E158_1;
	pin A20 = IOB_E158_0;
	pin A21 = IOB_E162_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_3;
	pin B9 = GND;
	pin B10 = IOB_N27_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N28_3;
	pin B13 = GND;
	pin B14 = IOB_N46_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N54_3;
	pin B17 = GND;
	pin B18 = IOB_N55_1;
	pin B19 = VCCO1;
	pin B20 = IOB_E162_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W186_1;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N5_0;
	pin C9 = IOB_N7_3;
	pin C10 = IOB_N26_0;
	pin C11 = IOB_N27_1;
	pin C12 = IOB_N28_0;
	pin C13 = IOB_N44_1;
	pin C14 = IOB_N42_0;
	pin C15 = IOB_N52_1;
	pin C16 = IOB_N55_2;
	pin C17 = IOB_N54_1;
	pin C18 = IOB_E164_1;
	pin C19 = IOB_E164_0;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W186_0;
	pin D4 = GND;
	pin D5 = IOB_W188_0;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N26_2;
	pin D9 = IOB_N26_3;
	pin D10 = IOB_N26_1;
	pin D11 = IOB_N28_1;
	pin D12 = IOB_N44_2;
	pin D13 = IOB_N44_3;
	pin D14 = TCK;
	pin D15 = IOB_N42_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N55_3;
	pin D18 = GND;
	pin D19 = IOB_E165_1;
	pin D20 = IOB_E165_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W139_1;
	pin E5 = IOB_W167_0;
	pin E6 = IOB_W188_1;
	pin E7 = GND;
	pin E8 = IOB_N12_0;
	pin E9 = VCCO0;
	pin E10 = IOB_N29_2;
	pin E11 = GND;
	pin E12 = IOB_N46_2;
	pin E13 = VCCO0;
	pin E14 = TDO;
	pin E15 = GND;
	pin E16 = TMS;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W139_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W167_1;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_W184_1;
	pin F9 = IOB_N12_1;
	pin F10 = IOB_N29_3;
	pin F11 = VCCAUX;
	pin F12 = IOB_N46_3;
	pin F13 = IOB_E167_1;
	pin F14 = IOB_E167_0;
	pin F15 = IOB_E189_1;
	pin F16 = IOB_E189_0;
	pin F17 = IOB_E159_1;
	pin F18 = IOB_E159_0;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W166_0;
	pin G5 = GND;
	pin G6 = IOB_W166_1;
	pin G7 = IOB_W165_0;
	pin G8 = IOB_W165_1;
	pin G9 = IOB_N13_2;
	pin G10 = VCCO0;
	pin G11 = IOB_N47_2;
	pin G12 = VCCAUX;
	pin G13 = IOB_E151_0;
	pin G14 = VCCO1;
	pin G15 = IOB_E166_1;
	pin G16 = IOB_E166_0;
	pin G17 = IOB_E163_1;
	pin G18 = GND;
	pin G19 = IOB_E163_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W124_0;
	pin H4 = IOB_W124_1;
	pin H5 = IOB_W127_0;
	pin H6 = IOB_W127_1;
	pin H7 = GND;
	pin H8 = IOB_W133_1;
	pin H9 = VCCAUX;
	pin H10 = IOB_N13_3;
	pin H11 = IOB_N47_3;
	pin H12 = IOB_E151_1;
	pin H13 = IOB_E145_1;
	pin H14 = IOB_E145_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E148_0;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W120_1;
	pin J7 = IOB_W133_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E148_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = GND;
	pin J21 = IOB_E100_1;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W118_0;
	pin K6 = IOB_W118_1;
	pin K7 = IOB_W136_0;
	pin K8 = IOB_W136_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E126_0;
	pin K17 = IOB_E99_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W68_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E126_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_1;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W68_1;
	pin M7 = IOB_W56_0;
	pin M8 = IOB_W56_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E59_0;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W55_0;
	pin N7 = IOB_W55_1;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E55_1;
	pin N16 = IOB_E55_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W50_0;
	pin P6 = IOB_W50_1;
	pin P7 = IOB_W53_0;
	pin P8 = IOB_W53_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W25_0;
	pin R8 = IOB_W43_0;
	pin R9 = IOB_W43_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S13_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S26_3;
	pin R14 = VCCINT;
	pin R15 = IOB_E37_1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W23_0;
	pin T8 = IOB_W25_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S12_3;
	pin T11 = IOB_S13_2;
	pin T12 = IOB_S26_1;
	pin T13 = VCCO2;
	pin T14 = IOB_S41_1;
	pin T15 = CMP_CS_B;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W41_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W23_1;
	pin U9 = IOB_S12_1;
	pin U10 = IOB_S12_2;
	pin U11 = VCCAUX;
	pin U12 = IOB_S26_0;
	pin U13 = IOB_S26_2;
	pin U14 = IOB_S41_0;
	pin U15 = IOB_S46_3;
	pin U16 = DONE;
	pin U17 = VCCBATT;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W41_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S9_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S12_0;
	pin V10 = GND;
	pin V11 = IOB_S13_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S47_1;
	pin V14 = GND;
	pin V15 = IOB_S46_2;
	pin V16 = VCCO2;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W16_1;
	pin W5 = VCCO3;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = IOB_S9_0;
	pin W9 = IOB_S10_3;
	pin W10 = IOB_S13_0;
	pin W11 = IOB_S28_3;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S47_0;
	pin W14 = IOB_S44_1;
	pin W15 = IOB_S46_1;
	pin W16 = GND;
	pin W17 = IOB_S55_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E68_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E68_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W16_0;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S10_2;
	pin Y9 = IOB_S10_1;
	pin Y10 = IOB_S28_2;
	pin Y11 = IOB_S27_3;
	pin Y12 = IOB_S14_0;
	pin Y13 = IOB_S14_3;
	pin Y14 = IOB_S44_0;
	pin Y15 = IOB_S52_3;
	pin Y16 = IOB_S46_0;
	pin Y17 = IOB_S54_3;
	pin Y18 = IOB_S55_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E56_1;
	pin Y22 = IOB_E56_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S2_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S9_3;
	pin AA9 = GND;
	pin AA10 = IOB_S27_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S28_1;
	pin AA13 = GND;
	pin AA14 = IOB_S44_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S54_1;
	pin AA17 = GND;
	pin AA18 = IOB_S55_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E48_1;
	pin AA22 = IOB_E48_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_2;
	pin AB6 = IOB_S2_0;
	pin AB7 = IOB_S2_2;
	pin AB8 = IOB_S9_2;
	pin AB9 = IOB_S10_0;
	pin AB10 = IOB_S27_0;
	pin AB11 = IOB_S27_2;
	pin AB12 = IOB_S28_0;
	pin AB13 = IOB_S14_2;
	pin AB14 = IOB_S44_2;
	pin AB15 = IOB_S52_2;
	pin AB16 = IOB_S54_0;
	pin AB17 = IOB_S54_2;
	pin AB18 = IOB_S55_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100-fgg484 xa6slx100-fgg484 xc6slx100l-fgg484
bond BOND33 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_2;
	pin A9 = IOB_N7_2;
	pin A10 = IOB_N27_2;
	pin A11 = IOB_N27_0;
	pin A12 = IOB_N28_0;
	pin A13 = IOB_N29_2;
	pin A14 = IOB_N46_0;
	pin A15 = IOB_N47_2;
	pin A16 = IOB_N54_2;
	pin A17 = IOB_N54_0;
	pin A18 = IOB_N55_2;
	pin A19 = TDO;
	pin A20 = IOB_E148_1;
	pin A21 = IOB_E148_0;
	pin A22 = GND;
	pin B1 = IOB_W139_0;
	pin B2 = IOB_W139_1;
	pin B3 = IOB_W190_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_3;
	pin B9 = GND;
	pin B10 = IOB_N27_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N28_1;
	pin B13 = GND;
	pin B14 = IOB_N46_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N54_3;
	pin B17 = GND;
	pin B18 = IOB_N55_3;
	pin B19 = VCCO0;
	pin B20 = IOB_E189_0;
	pin B21 = IOB_E151_1;
	pin B22 = IOB_E151_0;
	pin C1 = IOB_W122_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W122_1;
	pin C4 = IOB_W186_0;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N5_0;
	pin C9 = IOB_N7_3;
	pin C10 = IOB_N26_0;
	pin C11 = IOB_N27_1;
	pin C12 = IOB_N28_2;
	pin C13 = IOB_N29_3;
	pin C14 = IOB_N46_2;
	pin C15 = IOB_N47_3;
	pin C16 = IOB_N52_0;
	pin C17 = IOB_N54_1;
	pin C18 = TMS;
	pin C19 = IOB_E189_1;
	pin C20 = IOB_E119_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E119_0;
	pin D1 = IOB_W120_0;
	pin D2 = IOB_W120_1;
	pin D3 = IOB_W186_1;
	pin D4 = GND;
	pin D5 = IOB_W133_1;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N26_3;
	pin D8 = IOB_N26_2;
	pin D9 = IOB_N5_1;
	pin D10 = IOB_N26_1;
	pin D11 = IOB_N28_3;
	pin D12 = IOB_N41_2;
	pin D13 = IOB_N42_2;
	pin D14 = IOB_N46_3;
	pin D15 = IOB_N52_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N55_0;
	pin D18 = GND;
	pin D19 = IOB_E124_1;
	pin D20 = IOB_E124_0;
	pin D21 = IOB_E120_1;
	pin D22 = IOB_E120_0;
	pin E1 = IOB_W119_0;
	pin E2 = GND;
	pin E3 = IOB_W119_1;
	pin E4 = IOB_W133_0;
	pin E5 = IOB_W188_1;
	pin E6 = IOB_W188_0;
	pin E7 = GND;
	pin E8 = IOB_N12_3;
	pin E9 = VCCO0;
	pin E10 = IOB_N13_1;
	pin E11 = GND;
	pin E12 = IOB_N41_3;
	pin E13 = VCCO0;
	pin E14 = IOB_N44_3;
	pin E15 = GND;
	pin E16 = IOB_N55_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E116_1;
	pin E21 = GND;
	pin E22 = IOB_E116_0;
	pin F1 = IOB_W117_0;
	pin F2 = IOB_W117_1;
	pin F3 = IOB_W118_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W124_0;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_N12_2;
	pin F9 = IOB_N12_0;
	pin F10 = IOB_N13_0;
	pin F11 = VCCAUX;
	pin F12 = IOB_N41_0;
	pin F13 = IOB_N42_3;
	pin F14 = IOB_N44_1;
	pin F15 = IOB_N44_2;
	pin F16 = IOB_E166_1;
	pin F17 = IOB_E166_0;
	pin F18 = IOB_E122_1;
	pin F19 = IOB_E122_0;
	pin F20 = IOB_E118_0;
	pin F21 = IOB_E102_1;
	pin F22 = IOB_E102_0;
	pin G1 = IOB_W103_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W103_1;
	pin G4 = IOB_W118_1;
	pin G5 = GND;
	pin G6 = IOB_W124_1;
	pin G7 = IOB_W184_1;
	pin G8 = IOB_N12_1;
	pin G9 = IOB_N13_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N14_3;
	pin G12 = VCCAUX;
	pin G13 = IOB_N42_0;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = IOB_E167_1;
	pin G17 = IOB_E167_0;
	pin G18 = GND;
	pin G19 = IOB_E118_1;
	pin G20 = IOB_E100_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E100_0;
	pin H1 = IOB_W102_0;
	pin H2 = IOB_W102_1;
	pin H3 = IOB_W101_0;
	pin H4 = IOB_W101_1;
	pin H5 = IOB_W116_0;
	pin H6 = IOB_W116_1;
	pin H7 = GND;
	pin H8 = IOB_W136_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N13_2;
	pin H11 = IOB_N14_2;
	pin H12 = IOB_N41_1;
	pin H13 = IOB_N42_1;
	pin H14 = IOB_N44_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E126_1;
	pin H17 = IOB_E126_0;
	pin H18 = IOB_E117_0;
	pin H19 = IOB_E117_1;
	pin H20 = IOB_E101_1;
	pin H21 = IOB_E98_1;
	pin H22 = IOB_E98_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W99_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W100_0;
	pin J7 = IOB_W136_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E145_0;
	pin J17 = IOB_E103_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E94_1;
	pin J21 = GND;
	pin J22 = IOB_E94_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W99_1;
	pin K4 = IOB_W98_0;
	pin K5 = IOB_W98_1;
	pin K6 = IOB_W100_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_1;
	pin K17 = IOB_E103_0;
	pin K18 = IOB_E53_0;
	pin K19 = IOB_E99_0;
	pin K20 = IOB_E99_1;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W95_0;
	pin L5 = GND;
	pin L6 = IOB_W56_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E59_0;
	pin L16 = VCCO1;
	pin L17 = IOB_E53_1;
	pin L18 = GND;
	pin L19 = IOB_E95_0;
	pin L20 = IOB_E90_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E90_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W95_1;
	pin M4 = IOB_W68_0;
	pin M5 = IOB_W68_1;
	pin M6 = IOB_W56_1;
	pin M7 = IOB_W53_1;
	pin M8 = IOB_W53_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E30_1;
	pin M18 = IOB_E30_0;
	pin M19 = IOB_E68_1;
	pin M20 = IOB_E95_1;
	pin M21 = IOB_E87_1;
	pin M22 = IOB_E87_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W59_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W25_1;
	pin N7 = IOB_W25_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = IOB_E27_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E68_0;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W59_1;
	pin P4 = IOB_W55_0;
	pin P5 = IOB_W18_0;
	pin P6 = IOB_W18_1;
	pin P7 = IOB_W16_0;
	pin P8 = IOB_W16_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = VFS;
	pin P17 = IOB_E27_1;
	pin P18 = IOB_E25_1;
	pin P19 = IOB_E56_1;
	pin P20 = IOB_E56_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W55_1;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_S5_0;
	pin R8 = IOB_S5_2;
	pin R9 = IOB_S5_3;
	pin R10 = VCCAUX;
	pin R11 = IOB_S26_1;
	pin R12 = VCCAUX;
	pin R13 = IOB_S29_0;
	pin R14 = VCCINT;
	pin R15 = IOB_S49_0;
	pin R16 = IOB_S49_1;
	pin R17 = VCCBATT;
	pin R18 = GND;
	pin R19 = IOB_E25_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W21_0;
	pin T4 = IOB_W21_1;
	pin T5 = IOB_S1_2;
	pin T6 = IOB_S1_3;
	pin T7 = IOB_S5_1;
	pin T8 = NC;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = IOB_S26_0;
	pin T12 = NC;
	pin T13 = VCCO2;
	pin T14 = IOB_S29_1;
	pin T15 = IOB_S51_2;
	pin T16 = IOB_S51_3;
	pin T17 = IOB_S54_0;
	pin T18 = IOB_S54_1;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W23_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_3;
	pin U7 = GND;
	pin U8 = NC;
	pin U9 = IOB_S9_1;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = NC;
	pin U13 = IOB_S47_0;
	pin U14 = IOB_S47_1;
	pin U15 = IOB_S46_3;
	pin U16 = IOB_S51_0;
	pin U17 = IOB_S51_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W23_0;
	pin V4 = GND;
	pin V5 = IOB_S2_2;
	pin V6 = VCCAUX;
	pin V7 = IOB_S12_0;
	pin V8 = VCCO2;
	pin V9 = IOB_S9_0;
	pin V10 = GND;
	pin V11 = IOB_S14_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S42_3;
	pin V14 = GND;
	pin V15 = IOB_S46_2;
	pin V16 = VCCO2;
	pin V17 = IOB_S47_3;
	pin V18 = IOB_S49_2;
	pin V19 = IOB_S49_3;
	pin V20 = IOB_E32_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W5_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_S4_1;
	pin W5 = VCCO2;
	pin W6 = NC;
	pin W7 = GND;
	pin W8 = IOB_S12_1;
	pin W9 = IOB_S10_3;
	pin W10 = IOB_S13_1;
	pin W11 = IOB_S14_0;
	pin W12 = IOB_S28_3;
	pin W13 = IOB_S42_2;
	pin W14 = IOB_S41_3;
	pin W15 = NC;
	pin W16 = GND;
	pin W17 = IOB_S47_2;
	pin W18 = IOB_S52_1;
	pin W19 = GND;
	pin W20 = IOB_E55_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E55_0;
	pin Y1 = IOB_W2_0;
	pin Y2 = IOB_W2_1;
	pin Y3 = IOB_S7_1;
	pin Y4 = IOB_S4_0;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = IOB_S10_1;
	pin Y8 = IOB_S10_2;
	pin Y9 = IOB_S13_3;
	pin Y10 = IOB_S13_0;
	pin Y11 = IOB_S27_1;
	pin Y12 = IOB_S28_2;
	pin Y13 = IOB_S28_1;
	pin Y14 = IOB_S41_2;
	pin Y15 = IOB_S41_1;
	pin Y16 = NC;
	pin Y17 = IOB_S44_3;
	pin Y18 = IOB_S52_0;
	pin Y19 = IOB_S52_3;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S55_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S2_1;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S7_3;
	pin AA5 = GND;
	pin AA6 = IOB_S9_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S12_3;
	pin AA9 = GND;
	pin AA10 = IOB_S14_3;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S27_3;
	pin AA13 = GND;
	pin AA14 = IOB_S44_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S42_1;
	pin AA17 = GND;
	pin AA18 = IOB_S46_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S54_3;
	pin AA21 = IOB_S55_1;
	pin AA22 = IOB_S55_2;
	pin AB1 = GND;
	pin AB2 = IOB_S2_0;
	pin AB3 = IOB_S7_0;
	pin AB4 = IOB_S7_2;
	pin AB5 = NC;
	pin AB6 = IOB_S9_2;
	pin AB7 = IOB_S10_0;
	pin AB8 = IOB_S12_2;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S14_2;
	pin AB11 = IOB_S27_0;
	pin AB12 = IOB_S27_2;
	pin AB13 = IOB_S28_0;
	pin AB14 = IOB_S44_0;
	pin AB15 = IOB_S41_0;
	pin AB16 = IOB_S42_0;
	pin AB17 = IOB_S44_2;
	pin AB18 = IOB_S46_0;
	pin AB19 = IOB_S52_2;
	pin AB20 = IOB_S54_2;
	pin AB21 = IOB_S55_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100-fgg676 xc6slx100l-fgg676
bond BOND34 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N2_2;
	pin A5 = IOB_N4_2;
	pin A6 = IOB_N5_2;
	pin A7 = IOB_N5_0;
	pin A8 = IOB_N10_2;
	pin A9 = IOB_N10_0;
	pin A10 = IOB_N13_2;
	pin A11 = IOB_N14_2;
	pin A12 = IOB_N14_0;
	pin A13 = IOB_N27_2;
	pin A14 = IOB_N27_0;
	pin A15 = IOB_N28_0;
	pin A16 = IOB_N29_2;
	pin A17 = IOB_N46_2;
	pin A18 = IOB_N52_0;
	pin A19 = IOB_N54_2;
	pin A20 = IOB_N54_0;
	pin A21 = IOB_N55_2;
	pin A22 = IOB_N55_0;
	pin A23 = IOB_E189_0;
	pin A24 = TDO;
	pin A25 = IOB_E166_0;
	pin A26 = GND;
	pin B1 = IOB_W186_0;
	pin B2 = IOB_W186_1;
	pin B3 = VCCO0;
	pin B4 = IOB_N2_3;
	pin B5 = GND;
	pin B6 = IOB_N5_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N10_3;
	pin B9 = GND;
	pin B10 = IOB_N13_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N14_1;
	pin B13 = GND;
	pin B14 = IOB_N27_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N29_3;
	pin B17 = GND;
	pin B18 = IOB_N52_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N54_1;
	pin B21 = GND;
	pin B22 = IOB_N55_1;
	pin B23 = IOB_E189_1;
	pin B24 = IOB_E166_1;
	pin B25 = IOB_E164_1;
	pin B26 = IOB_E164_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_W190_0;
	pin C4 = IOB_W190_1;
	pin C5 = IOB_N4_3;
	pin C6 = IOB_N7_2;
	pin C7 = IOB_N5_1;
	pin C8 = IOB_N9_2;
	pin C9 = IOB_N10_1;
	pin C10 = IOB_N12_0;
	pin C11 = IOB_N14_3;
	pin C12 = IOB_N26_2;
	pin C13 = IOB_N27_3;
	pin C14 = IOB_N28_2;
	pin C15 = IOB_N28_1;
	pin C16 = IOB_N42_2;
	pin C17 = IOB_N46_3;
	pin C18 = IOB_N47_2;
	pin C19 = IOB_N54_3;
	pin C20 = IOB_N49_0;
	pin C21 = IOB_N55_3;
	pin C22 = VCCO0;
	pin C23 = TMS;
	pin C24 = IOB_E186_0;
	pin C25 = IOB_E165_1;
	pin C26 = IOB_E165_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N7_3;
	pin D7 = IOB_N7_0;
	pin D8 = IOB_N9_3;
	pin D9 = VCCO0;
	pin D10 = IOB_N12_1;
	pin D11 = IOB_N13_1;
	pin D12 = IOB_N26_3;
	pin D13 = IOB_N26_0;
	pin D14 = IOB_N28_3;
	pin D15 = IOB_N41_0;
	pin D16 = IOB_N42_3;
	pin D17 = VCCO0;
	pin D18 = IOB_N47_3;
	pin D19 = IOB_N47_0;
	pin D20 = IOB_N51_0;
	pin D21 = IOB_N49_1;
	pin D22 = IOB_E184_0;
	pin D23 = IOB_E186_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W181_0;
	pin E4 = IOB_W181_1;
	pin E5 = IOB_W184_0;
	pin E6 = IOB_N2_1;
	pin E7 = GND;
	pin E8 = IOB_N7_1;
	pin E9 = IOB_N9_0;
	pin E10 = IOB_N12_3;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = IOB_N41_1;
	pin E15 = GND;
	pin E16 = IOB_N44_0;
	pin E17 = IOB_N44_2;
	pin E18 = IOB_N51_2;
	pin E19 = IOB_N47_1;
	pin E20 = IOB_N51_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E181_1;
	pin E24 = IOB_E181_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_W184_1;
	pin F6 = VCCAUX;
	pin F7 = IOB_N4_0;
	pin F8 = NC;
	pin F9 = IOB_N9_1;
	pin F10 = IOB_N12_2;
	pin F11 = IOB_N13_0;
	pin F12 = NC;
	pin F13 = IOB_N26_1;
	pin F14 = NC;
	pin F15 = IOB_N42_0;
	pin F16 = IOB_N44_1;
	pin F17 = IOB_N44_3;
	pin F18 = IOB_N51_3;
	pin F19 = GND;
	pin F20 = TDI;
	pin F21 = VCCAUX;
	pin F22 = IOB_E184_1;
	pin F23 = VCCO5;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W165_0;
	pin G4 = IOB_W165_1;
	pin G5 = IOB_W182_0;
	pin G6 = IOB_W182_1;
	pin G7 = IOB_W188_0;
	pin G8 = IOB_N4_1;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = NC;
	pin G14 = IOB_N41_2;
	pin G15 = VCCAUX;
	pin G16 = IOB_N42_1;
	pin G17 = IOB_N49_2;
	pin G18 = VCCO0;
	pin G19 = IOB_E167_0;
	pin G20 = IOB_E188_1;
	pin G21 = IOB_E188_0;
	pin G22 = IOB_E182_0;
	pin G23 = IOB_E180_1;
	pin G24 = IOB_E180_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W167_0;
	pin H6 = IOB_W167_1;
	pin H7 = IOB_W164_0;
	pin H8 = IOB_W188_1;
	pin H9 = NC;
	pin H10 = NC;
	pin H11 = GND;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = VCCO0;
	pin H15 = IOB_N46_0;
	pin H16 = IOB_N49_3;
	pin H17 = IOB_N52_2;
	pin H18 = IOB_E167_1;
	pin H19 = IOB_E127_1;
	pin H20 = IOB_E183_1;
	pin H21 = IOB_E183_0;
	pin H22 = IOB_E182_1;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W163_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W164_1;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = IOB_W180_1;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = IOB_N41_3;
	pin J15 = IOB_N46_1;
	pin J16 = NC;
	pin J17 = IOB_N52_3;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E127_0;
	pin J21 = VCCO5;
	pin J22 = IOB_E162_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W163_1;
	pin K6 = IOB_W162_0;
	pin K7 = IOB_W162_1;
	pin K8 = IOB_W132_1;
	pin K9 = IOB_W180_0;
	pin K10 = IOB_W166_1;
	pin K11 = VCCINT;
	pin K12 = NC;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E119_0;
	pin K19 = IOB_E126_0;
	pin K20 = IOB_E163_1;
	pin K21 = IOB_E163_0;
	pin K22 = IOB_E162_1;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W122_0;
	pin L4 = IOB_W122_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W127_0;
	pin L7 = IOB_W127_1;
	pin L8 = IOB_W132_0;
	pin L9 = IOB_W166_0;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E119_1;
	pin L18 = IOB_E117_0;
	pin L19 = IOB_E126_1;
	pin L20 = IOB_E132_1;
	pin L21 = IOB_E132_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W124_0;
	pin M5 = GND;
	pin M6 = IOB_W124_1;
	pin M7 = VCCO3;
	pin M8 = IOB_W120_0;
	pin M9 = IOB_W120_1;
	pin M10 = IOB_W118_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E103_1;
	pin M19 = IOB_E117_1;
	pin M20 = VCCO1;
	pin M21 = IOB_E99_0;
	pin M22 = GND;
	pin M23 = IOB_E120_1;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W119_0;
	pin N4 = IOB_W119_1;
	pin N5 = IOB_W117_0;
	pin N6 = IOB_W102_0;
	pin N7 = IOB_W102_1;
	pin N8 = IOB_W98_1;
	pin N9 = IOB_W118_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E101_1;
	pin N18 = IOB_E101_0;
	pin N19 = IOB_E103_0;
	pin N20 = IOB_E99_1;
	pin N21 = IOB_E122_0;
	pin N22 = IOB_E102_1;
	pin N23 = IOB_E102_0;
	pin N24 = IOB_E120_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W100_0;
	pin P7 = IOB_W100_1;
	pin P8 = IOB_W98_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W116_1;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E64_1;
	pin P18 = IOB_E64_0;
	pin P19 = GND;
	pin P20 = IOB_E122_1;
	pin P21 = IOB_E98_1;
	pin P22 = IOB_E98_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E118_1;
	pin P25 = GND;
	pin P26 = IOB_E118_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W101_0;
	pin R4 = IOB_W101_1;
	pin R5 = IOB_W67_1;
	pin R6 = IOB_W68_0;
	pin R7 = IOB_W68_1;
	pin R8 = GND;
	pin R9 = IOB_W116_0;
	pin R10 = IOB_W61_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E59_1;
	pin R18 = IOB_E59_0;
	pin R19 = IOB_E61_0;
	pin R20 = IOB_E61_1;
	pin R21 = IOB_E66_0;
	pin R22 = IOB_E66_1;
	pin R23 = IOB_E100_1;
	pin R24 = IOB_E100_0;
	pin R25 = IOB_E116_1;
	pin R26 = IOB_E116_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W67_0;
	pin T5 = GND;
	pin T6 = IOB_W66_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W66_1;
	pin T9 = IOB_W61_0;
	pin T10 = IOB_W56_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_E55_1;
	pin T19 = IOB_E55_0;
	pin T20 = IOB_E46_1;
	pin T21 = GND;
	pin T22 = IOB_E56_1;
	pin T23 = IOB_E68_1;
	pin T24 = IOB_E87_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E87_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W64_0;
	pin U4 = IOB_W64_1;
	pin U5 = IOB_W55_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W53_0;
	pin U8 = IOB_W53_1;
	pin U9 = IOB_W56_0;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = IOB_S9_0;
	pin U13 = IOB_S9_1;
	pin U14 = VCCAUX;
	pin U15 = IOB_S14_1;
	pin U16 = VCCINT;
	pin U17 = IOB_E50_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E46_0;
	pin U21 = IOB_E53_1;
	pin U22 = IOB_E53_0;
	pin U23 = IOB_E56_0;
	pin U24 = IOB_E68_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W55_0;
	pin V6 = IOB_W39_0;
	pin V7 = IOB_W39_1;
	pin V8 = IOB_W43_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_W48_0;
	pin V11 = IOB_S7_1;
	pin V12 = IOB_S12_1;
	pin V13 = IOB_S13_1;
	pin V14 = IOB_S14_0;
	pin V15 = IOB_S42_1;
	pin V16 = IOB_S51_1;
	pin V17 = IOB_E50_0;
	pin V18 = IOB_E41_1;
	pin V19 = IOB_E41_0;
	pin V20 = IOB_E32_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E30_1;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W50_1;
	pin W6 = VCCO3;
	pin W7 = IOB_W34_0;
	pin W8 = IOB_W34_1;
	pin W9 = IOB_W43_1;
	pin W10 = IOB_W48_1;
	pin W11 = IOB_S7_0;
	pin W12 = IOB_S12_0;
	pin W13 = IOB_S26_3;
	pin W14 = IOB_S13_0;
	pin W15 = GND;
	pin W16 = IOB_S42_0;
	pin W17 = IOB_S51_0;
	pin W18 = IOB_E37_1;
	pin W19 = IOB_E37_0;
	pin W20 = GND;
	pin W21 = VCCBATT;
	pin W22 = IOB_E30_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E93_1;
	pin W26 = IOB_E93_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W50_0;
	pin Y6 = IOB_W16_0;
	pin Y7 = GND;
	pin Y8 = IOB_W21_0;
	pin Y9 = IOB_W21_1;
	pin Y10 = IOB_S7_3;
	pin Y11 = GND;
	pin Y12 = VCCO2;
	pin Y13 = IOB_S26_2;
	pin Y14 = IOB_S29_1;
	pin Y15 = IOB_S41_1;
	pin Y16 = IOB_S49_1;
	pin Y17 = VCCO2;
	pin Y18 = IOB_S52_1;
	pin Y19 = VCCAUX;
	pin Y20 = IOB_E27_1;
	pin Y21 = IOB_E27_0;
	pin Y22 = IOB_E25_1;
	pin Y23 = GND;
	pin Y24 = IOB_E84_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E84_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W46_0;
	pin AA4 = IOB_W46_1;
	pin AA5 = IOB_W37_1;
	pin AA6 = VCCAUX;
	pin AA7 = IOB_W16_1;
	pin AA8 = IOB_W9_1;
	pin AA9 = IOB_S4_3;
	pin AA10 = VCCAUX;
	pin AA11 = IOB_S13_3;
	pin AA12 = IOB_S14_3;
	pin AA13 = IOB_S26_1;
	pin AA14 = IOB_S29_0;
	pin AA15 = IOB_S41_0;
	pin AA16 = VCCAUX;
	pin AA17 = IOB_S49_0;
	pin AA18 = IOB_S47_3;
	pin AA19 = IOB_S52_0;
	pin AA20 = RFUSE;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E25_0;
	pin AA23 = IOB_E48_1;
	pin AA24 = IOB_E48_0;
	pin AA25 = IOB_E72_1;
	pin AA26 = IOB_E72_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W41_1;
	pin AB5 = IOB_W37_0;
	pin AB6 = IOB_W18_0;
	pin AB7 = IOB_W18_1;
	pin AB8 = IOB_W9_0;
	pin AB9 = IOB_S4_2;
	pin AB10 = IOB_S7_2;
	pin AB11 = IOB_S13_2;
	pin AB12 = GND;
	pin AB13 = IOB_S26_0;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S41_3;
	pin AB16 = GND;
	pin AB17 = IOB_S44_3;
	pin AB18 = IOB_S47_2;
	pin AB19 = VFS;
	pin AB20 = GND;
	pin AB21 = IOB_E34_1;
	pin AB22 = IOB_E34_0;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W41_0;
	pin AC4 = IOB_W7_1;
	pin AC5 = IOB_W23_1;
	pin AC6 = VCCO3;
	pin AC7 = IOB_W2_1;
	pin AC8 = GND;
	pin AC9 = IOB_S5_1;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S12_3;
	pin AC12 = IOB_S14_2;
	pin AC13 = IOB_S27_3;
	pin AC14 = IOB_S41_2;
	pin AC15 = IOB_S44_1;
	pin AC16 = IOB_S42_3;
	pin AC17 = IOB_S44_2;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S51_3;
	pin AC20 = IOB_S52_3;
	pin AC21 = VCCO2;
	pin AC22 = CMP_CS_B;
	pin AC23 = IOB_E43_1;
	pin AC24 = IOB_E43_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = IOB_W23_0;
	pin AD6 = IOB_S2_3;
	pin AD7 = IOB_W2_0;
	pin AD8 = IOB_S5_3;
	pin AD9 = IOB_S5_0;
	pin AD10 = IOB_S9_3;
	pin AD11 = IOB_S12_2;
	pin AD12 = IOB_S27_1;
	pin AD13 = IOB_S27_2;
	pin AD14 = IOB_S28_3;
	pin AD15 = IOB_S44_0;
	pin AD16 = IOB_S46_3;
	pin AD17 = IOB_S42_2;
	pin AD18 = IOB_S49_3;
	pin AD19 = IOB_S51_2;
	pin AD20 = IOB_S54_3;
	pin AD21 = IOB_S52_2;
	pin AD22 = IOB_S55_3;
	pin AD23 = SUSPEND;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_W5_1;
	pin AE4 = IOB_S1_3;
	pin AE5 = IOB_S2_1;
	pin AE6 = GND;
	pin AE7 = IOB_S4_1;
	pin AE8 = VCCO2;
	pin AE9 = IOB_S10_1;
	pin AE10 = GND;
	pin AE11 = IOB_S10_3;
	pin AE12 = VCCO2;
	pin AE13 = IOB_S28_1;
	pin AE14 = GND;
	pin AE15 = IOB_S46_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S47_1;
	pin AE18 = GND;
	pin AE19 = IOB_S54_1;
	pin AE20 = VCCO2;
	pin AE21 = IOB_S55_1;
	pin AE22 = GND;
	pin AE23 = IOB_E22_1;
	pin AE24 = IOB_E39_1;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = IOB_W5_0;
	pin AF3 = PROG_B;
	pin AF4 = IOB_S1_2;
	pin AF5 = IOB_S2_0;
	pin AF6 = IOB_S2_2;
	pin AF7 = IOB_S4_0;
	pin AF8 = IOB_S5_2;
	pin AF9 = IOB_S10_0;
	pin AF10 = IOB_S9_2;
	pin AF11 = IOB_S10_2;
	pin AF12 = IOB_S27_0;
	pin AF13 = IOB_S28_0;
	pin AF14 = IOB_S28_2;
	pin AF15 = IOB_S46_0;
	pin AF16 = IOB_S46_2;
	pin AF17 = IOB_S47_0;
	pin AF18 = IOB_S49_2;
	pin AF19 = IOB_S54_0;
	pin AF20 = IOB_S54_2;
	pin AF21 = IOB_S55_0;
	pin AF22 = IOB_S55_2;
	pin AF23 = DONE;
	pin AF24 = IOB_E22_0;
	pin AF25 = IOB_E39_0;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx150t-csg484 xq6slx150t-cs484 xq6slx150t-csg484
bond BOND35 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W159_0;
	pin A3 = IOB_W159_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_CLKN0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N71_0;
	pin A18 = IOB_N73_2;
	pin A19 = IOB_N73_0;
	pin A20 = IOB_E158_1;
	pin A21 = IOB_E158_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKP0;
	pin B11 = GND;
	pin B12 = GT123_CLKP0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N73_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N73_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W167_0;
	pin C5 = IOB_N1_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N71_1;
	pin C18 = IOB_N74_2;
	pin C19 = TCK;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W190_0;
	pin D4 = IOB_W167_1;
	pin D5 = IOB_N2_0;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N64_2;
	pin D18 = IOB_N74_3;
	pin D19 = IOB_N74_1;
	pin D20 = IOB_N74_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W190_1;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_2;
	pin E7 = GND;
	pin E8 = IOB_N4_0;
	pin E9 = GT101_RREF;
	pin E10 = VCCO0;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = GND;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GT123_CLKN1;
	pin E15 = GT123_AVCC;
	pin E16 = IOB_N64_3;
	pin E17 = VCCO0;
	pin E18 = TMS;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W163_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W163_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N2_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N4_1;
	pin F10 = IOB_N39_1;
	pin F11 = IOB_N39_0;
	pin F12 = IOB_N40_0;
	pin F13 = GND;
	pin F14 = GT123_CLKP1;
	pin F15 = GND;
	pin F16 = IOB_N62_0;
	pin F17 = TDI;
	pin F18 = VCCAUX;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W165_0;
	pin G5 = GND;
	pin G6 = IOB_W165_1;
	pin G7 = IOB_N4_3;
	pin G8 = IOB_N4_2;
	pin G9 = IOB_N5_3;
	pin G10 = IOB_N39_2;
	pin G11 = IOB_N40_2;
	pin G12 = IOB_N40_1;
	pin G13 = VCCO0;
	pin G14 = GND;
	pin G15 = IOB_N62_2;
	pin G16 = IOB_N62_1;
	pin G17 = IOB_E189_1;
	pin G18 = GND;
	pin G19 = IOB_E189_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W166_0;
	pin H4 = IOB_W166_1;
	pin H5 = IOB_W164_0;
	pin H6 = IOB_W164_1;
	pin H7 = GND;
	pin H8 = VCCO0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N39_3;
	pin H11 = IOB_N40_3;
	pin H12 = IOB_N41_3;
	pin H13 = IOB_N41_2;
	pin H14 = IOB_N62_3;
	pin H15 = VCCAUX;
	pin H16 = TDO;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W162_0;
	pin J7 = IOB_W162_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E159_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W120_1;
	pin K6 = IOB_W124_0;
	pin K7 = IOB_W139_0;
	pin K8 = IOB_W139_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E148_0;
	pin K17 = IOB_E159_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W124_1;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E148_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_0;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W118_0;
	pin M7 = IOB_W133_0;
	pin M8 = IOB_W133_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E151_0;
	pin M17 = IOB_E99_1;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W118_1;
	pin N7 = IOB_W127_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E126_1;
	pin N15 = IOB_E126_0;
	pin N16 = IOB_E151_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W53_0;
	pin P6 = IOB_W53_1;
	pin P7 = IOB_W127_1;
	pin P8 = IOB_W136_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = IOB_W50_0;
	pin R7 = VCCO3;
	pin R8 = IOB_W136_1;
	pin R9 = IOB_W56_1;
	pin R10 = VCCAUX;
	pin R11 = VCCAUX;
	pin R12 = IOB_E59_1;
	pin R13 = IOB_E59_0;
	pin R14 = VCCBATT;
	pin R15 = VCCO1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W50_1;
	pin T8 = IOB_W56_0;
	pin T9 = VCCO3;
	pin T10 = IOB_W68_0;
	pin T11 = IOB_W68_1;
	pin T12 = IOB_E55_1;
	pin T13 = IOB_E55_0;
	pin T14 = IOB_S59_3;
	pin T15 = IOB_E37_1;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W16_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W55_0;
	pin U9 = IOB_W55_1;
	pin U10 = IOB_W25_0;
	pin U11 = VCCAUX;
	pin U12 = CMP_CS_B;
	pin U13 = IOB_S59_2;
	pin U14 = VCCO2;
	pin U15 = IOB_S65_1;
	pin U16 = DONE;
	pin U17 = VCCAUX;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W16_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S11_3;
	pin V8 = VCCO2;
	pin V9 = IOB_S16_3;
	pin V10 = GND;
	pin V11 = IOB_W25_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S65_3;
	pin V14 = GND;
	pin V15 = IOB_S65_0;
	pin V16 = GND;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W23_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S2_3;
	pin W7 = GND;
	pin W8 = IOB_S11_2;
	pin W9 = IOB_S18_1;
	pin W10 = IOB_S16_2;
	pin W11 = IOB_S40_3;
	pin W12 = IOB_S18_3;
	pin W13 = IOB_S65_2;
	pin W14 = IOB_S62_3;
	pin W15 = IOB_S64_3;
	pin W16 = VCCO2;
	pin W17 = IOB_S74_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E56_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E56_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W23_0;
	pin Y5 = IOB_S1_1;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S2_1;
	pin Y8 = IOB_S18_0;
	pin Y9 = IOB_S14_3;
	pin Y10 = IOB_S40_2;
	pin Y11 = IOB_S39_3;
	pin Y12 = IOB_S18_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S62_2;
	pin Y15 = IOB_S71_1;
	pin Y16 = IOB_S64_2;
	pin Y17 = IOB_S73_3;
	pin Y18 = IOB_S74_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E48_1;
	pin Y22 = IOB_E48_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S1_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S14_1;
	pin AA9 = GND;
	pin AA10 = IOB_S39_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S40_1;
	pin AA13 = GND;
	pin AA14 = IOB_S64_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S73_1;
	pin AA17 = GND;
	pin AA18 = IOB_S74_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E68_1;
	pin AA22 = IOB_E68_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S2_0;
	pin AB8 = IOB_S14_0;
	pin AB9 = IOB_S14_2;
	pin AB10 = IOB_S39_0;
	pin AB11 = IOB_S39_2;
	pin AB12 = IOB_S40_0;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S64_0;
	pin AB15 = IOB_S71_0;
	pin AB16 = IOB_S73_0;
	pin AB17 = IOB_S73_2;
	pin AB18 = IOB_S74_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150t-fgg484 xq6slx150t-fg484
bond BOND36 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_N2_2;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N5_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = GT123_CLKP0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N62_0;
	pin A18 = IOB_N73_2;
	pin A19 = IOB_N73_0;
	pin A20 = IOB_N74_2;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W190_0;
	pin B2 = IOB_N2_3;
	pin B3 = IOB_N4_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = GT123_CLKN0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N73_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N74_3;
	pin B21 = IOB_E166_1;
	pin B22 = IOB_E166_0;
	pin C1 = IOB_W190_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N4_1;
	pin C5 = IOB_N5_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N62_1;
	pin C18 = IOB_N74_0;
	pin C19 = IOB_N73_1;
	pin C20 = IOB_E148_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E148_0;
	pin D1 = IOB_W136_0;
	pin D2 = IOB_W136_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N1_0;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = GND;
	pin D17 = IOB_N74_1;
	pin D18 = IOB_N71_1;
	pin D19 = IOB_N71_0;
	pin D20 = TMS;
	pin D21 = IOB_E126_1;
	pin D22 = IOB_E126_0;
	pin E1 = IOB_W122_0;
	pin E2 = GND;
	pin E3 = IOB_W122_1;
	pin E4 = IOB_W139_0;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = GT123_AVCC;
	pin E11 = GND;
	pin E12 = GT123_CLKP1;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N40_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E119_1;
	pin E21 = GND;
	pin E22 = IOB_E119_0;
	pin F1 = IOB_W120_0;
	pin F2 = IOB_W120_1;
	pin F3 = IOB_W139_1;
	pin F4 = VCCO3;
	pin F5 = IOB_W188_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N38_2;
	pin F10 = IOB_N39_2;
	pin F11 = VCCAUX;
	pin F12 = GT123_CLKN1;
	pin F13 = GND;
	pin F14 = IOB_N40_3;
	pin F15 = IOB_N40_2;
	pin F16 = IOB_N40_0;
	pin F17 = IOB_N64_2;
	pin F18 = IOB_E189_1;
	pin F19 = IOB_E189_0;
	pin F20 = IOB_E124_0;
	pin F21 = IOB_E120_1;
	pin F22 = IOB_E120_0;
	pin G1 = IOB_W119_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W119_1;
	pin G4 = IOB_W133_0;
	pin G5 = GND;
	pin G6 = IOB_W188_0;
	pin G7 = IOB_W184_0;
	pin G8 = IOB_N38_3;
	pin G9 = IOB_N39_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N39_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N41_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N62_2;
	pin G16 = IOB_N64_3;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E124_1;
	pin G20 = IOB_E116_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E116_0;
	pin H1 = IOB_W117_0;
	pin H2 = IOB_W117_1;
	pin H3 = IOB_W118_0;
	pin H4 = IOB_W133_1;
	pin H5 = IOB_W124_0;
	pin H6 = IOB_W184_1;
	pin H7 = GND;
	pin H8 = IOB_W186_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N38_1;
	pin H11 = IOB_N38_0;
	pin H12 = IOB_N39_1;
	pin H13 = IOB_N41_3;
	pin H14 = IOB_N62_3;
	pin H15 = VCCAUX;
	pin H16 = IOB_E167_1;
	pin H17 = IOB_E167_0;
	pin H18 = IOB_E122_1;
	pin H19 = IOB_E122_0;
	pin H20 = IOB_E118_0;
	pin H21 = IOB_E102_1;
	pin H22 = IOB_E102_0;
	pin J1 = IOB_W103_0;
	pin J2 = GND;
	pin J3 = IOB_W103_1;
	pin J4 = IOB_W118_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W124_1;
	pin J7 = IOB_W186_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E151_1;
	pin J17 = IOB_E151_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E118_1;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W102_0;
	pin K2 = IOB_W102_1;
	pin K3 = IOB_W101_0;
	pin K4 = IOB_W101_1;
	pin K5 = IOB_W116_0;
	pin K6 = IOB_W116_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_0;
	pin K17 = IOB_E103_1;
	pin K18 = IOB_E117_0;
	pin K19 = IOB_E117_1;
	pin K20 = IOB_E101_1;
	pin K21 = IOB_E98_1;
	pin K22 = IOB_E98_0;
	pin L1 = IOB_W94_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W94_1;
	pin L4 = IOB_W99_0;
	pin L5 = GND;
	pin L6 = IOB_W100_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E145_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E103_0;
	pin L18 = GND;
	pin L19 = IOB_E101_0;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W93_0;
	pin M2 = IOB_W93_1;
	pin M3 = IOB_W99_1;
	pin M4 = IOB_W98_0;
	pin M5 = IOB_W98_1;
	pin M6 = IOB_W100_1;
	pin M7 = IOB_W68_1;
	pin M8 = IOB_W68_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E53_1;
	pin M18 = IOB_E53_0;
	pin M19 = IOB_E99_0;
	pin M20 = IOB_E99_1;
	pin M21 = IOB_E93_1;
	pin M22 = IOB_E93_0;
	pin N1 = IOB_W90_0;
	pin N2 = GND;
	pin N3 = IOB_W90_1;
	pin N4 = IOB_W95_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W53_1;
	pin N7 = IOB_W53_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E59_0;
	pin N16 = IOB_E55_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E95_0;
	pin N20 = IOB_E90_1;
	pin N21 = GND;
	pin N22 = IOB_E90_0;
	pin P1 = IOB_W87_0;
	pin P2 = IOB_W87_1;
	pin P3 = IOB_W95_1;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W56_1;
	pin P7 = IOB_W56_0;
	pin P8 = IOB_W2_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = IOB_E55_0;
	pin P17 = IOB_E30_1;
	pin P18 = IOB_E30_0;
	pin P19 = IOB_E68_1;
	pin P20 = IOB_E95_1;
	pin P21 = IOB_E87_1;
	pin P22 = IOB_E87_0;
	pin R1 = IOB_W84_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W84_1;
	pin R4 = IOB_W59_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W2_1;
	pin R8 = IOB_S5_0;
	pin R9 = IOB_S5_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S58_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S65_3;
	pin R14 = VCCINT;
	pin R15 = IOB_E32_1;
	pin R16 = IOB_E32_0;
	pin R17 = IOB_E27_1;
	pin R18 = GND;
	pin R19 = IOB_E68_0;
	pin R20 = IOB_E84_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E84_0;
	pin T1 = IOB_W81_0;
	pin T2 = IOB_W81_1;
	pin T3 = IOB_W59_1;
	pin T4 = IOB_W55_0;
	pin T5 = IOB_W16_0;
	pin T6 = IOB_W16_1;
	pin T7 = IOB_S1_3;
	pin T8 = IOB_S7_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S15_3;
	pin T11 = IOB_S58_2;
	pin T12 = IOB_S40_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S65_2;
	pin T15 = IOB_S58_1;
	pin T16 = VCCBATT;
	pin T17 = IOB_E27_0;
	pin T18 = IOB_E25_0;
	pin T19 = IOB_E25_1;
	pin T20 = IOB_E56_0;
	pin T21 = IOB_E81_1;
	pin T22 = IOB_E81_0;
	pin U1 = IOB_W78_0;
	pin U2 = GND;
	pin U3 = IOB_W78_1;
	pin U4 = IOB_W55_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S1_2;
	pin U7 = GND;
	pin U8 = IOB_S7_0;
	pin U9 = IOB_S11_3;
	pin U10 = IOB_S15_2;
	pin U11 = VCCAUX;
	pin U12 = IOB_S40_2;
	pin U13 = IOB_S62_2;
	pin U14 = IOB_S62_3;
	pin U15 = IOB_S58_0;
	pin U16 = IOB_S73_1;
	pin U17 = VFS;
	pin U18 = VCCO1;
	pin U19 = IOB_E56_1;
	pin U20 = IOB_E78_1;
	pin U21 = GND;
	pin U22 = IOB_E78_0;
	pin V1 = IOB_W75_0;
	pin V2 = IOB_W75_1;
	pin V3 = IOB_W18_0;
	pin V4 = GND;
	pin V5 = IOB_W18_1;
	pin V6 = VCCAUX;
	pin V7 = IOB_S5_3;
	pin V8 = VCCO2;
	pin V9 = IOB_S11_2;
	pin V10 = GND;
	pin V11 = IOB_S18_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S61_3;
	pin V14 = GND;
	pin V15 = IOB_S73_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S74_1;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E22_1;
	pin V20 = IOB_E22_0;
	pin V21 = IOB_E75_1;
	pin V22 = IOB_E75_0;
	pin W1 = IOB_W72_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W72_1;
	pin W4 = IOB_W5_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_3;
	pin W7 = GND;
	pin W8 = IOB_S5_2;
	pin W9 = IOB_S14_3;
	pin W10 = IOB_S16_3;
	pin W11 = IOB_S18_2;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S61_2;
	pin W14 = IOB_S59_3;
	pin W15 = IOB_S62_0;
	pin W16 = GND;
	pin W17 = IOB_S71_1;
	pin W18 = IOB_S74_0;
	pin W19 = GND;
	pin W20 = IOB_E72_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E72_0;
	pin Y1 = IOB_W69_0;
	pin Y2 = IOB_W69_1;
	pin Y3 = IOB_W5_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S4_2;
	pin Y7 = IOB_S15_1;
	pin Y8 = IOB_S14_2;
	pin Y9 = IOB_S18_1;
	pin Y10 = IOB_S16_2;
	pin Y11 = IOB_S39_1;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S40_1;
	pin Y14 = IOB_S59_2;
	pin Y15 = IOB_S59_1;
	pin Y16 = IOB_S62_1;
	pin Y17 = IOB_S64_1;
	pin Y18 = IOB_S71_0;
	pin Y19 = IOB_S65_1;
	pin Y20 = IOB_S74_3;
	pin Y21 = IOB_E69_1;
	pin Y22 = IOB_E69_0;
	pin AA1 = IOB_W23_0;
	pin AA2 = IOB_W23_1;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S2_1;
	pin AA5 = GND;
	pin AA6 = IOB_S14_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S16_1;
	pin AA9 = GND;
	pin AA10 = IOB_S19_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S39_3;
	pin AA13 = GND;
	pin AA14 = IOB_S70_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S61_1;
	pin AA17 = GND;
	pin AA18 = IOB_S64_3;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S73_3;
	pin AA21 = IOB_S74_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_0;
	pin AB5 = IOB_S2_2;
	pin AB6 = IOB_S14_0;
	pin AB7 = IOB_S15_0;
	pin AB8 = IOB_S16_0;
	pin AB9 = IOB_S18_0;
	pin AB10 = IOB_S19_0;
	pin AB11 = IOB_S39_0;
	pin AB12 = IOB_S39_2;
	pin AB13 = IOB_S40_0;
	pin AB14 = IOB_S70_2;
	pin AB15 = IOB_S59_0;
	pin AB16 = IOB_S61_0;
	pin AB17 = IOB_S64_0;
	pin AB18 = IOB_S64_2;
	pin AB19 = IOB_S65_0;
	pin AB20 = IOB_S73_2;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150t-fgg676 xq6slx150t-fg676 xq6slx150t-fgg676
bond BOND37 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N10_0;
	pin A3 = IOB_N10_1;
	pin A4 = IOB_N16_0;
	pin A5 = IOB_N18_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = IOB_N40_2;
	pin A13 = IOB_N39_0;
	pin A14 = IOB_N40_0;
	pin A15 = GND;
	pin A16 = GT123_CLKN1;
	pin A17 = GND;
	pin A18 = GT123_TXN0;
	pin A19 = GT123_VTTX;
	pin A20 = GT123_TXN1;
	pin A21 = GND;
	pin A22 = IOB_N73_2;
	pin A23 = IOB_N74_2;
	pin A24 = TCK;
	pin A25 = IOB_E188_0;
	pin A26 = GND;
	pin B1 = IOB_W167_0;
	pin B2 = IOB_W167_1;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N16_1;
	pin B5 = IOB_N18_1;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GND;
	pin B10 = GT101_CLKP0;
	pin B11 = GT101_AVCCPLL0;
	pin B12 = IOB_N40_3;
	pin B13 = VCCO0;
	pin B14 = IOB_N40_1;
	pin B15 = GT123_AVCCPLL1;
	pin B16 = GT123_CLKP1;
	pin B17 = GND;
	pin B18 = GT123_TXP0;
	pin B19 = GND;
	pin B20 = GT123_TXP1;
	pin B21 = IOB_N70_2;
	pin B22 = IOB_N73_3;
	pin B23 = IOB_N74_3;
	pin B24 = IOB_E188_1;
	pin B25 = IOB_E165_1;
	pin B26 = IOB_E165_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_N2_1;
	pin C4 = VCCO0;
	pin C5 = IOB_N11_0;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GT101_AVCCPLL1;
	pin C13 = IOB_N39_1;
	pin C14 = GT123_AVCCPLL0;
	pin C15 = GT123_CLKN0;
	pin C16 = GT123_AVCC;
	pin C17 = GT123_RXN0;
	pin C18 = GND;
	pin C19 = GT123_RXN1;
	pin C20 = GND;
	pin C21 = IOB_N70_3;
	pin C22 = VCCO0;
	pin C23 = TDI;
	pin C24 = IOB_E184_0;
	pin C25 = IOB_E166_1;
	pin C26 = IOB_E166_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = IOB_N11_1;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GND;
	pin D13 = IOB_N39_2;
	pin D14 = GND;
	pin D15 = GT123_CLKP0;
	pin D16 = GND;
	pin D17 = GT123_RXP0;
	pin D18 = GT123_VTRX;
	pin D19 = GT123_RXP1;
	pin D20 = VCCAUX;
	pin D21 = IOB_N74_1;
	pin D22 = IOB_N74_0;
	pin D23 = IOB_E184_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W186_0;
	pin E4 = IOB_W186_1;
	pin E5 = IOB_N5_0;
	pin E6 = IOB_N5_1;
	pin E7 = GND;
	pin E8 = IOB_N11_2;
	pin E9 = GT101_RREF;
	pin E10 = IOB_N18_2;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = IOB_N36_0;
	pin E13 = IOB_N39_3;
	pin E14 = IOB_N43_2;
	pin E15 = GND;
	pin E16 = IOB_N62_2;
	pin E17 = VCCAUX;
	pin E18 = IOB_N64_2;
	pin E19 = GND;
	pin E20 = IOB_N68_2;
	pin E21 = VCCO0;
	pin E22 = GND;
	pin E23 = IOB_E180_1;
	pin E24 = IOB_E180_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_N4_2;
	pin F6 = IOB_N2_2;
	pin F7 = IOB_N2_3;
	pin F8 = VCCO0;
	pin F9 = IOB_N11_3;
	pin F10 = IOB_N18_3;
	pin F11 = IOB_N36_2;
	pin F12 = IOB_N36_1;
	pin F13 = VCCO0;
	pin F14 = IOB_N43_3;
	pin F15 = IOB_N62_0;
	pin F16 = IOB_N62_3;
	pin F17 = IOB_N67_0;
	pin F18 = IOB_N64_3;
	pin F19 = IOB_N73_0;
	pin F20 = IOB_N68_3;
	pin F21 = TMS;
	pin F22 = IOB_E182_1;
	pin F23 = IOB_E162_1;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W181_0;
	pin G4 = IOB_W181_1;
	pin G5 = VCCAUX;
	pin G6 = IOB_N4_3;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N1_0;
	pin G9 = IOB_N10_2;
	pin G10 = IOB_N16_2;
	pin G11 = IOB_N38_2;
	pin G12 = IOB_N36_3;
	pin G13 = IOB_N38_0;
	pin G14 = GND;
	pin G15 = IOB_N62_1;
	pin G16 = IOB_N67_1;
	pin G17 = IOB_N68_0;
	pin G18 = VCCO0;
	pin G19 = IOB_N73_1;
	pin G20 = IOB_E189_0;
	pin G21 = TDO;
	pin G22 = VCCO5;
	pin G23 = IOB_E182_0;
	pin G24 = IOB_E162_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W190_0;
	pin H6 = IOB_W190_1;
	pin H7 = IOB_N1_3;
	pin H8 = IOB_N1_1;
	pin H9 = IOB_N10_3;
	pin H10 = IOB_N16_3;
	pin H11 = VCCO0;
	pin H12 = IOB_N38_1;
	pin H13 = IOB_N41_0;
	pin H14 = IOB_N44_2;
	pin H15 = IOB_N58_2;
	pin H16 = VCCO0;
	pin H17 = IOB_N68_1;
	pin H18 = IOB_N71_1;
	pin H19 = IOB_N71_0;
	pin H20 = IOB_E189_1;
	pin H21 = IOB_E183_1;
	pin H22 = IOB_E183_0;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W165_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W182_0;
	pin J8 = GND;
	pin J9 = IOB_W182_1;
	pin J10 = VCCAUX;
	pin J11 = IOB_N38_3;
	pin J12 = IOB_N41_2;
	pin J13 = IOB_N41_1;
	pin J14 = VCCO0;
	pin J15 = IOB_N58_3;
	pin J16 = IOB_N61_1;
	pin J17 = IOB_N61_0;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E181_1;
	pin J21 = VCCO5;
	pin J22 = IOB_E181_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W165_1;
	pin K6 = IOB_W188_0;
	pin K7 = IOB_W188_1;
	pin K8 = IOB_W184_0;
	pin K9 = IOB_W184_1;
	pin K10 = IOB_W180_0;
	pin K11 = VCCINT;
	pin K12 = IOB_N41_3;
	pin K13 = VCCAUX;
	pin K14 = IOB_N44_3;
	pin K15 = VCCAUX;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E186_1;
	pin K19 = IOB_E186_0;
	pin K20 = IOB_E167_0;
	pin K21 = IOB_E164_1;
	pin K22 = IOB_E164_0;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W163_0;
	pin L4 = IOB_W163_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W166_0;
	pin L7 = IOB_W166_1;
	pin L8 = IOB_W162_0;
	pin L9 = IOB_W162_1;
	pin L10 = IOB_W180_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = VCCAUX;
	pin L19 = IOB_E167_1;
	pin L20 = IOB_E127_1;
	pin L21 = IOB_E127_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W132_1;
	pin M5 = GND;
	pin M6 = IOB_W164_0;
	pin M7 = VCCO4;
	pin M8 = IOB_W164_1;
	pin M9 = IOB_W127_0;
	pin M10 = IOB_W127_1;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCAUX;
	pin M18 = IOB_E163_1;
	pin M19 = IOB_E163_0;
	pin M20 = VCCO5;
	pin M21 = IOB_E132_1;
	pin M22 = GND;
	pin M23 = IOB_E132_0;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W132_0;
	pin N4 = IOB_W122_0;
	pin N5 = IOB_W122_1;
	pin N6 = IOB_W116_1;
	pin N7 = IOB_W118_0;
	pin N8 = IOB_W118_1;
	pin N9 = IOB_W124_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = IOB_E126_1;
	pin N18 = IOB_E126_0;
	pin N19 = IOB_E122_1;
	pin N20 = IOB_E122_0;
	pin N21 = IOB_E120_1;
	pin N22 = IOB_E120_0;
	pin N23 = IOB_E118_1;
	pin N24 = IOB_E118_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W116_0;
	pin P7 = GND;
	pin P8 = IOB_W120_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W124_1;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E119_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E119_0;
	pin P20 = GND;
	pin P21 = IOB_E116_1;
	pin P22 = IOB_E116_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E102_1;
	pin P25 = GND;
	pin P26 = IOB_E102_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W119_0;
	pin R4 = IOB_W119_1;
	pin R5 = IOB_W117_0;
	pin R6 = IOB_W98_0;
	pin R7 = IOB_W98_1;
	pin R8 = IOB_W100_1;
	pin R9 = IOB_W120_1;
	pin R10 = IOB_W102_1;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = IOB_E117_1;
	pin R19 = IOB_E117_0;
	pin R20 = IOB_E103_1;
	pin R21 = IOB_E103_0;
	pin R22 = VCCAUX;
	pin R23 = IOB_E101_1;
	pin R24 = IOB_E101_0;
	pin R25 = IOB_E98_1;
	pin R26 = IOB_E98_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W101_0;
	pin T5 = GND;
	pin T6 = IOB_W68_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W100_0;
	pin T9 = IOB_W102_0;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = IOB_E41_1;
	pin T20 = IOB_E41_0;
	pin T21 = GND;
	pin T22 = IOB_E100_1;
	pin T23 = IOB_E100_0;
	pin T24 = IOB_E93_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E93_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W23_0;
	pin U4 = IOB_W23_1;
	pin U5 = IOB_W101_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W68_1;
	pin U8 = IOB_W41_0;
	pin U9 = IOB_W41_1;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = VCCAUX;
	pin U13 = IOB_S41_3;
	pin U14 = VCCAUX;
	pin U15 = IOB_S62_1;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCAUX;
	pin U19 = IOB_E37_1;
	pin U20 = IOB_E37_0;
	pin U21 = IOB_E68_1;
	pin U22 = IOB_E68_0;
	pin U23 = IOB_E99_1;
	pin U24 = IOB_E99_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W39_1;
	pin V6 = IOB_W21_0;
	pin V7 = IOB_W21_1;
	pin V8 = GND;
	pin V9 = VCCAUX;
	pin V10 = IOB_S15_2;
	pin V11 = IOB_S15_3;
	pin V12 = IOB_S36_3;
	pin V13 = IOB_S41_2;
	pin V14 = IOB_S43_1;
	pin V15 = IOB_S43_0;
	pin V16 = IOB_S62_0;
	pin V17 = VCCAUX;
	pin V18 = IOB_S65_3;
	pin V19 = RFUSE;
	pin V20 = IOB_E34_1;
	pin V21 = IOB_E34_0;
	pin V22 = VCCBATT;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W39_0;
	pin W6 = VCCO3;
	pin W7 = IOB_S2_2;
	pin W8 = IOB_S2_3;
	pin W9 = IOB_S11_2;
	pin W10 = IOB_S11_3;
	pin W11 = VCCO2;
	pin W12 = IOB_S36_2;
	pin W13 = VCCAUX;
	pin W14 = IOB_S38_1;
	pin W15 = VCCO2;
	pin W16 = IOB_S61_1;
	pin W17 = IOB_S64_3;
	pin W18 = IOB_S64_2;
	pin W19 = IOB_S65_2;
	pin W20 = IOB_S73_1;
	pin W21 = VCCO1;
	pin W22 = VFS;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E87_1;
	pin W26 = IOB_E87_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W16_0;
	pin Y6 = IOB_W16_1;
	pin Y7 = GND;
	pin Y8 = VCCO2;
	pin Y9 = IOB_S10_3;
	pin Y10 = GND;
	pin Y11 = IOB_S19_1;
	pin Y12 = IOB_S38_3;
	pin Y13 = IOB_S38_0;
	pin Y14 = GND;
	pin Y15 = IOB_S44_1;
	pin Y16 = IOB_S61_0;
	pin Y17 = IOB_S62_3;
	pin Y18 = VCCO2;
	pin Y19 = CMP_CS_B;
	pin Y20 = IOB_S73_0;
	pin Y21 = IOB_S74_1;
	pin Y22 = SUSPEND;
	pin Y23 = GND;
	pin Y24 = IOB_E72_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E72_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W5_0;
	pin AA4 = IOB_W5_1;
	pin AA5 = VCCAUX;
	pin AA6 = IOB_S1_2;
	pin AA7 = IOB_S1_3;
	pin AA8 = IOB_S10_2;
	pin AA9 = IOB_S15_1;
	pin AA10 = IOB_S14_3;
	pin AA11 = IOB_S19_0;
	pin AA12 = IOB_S38_2;
	pin AA13 = IOB_S36_0;
	pin AA14 = VCCO2;
	pin AA15 = IOB_S41_1;
	pin AA16 = IOB_S44_0;
	pin AA17 = IOB_S62_2;
	pin AA18 = IOB_S59_3;
	pin AA19 = IOB_S61_3;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S64_1;
	pin AA22 = IOB_S74_0;
	pin AA23 = IOB_E39_1;
	pin AA24 = IOB_E39_0;
	pin AA25 = IOB_E84_1;
	pin AA26 = IOB_E84_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W18_1;
	pin AB5 = IOB_W2_1;
	pin AB6 = VCCO2;
	pin AB7 = IOB_S10_1;
	pin AB8 = VCCAUX;
	pin AB9 = IOB_S15_0;
	pin AB10 = GT245_RREF;
	pin AB11 = IOB_S14_2;
	pin AB12 = GT245_AVTTRCAL;
	pin AB13 = IOB_S36_1;
	pin AB14 = IOB_S40_1;
	pin AB15 = IOB_S41_0;
	pin AB16 = GND;
	pin AB17 = IOB_S59_2;
	pin AB18 = VCCAUX;
	pin AB19 = IOB_S61_2;
	pin AB20 = GND;
	pin AB21 = IOB_S64_0;
	pin AB22 = IOB_S71_1;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W18_0;
	pin AC4 = IOB_W2_0;
	pin AC5 = IOB_S4_1;
	pin AC6 = IOB_S10_0;
	pin AC7 = VCCAUX;
	pin AC8 = GT245_RXP0;
	pin AC9 = GT245_VTRX;
	pin AC10 = GT245_RXP1;
	pin AC11 = GND;
	pin AC12 = GT245_CLKP1;
	pin AC13 = GND;
	pin AC14 = IOB_S40_0;
	pin AC15 = GND;
	pin AC16 = GT267_CLKP0;
	pin AC17 = GND;
	pin AC18 = GT267_RXP0;
	pin AC19 = GT267_VTRX;
	pin AC20 = GT267_RXP1;
	pin AC21 = VCCAUX;
	pin AC22 = IOB_S71_0;
	pin AC23 = IOB_E22_1;
	pin AC24 = IOB_E22_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_S2_1;
	pin AD5 = IOB_S4_0;
	pin AD6 = IOB_S14_1;
	pin AD7 = GND;
	pin AD8 = GT245_RXN0;
	pin AD9 = GND;
	pin AD10 = GT245_RXN1;
	pin AD11 = GT245_AVCC;
	pin AD12 = GT245_CLKN1;
	pin AD13 = GT245_AVCCPLL1;
	pin AD14 = IOB_S39_1;
	pin AD15 = GT267_AVCCPLL0;
	pin AD16 = GT267_CLKN0;
	pin AD17 = GT267_AVCC;
	pin AD18 = GT267_RXN0;
	pin AD19 = GND;
	pin AD20 = GT267_RXN1;
	pin AD21 = GND;
	pin AD22 = IOB_S65_1;
	pin AD23 = IOB_S73_3;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_S1_1;
	pin AE4 = VCCO2;
	pin AE5 = IOB_S11_1;
	pin AE6 = GND;
	pin AE7 = GT245_TXP0;
	pin AE8 = GND;
	pin AE9 = GT245_TXP1;
	pin AE10 = GND;
	pin AE11 = GT245_CLKP0;
	pin AE12 = GT245_AVCCPLL0;
	pin AE13 = IOB_S39_3;
	pin AE14 = VCCO2;
	pin AE15 = IOB_S40_3;
	pin AE16 = GT267_AVCCPLL1;
	pin AE17 = GT267_CLKP1;
	pin AE18 = GND;
	pin AE19 = GT267_TXP0;
	pin AE20 = GND;
	pin AE21 = GT267_TXP1;
	pin AE22 = GND;
	pin AE23 = VCCO2;
	pin AE24 = IOB_S74_3;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = PROG_B;
	pin AF3 = IOB_S1_0;
	pin AF4 = IOB_S2_0;
	pin AF5 = IOB_S11_0;
	pin AF6 = IOB_S14_0;
	pin AF7 = GT245_TXN0;
	pin AF8 = GT245_VTTX;
	pin AF9 = GT245_TXN1;
	pin AF10 = GND;
	pin AF11 = GT245_CLKN0;
	pin AF12 = GND;
	pin AF13 = IOB_S39_2;
	pin AF14 = IOB_S39_0;
	pin AF15 = IOB_S40_2;
	pin AF16 = GND;
	pin AF17 = GT267_CLKN1;
	pin AF18 = GND;
	pin AF19 = GT267_TXN0;
	pin AF20 = GT267_VTTX;
	pin AF21 = GT267_TXN1;
	pin AF22 = IOB_S65_0;
	pin AF23 = IOB_S73_2;
	pin AF24 = IOB_S74_2;
	pin AF25 = DONE;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S44_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150t-fgg900
bond BOND38 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_W183_0;
	pin A3 = IOB_W180_0;
	pin A4 = IOB_W184_0;
	pin A5 = IOB_W188_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N10_2;
	pin A8 = GND;
	pin A9 = GT101_TXN0;
	pin A10 = GT101_VTTX;
	pin A11 = GT101_TXN1;
	pin A12 = GND;
	pin A13 = GT101_CLKN0;
	pin A14 = GND;
	pin A15 = IOB_N39_0;
	pin A16 = IOB_N40_2;
	pin A17 = IOB_N41_2;
	pin A18 = GND;
	pin A19 = GT123_CLKN1;
	pin A20 = GND;
	pin A21 = GT123_TXN0;
	pin A22 = GT123_VTTX;
	pin A23 = GT123_TXN1;
	pin A24 = GND;
	pin A25 = IOB_N73_2;
	pin A26 = IOB_E186_0;
	pin A27 = IOB_E183_0;
	pin A28 = IOB_E188_1;
	pin A29 = IOB_E188_0;
	pin A30 = GND;
	pin B1 = IOB_W162_0;
	pin B2 = IOB_W183_1;
	pin B3 = IOB_W180_1;
	pin B4 = VCCO4;
	pin B5 = IOB_W188_1;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N10_3;
	pin B8 = GND;
	pin B9 = GT101_TXP0;
	pin B10 = GND;
	pin B11 = GT101_TXP1;
	pin B12 = GND;
	pin B13 = GT101_CLKP0;
	pin B14 = GT101_AVCCPLL0;
	pin B15 = IOB_N39_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N41_3;
	pin B18 = GT123_AVCCPLL1;
	pin B19 = GT123_CLKP1;
	pin B20 = GND;
	pin B21 = GT123_TXP0;
	pin B22 = GND;
	pin B23 = GT123_TXP1;
	pin B24 = GND;
	pin B25 = IOB_N73_3;
	pin B26 = GND;
	pin B27 = IOB_E183_1;
	pin B28 = VCCO5;
	pin B29 = IOB_E184_1;
	pin B30 = IOB_E184_0;
	pin C1 = IOB_W162_1;
	pin C2 = VCCO4;
	pin C3 = GND;
	pin C4 = IOB_W184_1;
	pin C5 = IOB_W182_0;
	pin C6 = IOB_N2_0;
	pin C7 = VCCO0;
	pin C8 = IOB_N8_0;
	pin C9 = GND;
	pin C10 = GT101_RXN0;
	pin C11 = GND;
	pin C12 = GT101_RXN1;
	pin C13 = GT101_AVCC;
	pin C14 = GT101_CLKN1;
	pin C15 = GT101_AVCCPLL1;
	pin C16 = IOB_N40_3;
	pin C17 = GT123_AVCCPLL0;
	pin C18 = GT123_CLKN0;
	pin C19 = GT123_AVCC;
	pin C20 = GT123_RXN0;
	pin C21 = GND;
	pin C22 = GT123_RXN1;
	pin C23 = GND;
	pin C24 = IOB_N73_0;
	pin C25 = VCCO0;
	pin C26 = IOB_E186_1;
	pin C27 = IOB_E167_0;
	pin C28 = GND;
	pin C29 = IOB_E180_1;
	pin C30 = IOB_E180_0;
	pin D1 = IOB_W167_0;
	pin D2 = IOB_W167_1;
	pin D3 = IOB_W166_0;
	pin D4 = IOB_W166_1;
	pin D5 = IOB_W182_1;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N4_0;
	pin D8 = IOB_N8_1;
	pin D9 = VCCAUX;
	pin D10 = GT101_RXP0;
	pin D11 = GT101_VTRX;
	pin D12 = GT101_RXP1;
	pin D13 = GND;
	pin D14 = GT101_CLKP1;
	pin D15 = GND;
	pin D16 = IOB_N40_0;
	pin D17 = GND;
	pin D18 = GT123_CLKP0;
	pin D19 = GND;
	pin D20 = GT123_RXP0;
	pin D21 = GT123_VTRX;
	pin D22 = GT123_RXP1;
	pin D23 = VCCAUX;
	pin D24 = IOB_N73_1;
	pin D25 = IOB_N74_0;
	pin D26 = IOB_E181_0;
	pin D27 = IOB_E167_1;
	pin D28 = IOB_E166_1;
	pin D29 = VCCO5;
	pin D30 = IOB_E166_0;
	pin E1 = IOB_W165_0;
	pin E2 = GND;
	pin E3 = IOB_W165_1;
	pin E4 = IOB_W164_0;
	pin E5 = IOB_W164_1;
	pin E6 = IOB_N1_0;
	pin E7 = IOB_N4_1;
	pin E8 = IOB_N7_0;
	pin E9 = IOB_N11_0;
	pin E10 = GND;
	pin E11 = IOB_N14_0;
	pin E12 = GT101_RREF;
	pin E13 = IOB_N18_0;
	pin E14 = GT101_AVTTRCAL;
	pin E15 = IOB_N38_0;
	pin E16 = IOB_N40_1;
	pin E17 = IOB_N61_0;
	pin E18 = GND;
	pin E19 = IOB_N62_0;
	pin E20 = GND;
	pin E21 = IOB_N67_0;
	pin E22 = GND;
	pin E23 = IOB_N70_0;
	pin E24 = IOB_N71_0;
	pin E25 = IOB_N74_1;
	pin E26 = IOB_E181_1;
	pin E27 = IOB_E165_1;
	pin E28 = IOB_E165_0;
	pin E29 = IOB_E164_1;
	pin E30 = IOB_E164_0;
	pin F1 = IOB_W163_0;
	pin F2 = IOB_W163_1;
	pin F3 = IOB_W181_0;
	pin F4 = IOB_W181_1;
	pin F5 = GND;
	pin F6 = IOB_N1_1;
	pin F7 = GND;
	pin F8 = IOB_N7_1;
	pin F9 = IOB_N11_1;
	pin F10 = IOB_N10_0;
	pin F11 = IOB_N14_1;
	pin F12 = IOB_N16_0;
	pin F13 = IOB_N18_1;
	pin F14 = IOB_N19_0;
	pin F15 = IOB_N38_1;
	pin F16 = VCCO0;
	pin F17 = IOB_N61_1;
	pin F18 = IOB_N59_0;
	pin F19 = IOB_N62_1;
	pin F20 = IOB_N65_0;
	pin F21 = IOB_N67_1;
	pin F22 = IOB_N68_0;
	pin F23 = IOB_N70_1;
	pin F24 = IOB_N71_1;
	pin F25 = IOB_E189_0;
	pin F26 = IOB_E182_1;
	pin F27 = IOB_E182_0;
	pin F28 = IOB_E157_1;
	pin F29 = GND;
	pin F30 = IOB_E157_0;
	pin G1 = IOB_W158_0;
	pin G2 = VCCO4;
	pin G3 = IOB_W158_1;
	pin G4 = IOB_W186_0;
	pin G5 = IOB_W186_1;
	pin G6 = VCCAUX;
	pin G7 = IOB_N4_2;
	pin G8 = VCCO0;
	pin G9 = IOB_N1_2;
	pin G10 = IOB_N10_1;
	pin G11 = IOB_N15_0;
	pin G12 = IOB_N16_1;
	pin G13 = VCCO0;
	pin G14 = IOB_N19_1;
	pin G15 = IOB_N39_2;
	pin G16 = IOB_N59_2;
	pin G17 = IOB_N58_0;
	pin G18 = IOB_N59_1;
	pin G19 = IOB_N64_0;
	pin G20 = IOB_N65_1;
	pin G21 = IOB_N71_2;
	pin G22 = IOB_N68_1;
	pin G23 = VCCO0;
	pin G24 = GND;
	pin G25 = IOB_E189_1;
	pin G26 = VCCO5;
	pin G27 = IOB_E158_1;
	pin G28 = IOB_E158_0;
	pin G29 = IOB_E151_1;
	pin G30 = IOB_E151_0;
	pin H1 = IOB_W157_0;
	pin H2 = IOB_W157_1;
	pin H3 = IOB_W148_0;
	pin H4 = IOB_W148_1;
	pin H5 = VCCO4;
	pin H6 = IOB_W190_0;
	pin H7 = IOB_N4_3;
	pin H8 = IOB_N2_2;
	pin H9 = IOB_N1_3;
	pin H10 = VCCO0;
	pin H11 = IOB_N15_1;
	pin H12 = IOB_N14_2;
	pin H13 = IOB_N15_2;
	pin H14 = IOB_N38_2;
	pin H15 = IOB_N39_3;
	pin H16 = IOB_N59_3;
	pin H17 = IOB_N58_1;
	pin H18 = IOB_N65_2;
	pin H19 = IOB_N64_1;
	pin H20 = VCCO0;
	pin H21 = IOB_N71_3;
	pin H22 = IOB_N74_2;
	pin H23 = TCK;
	pin H24 = VCCAUX;
	pin H25 = TDO;
	pin H26 = IOB_E163_1;
	pin H27 = IOB_E163_0;
	pin H28 = IOB_E148_1;
	pin H29 = VCCO5;
	pin H30 = IOB_E148_0;
	pin J1 = IOB_W151_0;
	pin J2 = GND;
	pin J3 = IOB_W151_1;
	pin J4 = IOB_W154_0;
	pin J5 = IOB_W154_1;
	pin J6 = IOB_W190_1;
	pin J7 = VCCAUX;
	pin J8 = IOB_N2_3;
	pin J9 = VCCAUX;
	pin J10 = IOB_N7_2;
	pin J11 = GND;
	pin J12 = IOB_N14_3;
	pin J13 = IOB_N15_3;
	pin J14 = IOB_N38_3;
	pin J15 = VCCAUX;
	pin J16 = GND;
	pin J17 = VCCO0;
	pin J18 = IOB_N65_3;
	pin J19 = IOB_N62_2;
	pin J20 = IOB_N67_2;
	pin J21 = GND;
	pin J22 = IOB_N74_3;
	pin J23 = VCCAUX;
	pin J24 = TDI;
	pin J25 = VCCO5;
	pin J26 = GND;
	pin J27 = IOB_E159_1;
	pin J28 = IOB_E159_0;
	pin J29 = IOB_E154_1;
	pin J30 = IOB_E154_0;
	pin K1 = IOB_W139_0;
	pin K2 = IOB_W139_1;
	pin K3 = IOB_W159_0;
	pin K4 = IOB_W159_1;
	pin K5 = GND;
	pin K6 = VCCO4;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = IOB_N7_3;
	pin K11 = IOB_N8_2;
	pin K12 = IOB_N11_2;
	pin K13 = VCCO0;
	pin K14 = IOB_N18_2;
	pin K15 = IOB_N19_2;
	pin K16 = GND;
	pin K17 = IOB_N58_2;
	pin K18 = GND;
	pin K19 = IOB_N62_3;
	pin K20 = IOB_N67_3;
	pin K21 = IOB_N70_2;
	pin K22 = GND;
	pin K23 = GND;
	pin K24 = VCCO5;
	pin K25 = TMS;
	pin K26 = IOB_E162_1;
	pin K27 = IOB_E162_0;
	pin K28 = IOB_E139_1;
	pin K29 = GND;
	pin K30 = IOB_E139_0;
	pin L1 = IOB_W136_0;
	pin L2 = VCCO4;
	pin L3 = IOB_W136_1;
	pin L4 = IOB_W142_0;
	pin L5 = IOB_W142_1;
	pin L6 = IOB_W132_0;
	pin L7 = IOB_W132_1;
	pin L8 = GND;
	pin L9 = VCCO0;
	pin L10 = IOB_N5_2;
	pin L11 = IOB_N8_3;
	pin L12 = IOB_N11_3;
	pin L13 = IOB_N16_2;
	pin L14 = IOB_N18_3;
	pin L15 = VCCO0;
	pin L16 = GND;
	pin L17 = IOB_N58_3;
	pin L18 = IOB_N61_2;
	pin L19 = IOB_N64_2;
	pin L20 = IOB_N68_2;
	pin L21 = IOB_N70_3;
	pin L22 = VCCAUX;
	pin L23 = GND;
	pin L24 = IOB_E127_1;
	pin L25 = IOB_E127_0;
	pin L26 = VCCO5;
	pin L27 = IOB_E145_1;
	pin L28 = IOB_E145_0;
	pin L29 = IOB_E142_1;
	pin L30 = IOB_E142_0;
	pin M1 = IOB_W133_0;
	pin M2 = IOB_W133_1;
	pin M3 = IOB_W145_0;
	pin M4 = IOB_W145_1;
	pin M5 = VCCO4;
	pin M6 = IOB_W127_0;
	pin M7 = IOB_W127_1;
	pin M8 = VCCO3;
	pin M9 = GND;
	pin M10 = IOB_N5_3;
	pin M11 = VCCAUX;
	pin M12 = GND;
	pin M13 = IOB_N16_3;
	pin M14 = VCCAUX;
	pin M15 = IOB_N19_3;
	pin M16 = GND;
	pin M17 = VCCO0;
	pin M18 = IOB_N61_3;
	pin M19 = IOB_N64_3;
	pin M20 = IOB_N68_3;
	pin M21 = VCCO0;
	pin M22 = GND;
	pin M23 = IOB_E126_1;
	pin M24 = IOB_E126_0;
	pin M25 = VCCAUX;
	pin M26 = IOB_E136_1;
	pin M27 = IOB_E136_0;
	pin M28 = IOB_E133_1;
	pin M29 = VCCO5;
	pin M30 = IOB_E133_0;
	pin N1 = IOB_W124_0;
	pin N2 = GND;
	pin N3 = IOB_W124_1;
	pin N4 = IOB_W120_0;
	pin N5 = IOB_W120_1;
	pin N6 = VCCAUX;
	pin N7 = IOB_W68_0;
	pin N8 = IOB_W68_1;
	pin N9 = IOB_W56_0;
	pin N10 = IOB_W56_1;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = GND;
	pin N23 = VCCO1;
	pin N24 = IOB_E132_1;
	pin N25 = IOB_E132_0;
	pin N26 = GND;
	pin N27 = IOB_E122_1;
	pin N28 = IOB_E122_0;
	pin N29 = IOB_E124_1;
	pin N30 = IOB_E124_0;
	pin P1 = IOB_W122_0;
	pin P2 = IOB_W122_1;
	pin P3 = IOB_W119_0;
	pin P4 = IOB_W119_1;
	pin P5 = GND;
	pin P6 = IOB_W126_0;
	pin P7 = IOB_W126_1;
	pin P8 = GND;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCCO1;
	pin P22 = IOB_E64_1;
	pin P23 = IOB_E64_0;
	pin P24 = IOB_E59_1;
	pin P25 = IOB_E59_0;
	pin P26 = IOB_E119_1;
	pin P27 = IOB_E119_0;
	pin P28 = IOB_E120_1;
	pin P29 = GND;
	pin P30 = IOB_E120_0;
	pin R1 = IOB_W118_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W118_1;
	pin R4 = IOB_W117_0;
	pin R5 = IOB_W117_1;
	pin R6 = IOB_W61_0;
	pin R7 = IOB_W61_1;
	pin R8 = VCCO3;
	pin R9 = GND;
	pin R10 = VCCAUX;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = IOB_E67_1;
	pin R22 = IOB_E67_0;
	pin R23 = VCCO1;
	pin R24 = IOB_E55_1;
	pin R25 = IOB_E55_0;
	pin R26 = VCCO1;
	pin R27 = IOB_E117_1;
	pin R28 = IOB_E117_0;
	pin R29 = IOB_E118_1;
	pin R30 = IOB_E118_0;
	pin T1 = IOB_W116_0;
	pin T2 = IOB_W116_1;
	pin T3 = IOB_W103_0;
	pin T4 = IOB_W103_1;
	pin T5 = VCCO3;
	pin T6 = IOB_W16_0;
	pin T7 = IOB_W16_1;
	pin T8 = IOB_W34_0;
	pin T9 = IOB_W34_1;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = VCCAUX;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = IOB_E50_1;
	pin T25 = IOB_E50_0;
	pin T26 = IOB_E116_1;
	pin T27 = IOB_E116_0;
	pin T28 = IOB_E103_1;
	pin T29 = VCCO1;
	pin T30 = IOB_E103_0;
	pin U1 = IOB_W102_0;
	pin U2 = GND;
	pin U3 = IOB_W102_1;
	pin U4 = IOB_W101_0;
	pin U5 = IOB_W101_1;
	pin U6 = IOB_W66_0;
	pin U7 = IOB_W66_1;
	pin U8 = VCCO3;
	pin U9 = GND;
	pin U10 = VCCAUX;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCO1;
	pin U24 = IOB_E46_1;
	pin U25 = IOB_E46_0;
	pin U26 = GND;
	pin U27 = IOB_E101_1;
	pin U28 = IOB_E101_0;
	pin U29 = IOB_E102_1;
	pin U30 = IOB_E102_0;
	pin V1 = IOB_W100_0;
	pin V2 = IOB_W100_1;
	pin V3 = IOB_W99_0;
	pin V4 = IOB_W99_1;
	pin V5 = GND;
	pin V6 = VCCAUX;
	pin V7 = IOB_W48_0;
	pin V8 = IOB_W48_1;
	pin V9 = IOB_W53_0;
	pin V10 = IOB_W53_1;
	pin V11 = VCCINT;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCINT;
	pin V21 = VCCAUX;
	pin V22 = GND;
	pin V23 = IOB_E41_1;
	pin V24 = IOB_E41_0;
	pin V25 = VCCAUX;
	pin V26 = IOB_E99_1;
	pin V27 = IOB_E99_0;
	pin V28 = IOB_E100_1;
	pin V29 = GND;
	pin V30 = IOB_E100_0;
	pin W1 = IOB_W93_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W93_1;
	pin W4 = IOB_W98_0;
	pin W5 = IOB_W98_1;
	pin W6 = IOB_W30_0;
	pin W7 = IOB_W30_1;
	pin W8 = GND;
	pin W9 = IOB_W25_0;
	pin W10 = IOB_W25_1;
	pin W11 = IOB_W11_1;
	pin W12 = IOB_S7_3;
	pin W13 = VCCAUX;
	pin W14 = IOB_S10_3;
	pin W15 = VCCAUX;
	pin W16 = GND;
	pin W17 = VCCAUX;
	pin W18 = GND;
	pin W19 = IOB_S58_3;
	pin W20 = IOB_S61_3;
	pin W21 = IOB_E37_1;
	pin W22 = IOB_E37_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E68_1;
	pin W25 = IOB_E68_0;
	pin W26 = VCCO1;
	pin W27 = IOB_E98_1;
	pin W28 = IOB_E98_0;
	pin W29 = IOB_E94_1;
	pin W30 = IOB_E94_0;
	pin Y1 = IOB_W87_0;
	pin Y2 = IOB_W87_1;
	pin Y3 = IOB_W84_0;
	pin Y4 = IOB_W84_1;
	pin Y5 = VCCO3;
	pin Y6 = IOB_W39_0;
	pin Y7 = IOB_W39_1;
	pin Y8 = IOB_W7_0;
	pin Y9 = IOB_W7_1;
	pin Y10 = VCCO3;
	pin Y11 = IOB_W11_0;
	pin Y12 = IOB_S7_2;
	pin Y13 = IOB_S10_2;
	pin Y14 = IOB_S18_3;
	pin Y15 = IOB_S15_3;
	pin Y16 = IOB_S11_3;
	pin Y17 = IOB_S38_3;
	pin Y18 = VCCAUX;
	pin Y19 = IOB_S58_2;
	pin Y20 = IOB_S61_2;
	pin Y21 = IOB_S67_3;
	pin Y22 = IOB_E32_1;
	pin Y23 = IOB_E32_0;
	pin Y24 = IOB_E27_1;
	pin Y25 = IOB_E27_0;
	pin Y26 = IOB_E84_1;
	pin Y27 = IOB_E84_0;
	pin Y28 = IOB_E93_1;
	pin Y29 = VCCO1;
	pin Y30 = IOB_E93_0;
	pin AA1 = IOB_W94_0;
	pin AA2 = GND;
	pin AA3 = IOB_W94_1;
	pin AA4 = IOB_W90_0;
	pin AA5 = IOB_W90_1;
	pin AA6 = IOB_W18_0;
	pin AA7 = IOB_W18_1;
	pin AA8 = VCCO3;
	pin AA9 = IOB_W2_0;
	pin AA10 = IOB_W2_1;
	pin AA11 = IOB_S5_3;
	pin AA12 = VCCO2;
	pin AA13 = GND;
	pin AA14 = IOB_S18_2;
	pin AA15 = IOB_S15_2;
	pin AA16 = VCCO2;
	pin AA17 = IOB_S38_2;
	pin AA18 = IOB_S62_3;
	pin AA19 = IOB_S59_3;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S67_2;
	pin AA22 = IOB_S70_3;
	pin AA23 = VCCO1;
	pin AA24 = IOB_E22_1;
	pin AA25 = IOB_E22_0;
	pin AA26 = GND;
	pin AA27 = IOB_E87_1;
	pin AA28 = IOB_E87_0;
	pin AA29 = IOB_E90_1;
	pin AA30 = IOB_E90_0;
	pin AB1 = IOB_W95_0;
	pin AB2 = IOB_W95_1;
	pin AB3 = IOB_W75_0;
	pin AB4 = IOB_W75_1;
	pin AB5 = GND;
	pin AB6 = IOB_W27_0;
	pin AB7 = IOB_W27_1;
	pin AB8 = PROG_B;
	pin AB9 = IOB_S4_2;
	pin AB10 = IOB_S4_3;
	pin AB11 = IOB_S5_2;
	pin AB12 = IOB_S8_3;
	pin AB13 = IOB_S14_3;
	pin AB14 = IOB_S19_3;
	pin AB15 = GND;
	pin AB16 = IOB_S11_2;
	pin AB17 = IOB_S58_1;
	pin AB18 = IOB_S62_2;
	pin AB19 = IOB_S59_2;
	pin AB20 = IOB_S65_3;
	pin AB21 = IOB_S68_3;
	pin AB22 = GND;
	pin AB23 = IOB_S73_1;
	pin AB24 = VCCAUX;
	pin AB25 = SUSPEND;
	pin AB26 = VCCBATT;
	pin AB27 = RFUSE;
	pin AB28 = IOB_E95_1;
	pin AB29 = GND;
	pin AB30 = IOB_E95_0;
	pin AC1 = IOB_W81_0;
	pin AC2 = VCCO3;
	pin AC3 = IOB_W81_1;
	pin AC4 = IOB_W69_0;
	pin AC5 = IOB_W69_1;
	pin AC6 = IOB_W21_1;
	pin AC7 = VCCAUX;
	pin AC8 = GND;
	pin AC9 = IOB_S4_1;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S11_1;
	pin AC12 = IOB_S8_2;
	pin AC13 = IOB_S14_2;
	pin AC14 = IOB_S19_2;
	pin AC15 = IOB_S16_3;
	pin AC16 = IOB_S40_3;
	pin AC17 = GND;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S64_3;
	pin AC20 = IOB_S65_2;
	pin AC21 = IOB_S68_2;
	pin AC22 = IOB_S70_2;
	pin AC23 = IOB_S73_0;
	pin AC24 = IOB_S74_1;
	pin AC25 = CMP_CS_B;
	pin AC26 = VCCO1;
	pin AC27 = IOB_E78_1;
	pin AC28 = IOB_E78_0;
	pin AC29 = IOB_E75_1;
	pin AC30 = IOB_E75_0;
	pin AD1 = IOB_W78_0;
	pin AD2 = IOB_W78_1;
	pin AD3 = IOB_W72_0;
	pin AD4 = IOB_W72_1;
	pin AD5 = VCCO3;
	pin AD6 = IOB_W21_0;
	pin AD7 = IOB_W5_1;
	pin AD8 = IOB_S2_1;
	pin AD9 = IOB_S4_0;
	pin AD10 = IOB_S10_1;
	pin AD11 = IOB_S11_0;
	pin AD12 = IOB_S16_1;
	pin AD13 = VCCO2;
	pin AD14 = IOB_S19_1;
	pin AD15 = IOB_S16_2;
	pin AD16 = IOB_S40_2;
	pin AD17 = IOB_S58_0;
	pin AD18 = IOB_S59_1;
	pin AD19 = IOB_S64_2;
	pin AD20 = IOB_S62_1;
	pin AD21 = VCCO2;
	pin AD22 = IOB_S68_1;
	pin AD23 = VCCO2;
	pin AD24 = IOB_S74_0;
	pin AD25 = DONE;
	pin AD26 = IOB_E39_1;
	pin AD27 = IOB_E39_0;
	pin AD28 = IOB_E81_1;
	pin AD29 = VCCO1;
	pin AD30 = IOB_E81_0;
	pin AE1 = IOB_W67_0;
	pin AE2 = GND;
	pin AE3 = IOB_W67_1;
	pin AE4 = IOB_W43_1;
	pin AE5 = IOB_W14_1;
	pin AE6 = IOB_W9_1;
	pin AE7 = IOB_W5_0;
	pin AE8 = IOB_S2_0;
	pin AE9 = IOB_S7_1;
	pin AE10 = IOB_S10_0;
	pin AE11 = IOB_S14_1;
	pin AE12 = IOB_S16_0;
	pin AE13 = IOB_S15_1;
	pin AE14 = IOB_S19_0;
	pin AE15 = IOB_S18_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S41_1;
	pin AE18 = IOB_S59_0;
	pin AE19 = IOB_S61_1;
	pin AE20 = IOB_S62_0;
	pin AE21 = IOB_S64_1;
	pin AE22 = IOB_S68_0;
	pin AE23 = IOB_S70_1;
	pin AE24 = IOB_S71_1;
	pin AE25 = IOB_E30_1;
	pin AE26 = IOB_E30_0;
	pin AE27 = IOB_E69_1;
	pin AE28 = IOB_E69_0;
	pin AE29 = IOB_E72_1;
	pin AE30 = IOB_E72_0;
	pin AF1 = IOB_W64_1;
	pin AF2 = IOB_W59_1;
	pin AF3 = IOB_W46_1;
	pin AF4 = IOB_W43_0;
	pin AF5 = GND;
	pin AF6 = IOB_W9_0;
	pin AF7 = IOB_S5_1;
	pin AF8 = VCCO2;
	pin AF9 = IOB_S7_0;
	pin AF10 = GND;
	pin AF11 = IOB_S14_0;
	pin AF12 = GT245_RREF;
	pin AF13 = IOB_S15_0;
	pin AF14 = GT245_AVTTRCAL;
	pin AF15 = IOB_S18_0;
	pin AF16 = IOB_S40_1;
	pin AF17 = IOB_S41_0;
	pin AF18 = GND;
	pin AF19 = IOB_S61_0;
	pin AF20 = GND;
	pin AF21 = IOB_S64_0;
	pin AF22 = GND;
	pin AF23 = IOB_S70_0;
	pin AF24 = IOB_S71_0;
	pin AF25 = IOB_S67_1;
	pin AF26 = GND;
	pin AF27 = VFS;
	pin AF28 = IOB_E66_1;
	pin AF29 = GND;
	pin AF30 = IOB_E66_0;
	pin AG1 = IOB_W64_0;
	pin AG2 = VCCO3;
	pin AG3 = IOB_W46_0;
	pin AG4 = IOB_W55_1;
	pin AG5 = IOB_W14_0;
	pin AG6 = IOB_S1_3;
	pin AG7 = IOB_S5_0;
	pin AG8 = IOB_S8_1;
	pin AG9 = VCCAUX;
	pin AG10 = GT245_RXP0;
	pin AG11 = GT245_VTRX;
	pin AG12 = GT245_RXP1;
	pin AG13 = GND;
	pin AG14 = GT245_CLKP1;
	pin AG15 = GND;
	pin AG16 = IOB_S40_0;
	pin AG17 = GND;
	pin AG18 = GT267_CLKP0;
	pin AG19 = GND;
	pin AG20 = GT267_RXP0;
	pin AG21 = GT267_VTRX;
	pin AG22 = GT267_RXP1;
	pin AG23 = VCCAUX;
	pin AG24 = IOB_S65_1;
	pin AG25 = IOB_S67_0;
	pin AG26 = IOB_E25_1;
	pin AG27 = IOB_E43_1;
	pin AG28 = IOB_E43_0;
	pin AG29 = IOB_E61_1;
	pin AG30 = IOB_E61_0;
	pin AH1 = IOB_W50_1;
	pin AH2 = IOB_W59_0;
	pin AH3 = IOB_W37_1;
	pin AH4 = IOB_W55_0;
	pin AH5 = IOB_W23_1;
	pin AH6 = IOB_S1_2;
	pin AH7 = IOB_S2_3;
	pin AH8 = IOB_S8_0;
	pin AH9 = GND;
	pin AH10 = GT245_RXN0;
	pin AH11 = GND;
	pin AH12 = GT245_RXN1;
	pin AH13 = GT245_AVCC;
	pin AH14 = GT245_CLKN1;
	pin AH15 = GT245_AVCCPLL1;
	pin AH16 = IOB_S39_3;
	pin AH17 = GT267_AVCCPLL0;
	pin AH18 = GT267_CLKN0;
	pin AH19 = GT267_AVCC;
	pin AH20 = GT267_RXN0;
	pin AH21 = GND;
	pin AH22 = GT267_RXN1;
	pin AH23 = GND;
	pin AH24 = IOB_S65_0;
	pin AH25 = VCCO2;
	pin AH26 = IOB_E25_0;
	pin AH27 = IOB_E34_1;
	pin AH28 = GND;
	pin AH29 = VCCO1;
	pin AH30 = IOB_E56_1;
	pin AJ1 = IOB_W50_0;
	pin AJ2 = IOB_W41_1;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_W32_1;
	pin AJ5 = GND;
	pin AJ6 = IOB_S1_1;
	pin AJ7 = VCCO2;
	pin AJ8 = GND;
	pin AJ9 = GT245_TXP0;
	pin AJ10 = GND;
	pin AJ11 = GT245_TXP1;
	pin AJ12 = GND;
	pin AJ13 = GT245_CLKP0;
	pin AJ14 = GT245_AVCCPLL0;
	pin AJ15 = IOB_S38_1;
	pin AJ16 = VCCO2;
	pin AJ17 = IOB_S39_1;
	pin AJ18 = GT267_AVCCPLL1;
	pin AJ19 = GT267_CLKP1;
	pin AJ20 = GND;
	pin AJ21 = GT267_TXP0;
	pin AJ22 = GND;
	pin AJ23 = GT267_TXP1;
	pin AJ24 = GND;
	pin AJ25 = IOB_S73_3;
	pin AJ26 = IOB_S74_3;
	pin AJ27 = VCCO1;
	pin AJ28 = IOB_E48_1;
	pin AJ29 = IOB_E53_1;
	pin AJ30 = IOB_E56_0;
	pin AK1 = GND;
	pin AK2 = IOB_W41_0;
	pin AK3 = IOB_W37_0;
	pin AK4 = IOB_W32_0;
	pin AK5 = IOB_W23_0;
	pin AK6 = IOB_S1_0;
	pin AK7 = IOB_S2_2;
	pin AK8 = GND;
	pin AK9 = GT245_TXN0;
	pin AK10 = GT245_VTTX;
	pin AK11 = GT245_TXN1;
	pin AK12 = GND;
	pin AK13 = GT245_CLKN0;
	pin AK14 = GND;
	pin AK15 = IOB_S38_0;
	pin AK16 = IOB_S39_2;
	pin AK17 = IOB_S39_0;
	pin AK18 = GND;
	pin AK19 = GT267_CLKN1;
	pin AK20 = GND;
	pin AK21 = GT267_TXN0;
	pin AK22 = GT267_VTTX;
	pin AK23 = GT267_TXN1;
	pin AK24 = GND;
	pin AK25 = IOB_S73_2;
	pin AK26 = IOB_S74_2;
	pin AK27 = IOB_E34_0;
	pin AK28 = IOB_E48_0;
	pin AK29 = IOB_E53_0;
	pin AK30 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150-csg484 xq6slx150-cs484 xq6slx150-csg484 xc6slx150l-csg484 xq6slx150l-cs484 xq6slx150l-csg484
bond BOND39 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_0;
	pin A3 = IOB_W190_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N39_2;
	pin A11 = IOB_N39_0;
	pin A12 = IOB_N40_2;
	pin A13 = IOB_N61_0;
	pin A14 = IOB_N62_0;
	pin A15 = IOB_N71_0;
	pin A16 = IOB_N73_2;
	pin A17 = IOB_N73_0;
	pin A18 = IOB_N74_0;
	pin A19 = IOB_E158_1;
	pin A20 = IOB_E158_0;
	pin A21 = IOB_E162_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N39_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N40_3;
	pin B13 = GND;
	pin B14 = IOB_N62_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N73_3;
	pin B17 = GND;
	pin B18 = IOB_N74_1;
	pin B19 = VCCO1;
	pin B20 = IOB_E162_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W186_1;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N38_0;
	pin C11 = IOB_N39_1;
	pin C12 = IOB_N40_0;
	pin C13 = IOB_N61_1;
	pin C14 = IOB_N59_0;
	pin C15 = IOB_N71_1;
	pin C16 = IOB_N74_2;
	pin C17 = IOB_N73_1;
	pin C18 = IOB_E164_1;
	pin C19 = IOB_E164_0;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W186_0;
	pin D4 = GND;
	pin D5 = IOB_W188_0;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N5_3;
	pin D8 = IOB_N38_2;
	pin D9 = IOB_N38_3;
	pin D10 = IOB_N38_1;
	pin D11 = IOB_N40_1;
	pin D12 = IOB_N61_2;
	pin D13 = IOB_N61_3;
	pin D14 = TCK;
	pin D15 = IOB_N59_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N74_3;
	pin D18 = GND;
	pin D19 = IOB_E165_1;
	pin D20 = IOB_E165_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W139_1;
	pin E5 = IOB_W167_0;
	pin E6 = IOB_W188_1;
	pin E7 = GND;
	pin E8 = IOB_N11_2;
	pin E9 = VCCO0;
	pin E10 = IOB_N41_2;
	pin E11 = GND;
	pin E12 = IOB_N62_2;
	pin E13 = VCCO0;
	pin E14 = TDO;
	pin E15 = GND;
	pin E16 = TMS;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W139_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W167_1;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_W184_1;
	pin F9 = IOB_N11_3;
	pin F10 = IOB_N41_3;
	pin F11 = VCCAUX;
	pin F12 = IOB_N62_3;
	pin F13 = IOB_E167_1;
	pin F14 = IOB_E167_0;
	pin F15 = IOB_E189_1;
	pin F16 = IOB_E189_0;
	pin F17 = IOB_E159_1;
	pin F18 = IOB_E159_0;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W166_0;
	pin G5 = GND;
	pin G6 = IOB_W166_1;
	pin G7 = IOB_W165_0;
	pin G8 = IOB_W165_1;
	pin G9 = IOB_N11_0;
	pin G10 = VCCO0;
	pin G11 = IOB_N64_2;
	pin G12 = VCCAUX;
	pin G13 = IOB_E151_0;
	pin G14 = VCCO1;
	pin G15 = IOB_E166_1;
	pin G16 = IOB_E166_0;
	pin G17 = IOB_E163_1;
	pin G18 = GND;
	pin G19 = IOB_E163_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W124_0;
	pin H4 = IOB_W124_1;
	pin H5 = IOB_W127_0;
	pin H6 = IOB_W127_1;
	pin H7 = GND;
	pin H8 = IOB_W133_1;
	pin H9 = VCCAUX;
	pin H10 = IOB_N11_1;
	pin H11 = IOB_N64_3;
	pin H12 = IOB_E151_1;
	pin H13 = IOB_E145_1;
	pin H14 = IOB_E145_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E148_0;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W120_1;
	pin J7 = IOB_W133_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E148_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = GND;
	pin J21 = IOB_E100_1;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W118_0;
	pin K6 = IOB_W118_1;
	pin K7 = IOB_W136_0;
	pin K8 = IOB_W136_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E126_0;
	pin K17 = IOB_E99_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W68_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E126_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_1;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W68_1;
	pin M7 = IOB_W56_0;
	pin M8 = IOB_W56_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E59_0;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W55_0;
	pin N7 = IOB_W55_1;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E55_1;
	pin N16 = IOB_E55_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W50_0;
	pin P6 = IOB_W50_1;
	pin P7 = IOB_W53_0;
	pin P8 = IOB_W53_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W25_0;
	pin R8 = IOB_W43_0;
	pin R9 = IOB_W43_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S18_1;
	pin R12 = VCCAUX;
	pin R13 = IOB_S38_3;
	pin R14 = VCCINT;
	pin R15 = IOB_E37_1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W23_0;
	pin T8 = IOB_W25_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S16_1;
	pin T11 = IOB_S18_0;
	pin T12 = IOB_S38_1;
	pin T13 = VCCO2;
	pin T14 = IOB_S59_3;
	pin T15 = CMP_CS_B;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W41_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W23_1;
	pin U9 = IOB_S15_3;
	pin U10 = IOB_S16_0;
	pin U11 = VCCAUX;
	pin U12 = IOB_S38_0;
	pin U13 = IOB_S38_2;
	pin U14 = IOB_S59_2;
	pin U15 = IOB_S65_1;
	pin U16 = DONE;
	pin U17 = VCCBATT;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W41_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S11_3;
	pin V8 = VCCO2;
	pin V9 = IOB_S15_2;
	pin V10 = GND;
	pin V11 = IOB_S16_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S65_3;
	pin V14 = GND;
	pin V15 = IOB_S65_0;
	pin V16 = VCCO2;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W16_1;
	pin W5 = VCCO3;
	pin W6 = IOB_S2_3;
	pin W7 = GND;
	pin W8 = IOB_S11_2;
	pin W9 = IOB_S15_1;
	pin W10 = IOB_S16_2;
	pin W11 = IOB_S40_3;
	pin W12 = IOB_S18_3;
	pin W13 = IOB_S65_2;
	pin W14 = IOB_S62_3;
	pin W15 = IOB_S64_3;
	pin W16 = GND;
	pin W17 = IOB_S74_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E68_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E68_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W16_0;
	pin Y5 = IOB_S1_1;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S2_1;
	pin Y8 = IOB_S15_0;
	pin Y9 = IOB_S14_3;
	pin Y10 = IOB_S40_2;
	pin Y11 = IOB_S39_3;
	pin Y12 = IOB_S18_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S62_2;
	pin Y15 = IOB_S71_1;
	pin Y16 = IOB_S64_2;
	pin Y17 = IOB_S73_3;
	pin Y18 = IOB_S74_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E56_1;
	pin Y22 = IOB_E56_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S1_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S14_1;
	pin AA9 = GND;
	pin AA10 = IOB_S39_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S40_1;
	pin AA13 = GND;
	pin AA14 = IOB_S64_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S73_1;
	pin AA17 = GND;
	pin AA18 = IOB_S74_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E48_1;
	pin AA22 = IOB_E48_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S2_0;
	pin AB8 = IOB_S14_0;
	pin AB9 = IOB_S14_2;
	pin AB10 = IOB_S39_0;
	pin AB11 = IOB_S39_2;
	pin AB12 = IOB_S40_0;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S64_0;
	pin AB15 = IOB_S71_0;
	pin AB16 = IOB_S73_0;
	pin AB17 = IOB_S73_2;
	pin AB18 = IOB_S74_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150-fgg484 xq6slx150-fg484 xc6slx150l-fgg484 xq6slx150l-fg484
bond BOND40 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N39_2;
	pin A11 = IOB_N39_0;
	pin A12 = IOB_N40_0;
	pin A13 = IOB_N41_2;
	pin A14 = IOB_N62_0;
	pin A15 = IOB_N64_2;
	pin A16 = IOB_N73_2;
	pin A17 = IOB_N73_0;
	pin A18 = IOB_N74_2;
	pin A19 = TDO;
	pin A20 = IOB_E148_1;
	pin A21 = IOB_E148_0;
	pin A22 = GND;
	pin B1 = IOB_W139_0;
	pin B2 = IOB_W139_1;
	pin B3 = IOB_W190_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N39_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N40_1;
	pin B13 = GND;
	pin B14 = IOB_N62_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N73_3;
	pin B17 = GND;
	pin B18 = IOB_N74_3;
	pin B19 = VCCO0;
	pin B20 = IOB_E189_0;
	pin B21 = IOB_E151_1;
	pin B22 = IOB_E151_0;
	pin C1 = IOB_W122_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W122_1;
	pin C4 = IOB_W186_0;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N38_0;
	pin C11 = IOB_N39_1;
	pin C12 = IOB_N40_2;
	pin C13 = IOB_N41_3;
	pin C14 = IOB_N62_2;
	pin C15 = IOB_N64_3;
	pin C16 = IOB_N71_0;
	pin C17 = IOB_N73_1;
	pin C18 = TMS;
	pin C19 = IOB_E189_1;
	pin C20 = IOB_E119_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E119_0;
	pin D1 = IOB_W120_0;
	pin D2 = IOB_W120_1;
	pin D3 = IOB_W186_1;
	pin D4 = GND;
	pin D5 = IOB_W133_1;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N38_3;
	pin D8 = IOB_N38_2;
	pin D9 = IOB_N5_3;
	pin D10 = IOB_N38_1;
	pin D11 = IOB_N40_3;
	pin D12 = IOB_N58_2;
	pin D13 = IOB_N59_2;
	pin D14 = IOB_N62_3;
	pin D15 = IOB_N71_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N74_0;
	pin D18 = GND;
	pin D19 = IOB_E124_1;
	pin D20 = IOB_E124_0;
	pin D21 = IOB_E120_1;
	pin D22 = IOB_E120_0;
	pin E1 = IOB_W119_0;
	pin E2 = GND;
	pin E3 = IOB_W119_1;
	pin E4 = IOB_W133_0;
	pin E5 = IOB_W188_1;
	pin E6 = IOB_W188_0;
	pin E7 = GND;
	pin E8 = IOB_N10_1;
	pin E9 = VCCO0;
	pin E10 = IOB_N14_3;
	pin E11 = GND;
	pin E12 = IOB_N58_3;
	pin E13 = VCCO0;
	pin E14 = IOB_N61_3;
	pin E15 = GND;
	pin E16 = IOB_N74_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E116_1;
	pin E21 = GND;
	pin E22 = IOB_E116_0;
	pin F1 = IOB_W117_0;
	pin F2 = IOB_W117_1;
	pin F3 = IOB_W118_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W124_0;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_N10_0;
	pin F9 = IOB_N11_2;
	pin F10 = IOB_N14_2;
	pin F11 = VCCAUX;
	pin F12 = IOB_N58_0;
	pin F13 = IOB_N59_3;
	pin F14 = IOB_N61_1;
	pin F15 = IOB_N61_2;
	pin F16 = IOB_E166_1;
	pin F17 = IOB_E166_0;
	pin F18 = IOB_E122_1;
	pin F19 = IOB_E122_0;
	pin F20 = IOB_E118_0;
	pin F21 = IOB_E102_1;
	pin F22 = IOB_E102_0;
	pin G1 = IOB_W103_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W103_1;
	pin G4 = IOB_W118_1;
	pin G5 = GND;
	pin G6 = IOB_W124_1;
	pin G7 = IOB_W184_1;
	pin G8 = IOB_N11_3;
	pin G9 = IOB_N11_1;
	pin G10 = VCCO0;
	pin G11 = IOB_N14_1;
	pin G12 = VCCAUX;
	pin G13 = IOB_N59_0;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = IOB_E167_1;
	pin G17 = IOB_E167_0;
	pin G18 = GND;
	pin G19 = IOB_E118_1;
	pin G20 = IOB_E100_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E100_0;
	pin H1 = IOB_W102_0;
	pin H2 = IOB_W102_1;
	pin H3 = IOB_W101_0;
	pin H4 = IOB_W101_1;
	pin H5 = IOB_W116_0;
	pin H6 = IOB_W116_1;
	pin H7 = GND;
	pin H8 = IOB_W136_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N11_0;
	pin H11 = IOB_N14_0;
	pin H12 = IOB_N58_1;
	pin H13 = IOB_N59_1;
	pin H14 = IOB_N61_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E126_1;
	pin H17 = IOB_E126_0;
	pin H18 = IOB_E117_0;
	pin H19 = IOB_E117_1;
	pin H20 = IOB_E101_1;
	pin H21 = IOB_E98_1;
	pin H22 = IOB_E98_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W99_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W100_0;
	pin J7 = IOB_W136_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E145_0;
	pin J17 = IOB_E103_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E94_1;
	pin J21 = GND;
	pin J22 = IOB_E94_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W99_1;
	pin K4 = IOB_W98_0;
	pin K5 = IOB_W98_1;
	pin K6 = IOB_W100_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_1;
	pin K17 = IOB_E103_0;
	pin K18 = IOB_E53_0;
	pin K19 = IOB_E99_0;
	pin K20 = IOB_E99_1;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W95_0;
	pin L5 = GND;
	pin L6 = IOB_W56_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E59_0;
	pin L16 = VCCO1;
	pin L17 = IOB_E53_1;
	pin L18 = GND;
	pin L19 = IOB_E95_0;
	pin L20 = IOB_E90_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E90_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W95_1;
	pin M4 = IOB_W68_0;
	pin M5 = IOB_W68_1;
	pin M6 = IOB_W56_1;
	pin M7 = IOB_W53_1;
	pin M8 = IOB_W53_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E30_1;
	pin M18 = IOB_E30_0;
	pin M19 = IOB_E68_1;
	pin M20 = IOB_E95_1;
	pin M21 = IOB_E87_1;
	pin M22 = IOB_E87_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W59_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W25_1;
	pin N7 = IOB_W25_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = IOB_E27_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E68_0;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W59_1;
	pin P4 = IOB_W55_0;
	pin P5 = IOB_W18_0;
	pin P6 = IOB_W18_1;
	pin P7 = IOB_W16_0;
	pin P8 = IOB_W16_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = VFS;
	pin P17 = IOB_E27_1;
	pin P18 = IOB_E25_1;
	pin P19 = IOB_E56_1;
	pin P20 = IOB_E56_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W55_1;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_S4_2;
	pin R8 = IOB_S5_0;
	pin R9 = IOB_S5_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S19_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S58_0;
	pin R14 = VCCINT;
	pin R15 = IOB_S67_2;
	pin R16 = IOB_S67_3;
	pin R17 = VCCBATT;
	pin R18 = GND;
	pin R19 = IOB_E25_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W21_0;
	pin T4 = IOB_W21_1;
	pin T5 = IOB_S1_0;
	pin T6 = IOB_S1_1;
	pin T7 = IOB_S4_3;
	pin T8 = IOB_S11_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S10_3;
	pin T11 = IOB_S19_2;
	pin T12 = IOB_S58_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S58_1;
	pin T15 = IOB_S70_0;
	pin T16 = IOB_S70_1;
	pin T17 = IOB_S73_0;
	pin T18 = IOB_S73_1;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W23_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_1;
	pin U7 = GND;
	pin U8 = IOB_S11_0;
	pin U9 = IOB_S11_3;
	pin U10 = IOB_S10_2;
	pin U11 = VCCAUX;
	pin U12 = IOB_S58_2;
	pin U13 = IOB_S65_2;
	pin U14 = IOB_S65_3;
	pin U15 = IOB_S65_1;
	pin U16 = IOB_S68_2;
	pin U17 = IOB_S68_3;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W23_0;
	pin V4 = GND;
	pin V5 = IOB_S2_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S15_2;
	pin V8 = VCCO2;
	pin V9 = IOB_S11_2;
	pin V10 = GND;
	pin V11 = IOB_S18_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S61_3;
	pin V14 = GND;
	pin V15 = IOB_S65_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S67_1;
	pin V18 = IOB_S68_0;
	pin V19 = IOB_S68_1;
	pin V20 = IOB_E32_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W5_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_S2_3;
	pin W5 = VCCO2;
	pin W6 = IOB_S10_1;
	pin W7 = GND;
	pin W8 = IOB_S15_3;
	pin W9 = IOB_S15_1;
	pin W10 = IOB_S16_3;
	pin W11 = IOB_S18_2;
	pin W12 = IOB_S40_3;
	pin W13 = IOB_S61_2;
	pin W14 = IOB_S59_3;
	pin W15 = IOB_S62_0;
	pin W16 = GND;
	pin W17 = IOB_S67_0;
	pin W18 = IOB_S70_3;
	pin W19 = GND;
	pin W20 = IOB_E55_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E55_0;
	pin Y1 = IOB_W2_0;
	pin Y2 = IOB_W2_1;
	pin Y3 = IOB_S5_3;
	pin Y4 = IOB_S2_2;
	pin Y5 = IOB_S8_3;
	pin Y6 = IOB_S10_0;
	pin Y7 = IOB_S14_3;
	pin Y8 = IOB_S15_0;
	pin Y9 = IOB_S18_1;
	pin Y10 = IOB_S16_2;
	pin Y11 = IOB_S39_1;
	pin Y12 = IOB_S40_2;
	pin Y13 = IOB_S40_1;
	pin Y14 = IOB_S59_2;
	pin Y15 = IOB_S59_1;
	pin Y16 = IOB_S62_1;
	pin Y17 = IOB_S64_1;
	pin Y18 = IOB_S70_2;
	pin Y19 = IOB_S71_1;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S74_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S1_3;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S7_1;
	pin AA5 = GND;
	pin AA6 = IOB_S14_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S16_1;
	pin AA9 = GND;
	pin AA10 = IOB_S19_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S39_3;
	pin AA13 = GND;
	pin AA14 = IOB_S62_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S61_1;
	pin AA17 = GND;
	pin AA18 = IOB_S64_3;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S73_3;
	pin AA21 = IOB_S74_1;
	pin AA22 = IOB_S74_2;
	pin AB1 = GND;
	pin AB2 = IOB_S1_2;
	pin AB3 = IOB_S5_2;
	pin AB4 = IOB_S7_0;
	pin AB5 = IOB_S8_2;
	pin AB6 = IOB_S14_0;
	pin AB7 = IOB_S14_2;
	pin AB8 = IOB_S16_0;
	pin AB9 = IOB_S18_0;
	pin AB10 = IOB_S19_0;
	pin AB11 = IOB_S39_0;
	pin AB12 = IOB_S39_2;
	pin AB13 = IOB_S40_0;
	pin AB14 = IOB_S62_2;
	pin AB15 = IOB_S59_0;
	pin AB16 = IOB_S61_0;
	pin AB17 = IOB_S64_0;
	pin AB18 = IOB_S64_2;
	pin AB19 = IOB_S71_0;
	pin AB20 = IOB_S73_2;
	pin AB21 = IOB_S74_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150-fgg676 xc6slx150l-fgg676
bond BOND41 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N11_0;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N16_0;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N19_0;
	pin A13 = IOB_N39_2;
	pin A14 = IOB_N39_0;
	pin A15 = IOB_N40_0;
	pin A16 = IOB_N41_2;
	pin A17 = IOB_N62_0;
	pin A18 = IOB_N71_0;
	pin A19 = IOB_N73_2;
	pin A20 = IOB_N73_0;
	pin A21 = IOB_N74_2;
	pin A22 = IOB_N74_0;
	pin A23 = IOB_E189_0;
	pin A24 = TDO;
	pin A25 = IOB_E166_0;
	pin A26 = GND;
	pin B1 = IOB_W186_0;
	pin B2 = IOB_W186_1;
	pin B3 = VCCO0;
	pin B4 = IOB_N1_1;
	pin B5 = GND;
	pin B6 = IOB_N4_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N11_1;
	pin B9 = GND;
	pin B10 = IOB_N16_1;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_1;
	pin B13 = GND;
	pin B14 = IOB_N39_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N41_3;
	pin B17 = GND;
	pin B18 = IOB_N71_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N73_1;
	pin B21 = GND;
	pin B22 = IOB_N74_1;
	pin B23 = IOB_E189_1;
	pin B24 = IOB_E166_1;
	pin B25 = IOB_E164_1;
	pin B26 = IOB_E164_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_W190_0;
	pin C4 = IOB_W190_1;
	pin C5 = IOB_N2_1;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N8_1;
	pin C8 = IOB_N10_0;
	pin C9 = IOB_N14_3;
	pin C10 = IOB_N15_2;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N36_0;
	pin C13 = IOB_N39_3;
	pin C14 = IOB_N40_2;
	pin C15 = IOB_N40_1;
	pin C16 = IOB_N59_0;
	pin C17 = IOB_N62_1;
	pin C18 = IOB_N64_0;
	pin C19 = IOB_N73_3;
	pin C20 = IOB_N67_0;
	pin C21 = IOB_N74_3;
	pin C22 = VCCO0;
	pin C23 = TMS;
	pin C24 = IOB_E186_0;
	pin C25 = IOB_E165_1;
	pin C26 = IOB_E165_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = IOB_N2_2;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N10_2;
	pin D8 = IOB_N10_1;
	pin D9 = VCCO0;
	pin D10 = IOB_N15_3;
	pin D11 = IOB_N18_3;
	pin D12 = IOB_N36_1;
	pin D13 = IOB_N38_0;
	pin D14 = IOB_N40_3;
	pin D15 = IOB_N58_0;
	pin D16 = IOB_N59_1;
	pin D17 = VCCO0;
	pin D18 = IOB_N64_1;
	pin D19 = IOB_N65_0;
	pin D20 = IOB_N68_0;
	pin D21 = IOB_N67_1;
	pin D22 = IOB_E184_0;
	pin D23 = IOB_E186_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W181_0;
	pin E4 = IOB_W181_1;
	pin E5 = IOB_W184_0;
	pin E6 = IOB_N2_3;
	pin E7 = GND;
	pin E8 = IOB_N10_3;
	pin E9 = IOB_N11_2;
	pin E10 = IOB_N14_1;
	pin E11 = GND;
	pin E12 = IOB_N36_2;
	pin E13 = VCCO0;
	pin E14 = IOB_N58_1;
	pin E15 = GND;
	pin E16 = IOB_N62_2;
	pin E17 = IOB_N61_0;
	pin E18 = IOB_N68_2;
	pin E19 = IOB_N65_1;
	pin E20 = IOB_N68_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E181_1;
	pin E24 = IOB_E181_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_W184_1;
	pin F6 = VCCAUX;
	pin F7 = IOB_N4_2;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N11_3;
	pin F10 = IOB_N14_0;
	pin F11 = IOB_N18_2;
	pin F12 = IOB_N36_3;
	pin F13 = IOB_N38_1;
	pin F14 = IOB_N38_2;
	pin F15 = IOB_N61_2;
	pin F16 = IOB_N62_3;
	pin F17 = IOB_N61_1;
	pin F18 = IOB_N68_3;
	pin F19 = GND;
	pin F20 = TDI;
	pin F21 = VCCAUX;
	pin F22 = IOB_E184_1;
	pin F23 = VCCO5;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W165_0;
	pin G4 = IOB_W165_1;
	pin G5 = IOB_W182_0;
	pin G6 = IOB_W182_1;
	pin G7 = IOB_W188_0;
	pin G8 = IOB_N4_3;
	pin G9 = IOB_N5_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N19_2;
	pin G12 = VCCAUX;
	pin G13 = IOB_N38_3;
	pin G14 = IOB_N58_2;
	pin G15 = VCCAUX;
	pin G16 = IOB_N61_3;
	pin G17 = IOB_N67_2;
	pin G18 = VCCO0;
	pin G19 = IOB_E167_0;
	pin G20 = IOB_E188_1;
	pin G21 = IOB_E188_0;
	pin G22 = IOB_E182_0;
	pin G23 = IOB_E180_1;
	pin G24 = IOB_E180_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W167_0;
	pin H6 = IOB_W167_1;
	pin H7 = IOB_W164_0;
	pin H8 = IOB_W188_1;
	pin H9 = IOB_N8_2;
	pin H10 = IOB_N8_3;
	pin H11 = GND;
	pin H12 = IOB_N19_3;
	pin H13 = IOB_N16_2;
	pin H14 = VCCO0;
	pin H15 = IOB_N64_2;
	pin H16 = IOB_N67_3;
	pin H17 = IOB_N70_2;
	pin H18 = IOB_E167_1;
	pin H19 = IOB_E127_1;
	pin H20 = IOB_E183_1;
	pin H21 = IOB_E183_0;
	pin H22 = IOB_E182_1;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W163_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W164_1;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = IOB_W180_1;
	pin J11 = IOB_N7_2;
	pin J12 = IOB_N16_3;
	pin J13 = IOB_N59_3;
	pin J14 = IOB_N58_3;
	pin J15 = IOB_N64_3;
	pin J16 = IOB_N65_2;
	pin J17 = IOB_N70_3;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E127_0;
	pin J21 = VCCO5;
	pin J22 = IOB_E162_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W163_1;
	pin K6 = IOB_W162_0;
	pin K7 = IOB_W162_1;
	pin K8 = IOB_W132_1;
	pin K9 = IOB_W180_0;
	pin K10 = IOB_W166_1;
	pin K11 = VCCINT;
	pin K12 = IOB_N7_3;
	pin K13 = VCCAUX;
	pin K14 = IOB_N59_2;
	pin K15 = IOB_N65_3;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E119_0;
	pin K19 = IOB_E126_0;
	pin K20 = IOB_E163_1;
	pin K21 = IOB_E163_0;
	pin K22 = IOB_E162_1;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W122_0;
	pin L4 = IOB_W122_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W127_0;
	pin L7 = IOB_W127_1;
	pin L8 = IOB_W132_0;
	pin L9 = IOB_W166_0;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E119_1;
	pin L18 = IOB_E117_0;
	pin L19 = IOB_E126_1;
	pin L20 = IOB_E132_1;
	pin L21 = IOB_E132_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W124_0;
	pin M5 = GND;
	pin M6 = IOB_W124_1;
	pin M7 = VCCO3;
	pin M8 = IOB_W120_0;
	pin M9 = IOB_W120_1;
	pin M10 = IOB_W118_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E103_1;
	pin M19 = IOB_E117_1;
	pin M20 = VCCO1;
	pin M21 = IOB_E99_0;
	pin M22 = GND;
	pin M23 = IOB_E120_1;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W119_0;
	pin N4 = IOB_W119_1;
	pin N5 = IOB_W117_0;
	pin N6 = IOB_W102_0;
	pin N7 = IOB_W102_1;
	pin N8 = IOB_W98_1;
	pin N9 = IOB_W118_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E101_1;
	pin N18 = IOB_E101_0;
	pin N19 = IOB_E103_0;
	pin N20 = IOB_E99_1;
	pin N21 = IOB_E122_0;
	pin N22 = IOB_E102_1;
	pin N23 = IOB_E102_0;
	pin N24 = IOB_E120_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W100_0;
	pin P7 = IOB_W100_1;
	pin P8 = IOB_W98_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W116_1;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E64_1;
	pin P18 = IOB_E64_0;
	pin P19 = GND;
	pin P20 = IOB_E122_1;
	pin P21 = IOB_E98_1;
	pin P22 = IOB_E98_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E118_1;
	pin P25 = GND;
	pin P26 = IOB_E118_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W101_0;
	pin R4 = IOB_W101_1;
	pin R5 = IOB_W67_1;
	pin R6 = IOB_W68_0;
	pin R7 = IOB_W68_1;
	pin R8 = GND;
	pin R9 = IOB_W116_0;
	pin R10 = IOB_W61_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E59_1;
	pin R18 = IOB_E59_0;
	pin R19 = IOB_E61_0;
	pin R20 = IOB_E61_1;
	pin R21 = IOB_E66_0;
	pin R22 = IOB_E66_1;
	pin R23 = IOB_E100_1;
	pin R24 = IOB_E100_0;
	pin R25 = IOB_E116_1;
	pin R26 = IOB_E116_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W67_0;
	pin T5 = GND;
	pin T6 = IOB_W66_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W66_1;
	pin T9 = IOB_W61_0;
	pin T10 = IOB_W56_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_E55_1;
	pin T19 = IOB_E55_0;
	pin T20 = IOB_E46_1;
	pin T21 = GND;
	pin T22 = IOB_E56_1;
	pin T23 = IOB_E68_1;
	pin T24 = IOB_E87_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E87_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W64_0;
	pin U4 = IOB_W64_1;
	pin U5 = IOB_W55_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W53_0;
	pin U8 = IOB_W53_1;
	pin U9 = IOB_W56_0;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = IOB_S11_2;
	pin U13 = IOB_S11_3;
	pin U14 = VCCAUX;
	pin U15 = IOB_S18_3;
	pin U16 = VCCINT;
	pin U17 = IOB_E50_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E46_0;
	pin U21 = IOB_E53_1;
	pin U22 = IOB_E53_0;
	pin U23 = IOB_E56_0;
	pin U24 = IOB_E68_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W55_0;
	pin V6 = IOB_W39_0;
	pin V7 = IOB_W39_1;
	pin V8 = IOB_W43_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_W48_0;
	pin V11 = IOB_S10_3;
	pin V12 = IOB_S15_3;
	pin V13 = IOB_S16_3;
	pin V14 = IOB_S18_2;
	pin V15 = IOB_S61_3;
	pin V16 = IOB_S68_3;
	pin V17 = IOB_E50_0;
	pin V18 = IOB_E41_1;
	pin V19 = IOB_E41_0;
	pin V20 = IOB_E32_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E30_1;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W50_1;
	pin W6 = VCCO3;
	pin W7 = IOB_W34_0;
	pin W8 = IOB_W34_1;
	pin W9 = IOB_W43_1;
	pin W10 = IOB_W48_1;
	pin W11 = IOB_S10_2;
	pin W12 = IOB_S15_2;
	pin W13 = IOB_S38_3;
	pin W14 = IOB_S16_2;
	pin W15 = GND;
	pin W16 = IOB_S61_2;
	pin W17 = IOB_S68_2;
	pin W18 = IOB_E37_1;
	pin W19 = IOB_E37_0;
	pin W20 = GND;
	pin W21 = VCCBATT;
	pin W22 = IOB_E30_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E93_1;
	pin W26 = IOB_E93_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W50_0;
	pin Y6 = IOB_W16_0;
	pin Y7 = GND;
	pin Y8 = IOB_W21_0;
	pin Y9 = IOB_W21_1;
	pin Y10 = IOB_S11_1;
	pin Y11 = GND;
	pin Y12 = VCCO2;
	pin Y13 = IOB_S38_2;
	pin Y14 = IOB_S41_1;
	pin Y15 = IOB_S59_3;
	pin Y16 = IOB_S67_3;
	pin Y17 = VCCO2;
	pin Y18 = IOB_S70_3;
	pin Y19 = VCCAUX;
	pin Y20 = IOB_E27_1;
	pin Y21 = IOB_E27_0;
	pin Y22 = IOB_E25_1;
	pin Y23 = GND;
	pin Y24 = IOB_E84_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E84_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W46_0;
	pin AA4 = IOB_W46_1;
	pin AA5 = IOB_W37_1;
	pin AA6 = VCCAUX;
	pin AA7 = IOB_W16_1;
	pin AA8 = IOB_W9_1;
	pin AA9 = IOB_S4_1;
	pin AA10 = VCCAUX;
	pin AA11 = IOB_S18_1;
	pin AA12 = IOB_S19_1;
	pin AA13 = IOB_S38_1;
	pin AA14 = IOB_S41_0;
	pin AA15 = IOB_S59_2;
	pin AA16 = VCCAUX;
	pin AA17 = IOB_S67_2;
	pin AA18 = IOB_S67_1;
	pin AA19 = IOB_S70_2;
	pin AA20 = RFUSE;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E25_0;
	pin AA23 = IOB_E48_1;
	pin AA24 = IOB_E48_0;
	pin AA25 = IOB_E72_1;
	pin AA26 = IOB_E72_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W41_1;
	pin AB5 = IOB_W37_0;
	pin AB6 = IOB_W18_0;
	pin AB7 = IOB_W18_1;
	pin AB8 = IOB_W9_0;
	pin AB9 = IOB_S4_0;
	pin AB10 = IOB_S11_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = GND;
	pin AB13 = IOB_S38_0;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S61_1;
	pin AB16 = GND;
	pin AB17 = IOB_S64_1;
	pin AB18 = IOB_S67_0;
	pin AB19 = VFS;
	pin AB20 = GND;
	pin AB21 = IOB_E34_1;
	pin AB22 = IOB_E34_0;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W41_0;
	pin AC4 = IOB_W7_1;
	pin AC5 = IOB_W23_1;
	pin AC6 = VCCO3;
	pin AC7 = IOB_W2_1;
	pin AC8 = GND;
	pin AC9 = IOB_S5_3;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S16_1;
	pin AC12 = IOB_S19_0;
	pin AC13 = IOB_S39_3;
	pin AC14 = IOB_S61_0;
	pin AC15 = IOB_S62_3;
	pin AC16 = IOB_S62_1;
	pin AC17 = IOB_S64_0;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S70_1;
	pin AC20 = IOB_S71_1;
	pin AC21 = VCCO2;
	pin AC22 = CMP_CS_B;
	pin AC23 = IOB_E43_1;
	pin AC24 = IOB_E43_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = IOB_W23_0;
	pin AD6 = IOB_S2_1;
	pin AD7 = IOB_W2_0;
	pin AD8 = IOB_S10_1;
	pin AD9 = IOB_S5_2;
	pin AD10 = IOB_S14_1;
	pin AD11 = IOB_S16_0;
	pin AD12 = IOB_S39_1;
	pin AD13 = IOB_S39_2;
	pin AD14 = IOB_S40_3;
	pin AD15 = IOB_S62_2;
	pin AD16 = IOB_S65_1;
	pin AD17 = IOB_S62_0;
	pin AD18 = IOB_S68_1;
	pin AD19 = IOB_S70_0;
	pin AD20 = IOB_S73_3;
	pin AD21 = IOB_S71_0;
	pin AD22 = IOB_S74_3;
	pin AD23 = SUSPEND;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_W5_1;
	pin AE4 = IOB_S1_1;
	pin AE5 = IOB_S1_3;
	pin AE6 = GND;
	pin AE7 = IOB_S2_3;
	pin AE8 = VCCO2;
	pin AE9 = IOB_S14_3;
	pin AE10 = GND;
	pin AE11 = IOB_S15_1;
	pin AE12 = VCCO2;
	pin AE13 = IOB_S40_1;
	pin AE14 = GND;
	pin AE15 = IOB_S64_3;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S65_3;
	pin AE18 = GND;
	pin AE19 = IOB_S73_1;
	pin AE20 = VCCO2;
	pin AE21 = IOB_S74_1;
	pin AE22 = GND;
	pin AE23 = IOB_E22_1;
	pin AE24 = IOB_E39_1;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = IOB_W5_0;
	pin AF3 = PROG_B;
	pin AF4 = IOB_S1_0;
	pin AF5 = IOB_S1_2;
	pin AF6 = IOB_S2_0;
	pin AF7 = IOB_S2_2;
	pin AF8 = IOB_S10_0;
	pin AF9 = IOB_S14_2;
	pin AF10 = IOB_S14_0;
	pin AF11 = IOB_S15_0;
	pin AF12 = IOB_S39_0;
	pin AF13 = IOB_S40_0;
	pin AF14 = IOB_S40_2;
	pin AF15 = IOB_S64_2;
	pin AF16 = IOB_S65_0;
	pin AF17 = IOB_S65_2;
	pin AF18 = IOB_S68_0;
	pin AF19 = IOB_S73_0;
	pin AF20 = IOB_S73_2;
	pin AF21 = IOB_S74_0;
	pin AF22 = IOB_S74_2;
	pin AF23 = DONE;
	pin AF24 = IOB_E22_0;
	pin AF25 = IOB_E39_0;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150-fgg900 xc6slx150l-fgg900
bond BOND42 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_W183_0;
	pin A3 = IOB_W180_0;
	pin A4 = IOB_W184_0;
	pin A5 = IOB_W188_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N7_2;
	pin A8 = IOB_N10_2;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N14_0;
	pin A11 = IOB_N16_0;
	pin A12 = IOB_N18_2;
	pin A13 = IOB_N36_2;
	pin A14 = IOB_N36_0;
	pin A15 = IOB_N39_0;
	pin A16 = IOB_N40_2;
	pin A17 = IOB_N41_2;
	pin A18 = IOB_N40_0;
	pin A19 = IOB_N58_0;
	pin A20 = IOB_N61_2;
	pin A21 = IOB_N62_0;
	pin A22 = IOB_N65_2;
	pin A23 = IOB_N67_0;
	pin A24 = IOB_N73_0;
	pin A25 = IOB_N73_2;
	pin A26 = IOB_E186_0;
	pin A27 = IOB_E183_0;
	pin A28 = IOB_E188_1;
	pin A29 = IOB_E188_0;
	pin A30 = GND;
	pin B1 = IOB_W162_0;
	pin B2 = IOB_W183_1;
	pin B3 = IOB_W180_1;
	pin B4 = VCCO4;
	pin B5 = IOB_W188_1;
	pin B6 = GND;
	pin B7 = IOB_N7_3;
	pin B8 = VCCO0;
	pin B9 = IOB_N14_3;
	pin B10 = GND;
	pin B11 = IOB_N16_1;
	pin B12 = VCCO0;
	pin B13 = IOB_N36_3;
	pin B14 = GND;
	pin B15 = IOB_N39_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N41_3;
	pin B18 = GND;
	pin B19 = IOB_N58_1;
	pin B20 = VCCO0;
	pin B21 = IOB_N62_1;
	pin B22 = GND;
	pin B23 = IOB_N67_1;
	pin B24 = VCCO0;
	pin B25 = IOB_N73_3;
	pin B26 = GND;
	pin B27 = IOB_E183_1;
	pin B28 = VCCO5;
	pin B29 = IOB_E184_1;
	pin B30 = IOB_E184_0;
	pin C1 = IOB_W162_1;
	pin C2 = VCCO4;
	pin C3 = GND;
	pin C4 = IOB_W184_1;
	pin C5 = IOB_W182_0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N10_3;
	pin C9 = IOB_N10_0;
	pin C10 = IOB_N14_1;
	pin C11 = IOB_N15_2;
	pin C12 = IOB_N18_3;
	pin C13 = IOB_N18_0;
	pin C14 = IOB_N36_1;
	pin C15 = IOB_N39_2;
	pin C16 = IOB_N40_3;
	pin C17 = IOB_N44_2;
	pin C18 = IOB_N40_1;
	pin C19 = IOB_N61_0;
	pin C20 = IOB_N61_3;
	pin C21 = IOB_N65_0;
	pin C22 = IOB_N65_3;
	pin C23 = IOB_N70_2;
	pin C24 = IOB_N73_1;
	pin C25 = IOB_N74_0;
	pin C26 = IOB_E186_1;
	pin C27 = IOB_E167_0;
	pin C28 = GND;
	pin C29 = IOB_E180_1;
	pin C30 = IOB_E180_0;
	pin D1 = IOB_W167_0;
	pin D2 = IOB_W167_1;
	pin D3 = IOB_W166_0;
	pin D4 = IOB_W166_1;
	pin D5 = IOB_W182_1;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N4_0;
	pin D9 = IOB_N10_1;
	pin D10 = IOB_N8_0;
	pin D11 = IOB_N15_3;
	pin D12 = IOB_N16_2;
	pin D13 = IOB_N18_1;
	pin D14 = IOB_N35_0;
	pin D15 = IOB_N39_3;
	pin D16 = IOB_N41_0;
	pin D17 = IOB_N44_3;
	pin D18 = IOB_N59_2;
	pin D19 = IOB_N61_1;
	pin D20 = IOB_N64_0;
	pin D21 = IOB_N65_1;
	pin D22 = IOB_N67_2;
	pin D23 = IOB_N70_3;
	pin D24 = IOB_N71_2;
	pin D25 = IOB_N74_1;
	pin D26 = IOB_E181_0;
	pin D27 = IOB_E167_1;
	pin D28 = IOB_E166_1;
	pin D29 = VCCO5;
	pin D30 = IOB_E166_0;
	pin E1 = IOB_W165_0;
	pin E2 = GND;
	pin E3 = IOB_W165_1;
	pin E4 = IOB_W164_0;
	pin E5 = IOB_W164_1;
	pin E6 = IOB_N4_3;
	pin E7 = VCCO0;
	pin E8 = IOB_N4_1;
	pin E9 = GND;
	pin E10 = IOB_N8_1;
	pin E11 = VCCO0;
	pin E12 = IOB_N16_3;
	pin E13 = GND;
	pin E14 = IOB_N35_1;
	pin E15 = VCCO0;
	pin E16 = IOB_N41_1;
	pin E17 = GND;
	pin E18 = IOB_N59_3;
	pin E19 = VCCO0;
	pin E20 = IOB_N64_1;
	pin E21 = GND;
	pin E22 = IOB_N67_3;
	pin E23 = VCCO0;
	pin E24 = IOB_N71_3;
	pin E25 = GND;
	pin E26 = IOB_E181_1;
	pin E27 = IOB_E165_1;
	pin E28 = IOB_E165_0;
	pin E29 = IOB_E164_1;
	pin E30 = IOB_E164_0;
	pin F1 = IOB_W163_0;
	pin F2 = IOB_W163_1;
	pin F3 = IOB_W181_0;
	pin F4 = IOB_W181_1;
	pin F5 = GND;
	pin F6 = IOB_N2_2;
	pin F7 = IOB_N1_0;
	pin F8 = IOB_N2_0;
	pin F9 = IOB_N1_2;
	pin F10 = VCCAUX;
	pin F11 = IOB_N11_0;
	pin F12 = IOB_N15_0;
	pin F13 = IOB_N19_0;
	pin F14 = IOB_N35_2;
	pin F15 = IOB_N38_0;
	pin F16 = IOB_N43_2;
	pin F17 = IOB_N44_0;
	pin F18 = IOB_N59_0;
	pin F19 = IOB_N62_2;
	pin F20 = VCCAUX;
	pin F21 = IOB_N68_0;
	pin F22 = IOB_N70_0;
	pin F23 = IOB_N71_0;
	pin F24 = TCK;
	pin F25 = IOB_E189_0;
	pin F26 = IOB_E182_1;
	pin F27 = IOB_E182_0;
	pin F28 = IOB_E157_1;
	pin F29 = GND;
	pin F30 = IOB_E157_0;
	pin G1 = IOB_W158_0;
	pin G2 = VCCO4;
	pin G3 = IOB_W158_1;
	pin G4 = IOB_W186_0;
	pin G5 = IOB_W186_1;
	pin G6 = IOB_N2_3;
	pin G7 = IOB_N1_1;
	pin G8 = IOB_N2_1;
	pin G9 = IOB_N1_3;
	pin G10 = IOB_N5_2;
	pin G11 = IOB_N11_1;
	pin G12 = IOB_N15_1;
	pin G13 = IOB_N19_1;
	pin G14 = IOB_N35_3;
	pin G15 = IOB_N38_1;
	pin G16 = IOB_N43_3;
	pin G17 = IOB_N44_1;
	pin G18 = IOB_N59_1;
	pin G19 = IOB_N62_3;
	pin G20 = IOB_N68_2;
	pin G21 = IOB_N68_1;
	pin G22 = IOB_N70_1;
	pin G23 = IOB_N71_1;
	pin G24 = TDO;
	pin G25 = IOB_E189_1;
	pin G26 = VCCO5;
	pin G27 = IOB_E158_1;
	pin G28 = IOB_E158_0;
	pin G29 = IOB_E151_1;
	pin G30 = IOB_E151_0;
	pin H1 = IOB_W157_0;
	pin H2 = IOB_W157_1;
	pin H3 = IOB_W148_0;
	pin H4 = IOB_W148_1;
	pin H5 = VCCO4;
	pin H6 = IOB_W190_0;
	pin H7 = VCCO0;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCO0;
	pin H11 = IOB_N8_2;
	pin H12 = GND;
	pin H13 = IOB_N19_2;
	pin H14 = VCCO0;
	pin H15 = IOB_N38_2;
	pin H16 = GND;
	pin H17 = IOB_N58_2;
	pin H18 = VCCO0;
	pin H19 = IOB_N64_2;
	pin H20 = GND;
	pin H21 = IOB_N74_2;
	pin H22 = VCCO0;
	pin H23 = GND;
	pin H24 = VCCAUX;
	pin H25 = TDI;
	pin H26 = IOB_E163_1;
	pin H27 = IOB_E163_0;
	pin H28 = IOB_E148_1;
	pin H29 = VCCO5;
	pin H30 = IOB_E148_0;
	pin J1 = IOB_W151_0;
	pin J2 = GND;
	pin J3 = IOB_W151_1;
	pin J4 = IOB_W154_0;
	pin J5 = IOB_W154_1;
	pin J6 = IOB_W190_1;
	pin J7 = GND;
	pin J8 = VCCAUX;
	pin J9 = GND;
	pin J10 = IOB_N5_3;
	pin J11 = IOB_N8_3;
	pin J12 = IOB_N11_2;
	pin J13 = IOB_N19_3;
	pin J14 = IOB_N33_2;
	pin J15 = IOB_N38_3;
	pin J16 = VCCO0;
	pin J17 = IOB_N58_3;
	pin J18 = GND;
	pin J19 = IOB_N64_3;
	pin J20 = IOB_N68_3;
	pin J21 = IOB_N74_3;
	pin J22 = GND;
	pin J23 = VCCAUX;
	pin J24 = GND;
	pin J25 = VCCO5;
	pin J26 = GND;
	pin J27 = IOB_E159_1;
	pin J28 = IOB_E159_0;
	pin J29 = IOB_E154_1;
	pin J30 = IOB_E154_0;
	pin K1 = IOB_W139_0;
	pin K2 = IOB_W139_1;
	pin K3 = IOB_W159_0;
	pin K4 = IOB_W159_1;
	pin K5 = GND;
	pin K6 = VCCO4;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = VCCAUX;
	pin K10 = GND;
	pin K11 = VCCO0;
	pin K12 = IOB_N11_3;
	pin K13 = VCCAUX;
	pin K14 = IOB_N33_3;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCAUX;
	pin K18 = GND;
	pin K19 = VCCINT;
	pin K20 = VCCINT;
	pin K21 = GND;
	pin K22 = GND;
	pin K23 = GND;
	pin K24 = VCCO5;
	pin K25 = TMS;
	pin K26 = IOB_E162_1;
	pin K27 = IOB_E162_0;
	pin K28 = IOB_E139_1;
	pin K29 = GND;
	pin K30 = IOB_E139_0;
	pin L1 = IOB_W136_0;
	pin L2 = VCCO4;
	pin L3 = IOB_W136_1;
	pin L4 = IOB_W142_0;
	pin L5 = IOB_W142_1;
	pin L6 = IOB_W132_0;
	pin L7 = IOB_W132_1;
	pin L8 = VCCO3;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = GND;
	pin L19 = VCCINT;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = VCCAUX;
	pin L23 = GND;
	pin L24 = IOB_E127_1;
	pin L25 = IOB_E127_0;
	pin L26 = VCCO5;
	pin L27 = IOB_E145_1;
	pin L28 = IOB_E145_0;
	pin L29 = IOB_E142_1;
	pin L30 = IOB_E142_0;
	pin M1 = IOB_W133_0;
	pin M2 = IOB_W133_1;
	pin M3 = IOB_W145_0;
	pin M4 = IOB_W145_1;
	pin M5 = VCCO4;
	pin M6 = IOB_W127_0;
	pin M7 = IOB_W127_1;
	pin M8 = GND;
	pin M9 = VCCO3;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = VCCINT;
	pin M20 = VCCINT;
	pin M21 = GND;
	pin M22 = GND;
	pin M23 = IOB_E126_1;
	pin M24 = IOB_E126_0;
	pin M25 = VCCAUX;
	pin M26 = IOB_E136_1;
	pin M27 = IOB_E136_0;
	pin M28 = IOB_E133_1;
	pin M29 = VCCO5;
	pin M30 = IOB_E133_0;
	pin N1 = IOB_W124_0;
	pin N2 = GND;
	pin N3 = IOB_W124_1;
	pin N4 = IOB_W120_0;
	pin N5 = IOB_W120_1;
	pin N6 = VCCAUX;
	pin N7 = IOB_W68_0;
	pin N8 = IOB_W68_1;
	pin N9 = IOB_W56_0;
	pin N10 = IOB_W56_1;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = GND;
	pin N20 = GND;
	pin N21 = VCCAUX;
	pin N22 = GND;
	pin N23 = VCCO1;
	pin N24 = IOB_E132_1;
	pin N25 = IOB_E132_0;
	pin N26 = GND;
	pin N27 = IOB_E122_1;
	pin N28 = IOB_E122_0;
	pin N29 = IOB_E124_1;
	pin N30 = IOB_E124_0;
	pin P1 = IOB_W122_0;
	pin P2 = IOB_W122_1;
	pin P3 = IOB_W119_0;
	pin P4 = IOB_W119_1;
	pin P5 = GND;
	pin P6 = IOB_W126_0;
	pin P7 = IOB_W126_1;
	pin P8 = VCCO3;
	pin P9 = GND;
	pin P10 = VCCAUX;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = VCCO1;
	pin P22 = IOB_E64_1;
	pin P23 = IOB_E64_0;
	pin P24 = IOB_E59_1;
	pin P25 = IOB_E59_0;
	pin P26 = IOB_E119_1;
	pin P27 = IOB_E119_0;
	pin P28 = IOB_E120_1;
	pin P29 = GND;
	pin P30 = IOB_E120_0;
	pin R1 = IOB_W118_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W118_1;
	pin R4 = IOB_W117_0;
	pin R5 = IOB_W117_1;
	pin R6 = IOB_W61_0;
	pin R7 = IOB_W61_1;
	pin R8 = GND;
	pin R9 = VCCAUX;
	pin R10 = GND;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = IOB_E67_1;
	pin R22 = IOB_E67_0;
	pin R23 = VCCO1;
	pin R24 = IOB_E55_1;
	pin R25 = IOB_E55_0;
	pin R26 = VCCO1;
	pin R27 = IOB_E117_1;
	pin R28 = IOB_E117_0;
	pin R29 = IOB_E118_1;
	pin R30 = IOB_E118_0;
	pin T1 = IOB_W116_0;
	pin T2 = IOB_W116_1;
	pin T3 = IOB_W103_0;
	pin T4 = IOB_W103_1;
	pin T5 = VCCO3;
	pin T6 = IOB_W16_0;
	pin T7 = IOB_W16_1;
	pin T8 = IOB_W34_0;
	pin T9 = IOB_W34_1;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCAUX;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = IOB_E50_1;
	pin T25 = IOB_E50_0;
	pin T26 = IOB_E116_1;
	pin T27 = IOB_E116_0;
	pin T28 = IOB_E103_1;
	pin T29 = VCCO1;
	pin T30 = IOB_E103_0;
	pin U1 = IOB_W102_0;
	pin U2 = GND;
	pin U3 = IOB_W102_1;
	pin U4 = IOB_W101_0;
	pin U5 = IOB_W101_1;
	pin U6 = IOB_W66_0;
	pin U7 = IOB_W66_1;
	pin U8 = VCCO3;
	pin U9 = GND;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCO1;
	pin U24 = IOB_E46_1;
	pin U25 = IOB_E46_0;
	pin U26 = GND;
	pin U27 = IOB_E101_1;
	pin U28 = IOB_E101_0;
	pin U29 = IOB_E102_1;
	pin U30 = IOB_E102_0;
	pin V1 = IOB_W100_0;
	pin V2 = IOB_W100_1;
	pin V3 = IOB_W99_0;
	pin V4 = IOB_W99_1;
	pin V5 = GND;
	pin V6 = VCCAUX;
	pin V7 = IOB_W48_0;
	pin V8 = IOB_W48_1;
	pin V9 = IOB_W53_0;
	pin V10 = IOB_W53_1;
	pin V11 = GND;
	pin V12 = GND;
	pin V13 = VCCINT;
	pin V14 = VCCINT;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = VCCO1;
	pin V22 = GND;
	pin V23 = IOB_E41_1;
	pin V24 = IOB_E41_0;
	pin V25 = VCCAUX;
	pin V26 = IOB_E99_1;
	pin V27 = IOB_E99_0;
	pin V28 = IOB_E100_1;
	pin V29 = GND;
	pin V30 = IOB_E100_0;
	pin W1 = IOB_W93_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W93_1;
	pin W4 = IOB_W98_0;
	pin W5 = IOB_W98_1;
	pin W6 = IOB_W30_0;
	pin W7 = IOB_W30_1;
	pin W8 = GND;
	pin W9 = IOB_W25_0;
	pin W10 = IOB_W25_1;
	pin W11 = VCCINT;
	pin W12 = VCCINT;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = VCCINT;
	pin W21 = IOB_E37_1;
	pin W22 = IOB_E37_0;
	pin W23 = GND;
	pin W24 = IOB_E68_1;
	pin W25 = IOB_E68_0;
	pin W26 = VCCO1;
	pin W27 = IOB_E98_1;
	pin W28 = IOB_E98_0;
	pin W29 = IOB_E94_1;
	pin W30 = IOB_E94_0;
	pin Y1 = IOB_W87_0;
	pin Y2 = IOB_W87_1;
	pin Y3 = IOB_W84_0;
	pin Y4 = IOB_W84_1;
	pin Y5 = VCCO3;
	pin Y6 = IOB_W39_0;
	pin Y7 = IOB_W39_1;
	pin Y8 = IOB_W7_0;
	pin Y9 = IOB_W7_1;
	pin Y10 = VCCO3;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = GND;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = VCCINT;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = IOB_E32_1;
	pin Y23 = IOB_E32_0;
	pin Y24 = IOB_E27_1;
	pin Y25 = IOB_E27_0;
	pin Y26 = IOB_E84_1;
	pin Y27 = IOB_E84_0;
	pin Y28 = IOB_E93_1;
	pin Y29 = VCCO1;
	pin Y30 = IOB_E93_0;
	pin AA1 = IOB_W94_0;
	pin AA2 = GND;
	pin AA3 = IOB_W94_1;
	pin AA4 = IOB_W90_0;
	pin AA5 = IOB_W90_1;
	pin AA6 = IOB_W18_0;
	pin AA7 = IOB_W18_1;
	pin AA8 = VCCO3;
	pin AA9 = IOB_W2_0;
	pin AA10 = IOB_W2_1;
	pin AA11 = IOB_W11_0;
	pin AA12 = IOB_W11_1;
	pin AA13 = GND;
	pin AA14 = VCCO2;
	pin AA15 = IOB_S35_3;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S58_3;
	pin AA20 = GND;
	pin AA21 = VCCAUX;
	pin AA22 = GND;
	pin AA23 = VCCO1;
	pin AA24 = IOB_E22_1;
	pin AA25 = IOB_E22_0;
	pin AA26 = GND;
	pin AA27 = IOB_E87_1;
	pin AA28 = IOB_E87_0;
	pin AA29 = IOB_E90_1;
	pin AA30 = IOB_E90_0;
	pin AB1 = IOB_W95_0;
	pin AB2 = IOB_W95_1;
	pin AB3 = IOB_W75_0;
	pin AB4 = IOB_W75_1;
	pin AB5 = GND;
	pin AB6 = IOB_W27_0;
	pin AB7 = IOB_W27_1;
	pin AB8 = PROG_B;
	pin AB9 = VCCAUX;
	pin AB10 = GND;
	pin AB11 = IOB_S10_3;
	pin AB12 = IOB_S11_3;
	pin AB13 = VCCAUX;
	pin AB14 = IOB_S19_3;
	pin AB15 = IOB_S35_2;
	pin AB16 = IOB_S38_3;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S43_3;
	pin AB19 = IOB_S58_2;
	pin AB20 = IOB_S61_3;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = SUSPEND;
	pin AB26 = VCCBATT;
	pin AB27 = RFUSE;
	pin AB28 = IOB_E95_1;
	pin AB29 = GND;
	pin AB30 = IOB_E95_0;
	pin AC1 = IOB_W81_0;
	pin AC2 = VCCO3;
	pin AC3 = IOB_W81_1;
	pin AC4 = IOB_W69_0;
	pin AC5 = IOB_W69_1;
	pin AC6 = IOB_W21_1;
	pin AC7 = VCCAUX;
	pin AC8 = GND;
	pin AC9 = VCCO2;
	pin AC10 = GND;
	pin AC11 = VCCO2;
	pin AC12 = IOB_S11_2;
	pin AC13 = GND;
	pin AC14 = IOB_S19_2;
	pin AC15 = VCCO2;
	pin AC16 = IOB_S38_2;
	pin AC17 = GND;
	pin AC18 = IOB_S43_2;
	pin AC19 = VCCO2;
	pin AC20 = IOB_S61_2;
	pin AC21 = IOB_S68_3;
	pin AC22 = VCCO2;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = CMP_CS_B;
	pin AC26 = VCCO1;
	pin AC27 = IOB_E78_1;
	pin AC28 = IOB_E78_0;
	pin AC29 = IOB_E75_1;
	pin AC30 = IOB_E75_0;
	pin AD1 = IOB_W78_0;
	pin AD2 = IOB_W78_1;
	pin AD3 = IOB_W72_0;
	pin AD4 = IOB_W72_1;
	pin AD5 = VCCO3;
	pin AD6 = IOB_W21_0;
	pin AD7 = IOB_W5_1;
	pin AD8 = IOB_S4_1;
	pin AD9 = IOB_S4_3;
	pin AD10 = IOB_S7_3;
	pin AD11 = IOB_S10_2;
	pin AD12 = IOB_S15_1;
	pin AD13 = IOB_S15_3;
	pin AD14 = IOB_S18_3;
	pin AD15 = IOB_S36_1;
	pin AD16 = IOB_S41_1;
	pin AD17 = IOB_S41_3;
	pin AD18 = IOB_S59_1;
	pin AD19 = IOB_S61_1;
	pin AD20 = IOB_S67_3;
	pin AD21 = IOB_S68_2;
	pin AD22 = IOB_S70_1;
	pin AD23 = IOB_S70_3;
	pin AD24 = IOB_S74_1;
	pin AD25 = DONE;
	pin AD26 = IOB_E39_1;
	pin AD27 = IOB_E39_0;
	pin AD28 = IOB_E81_1;
	pin AD29 = VCCO1;
	pin AD30 = IOB_E81_0;
	pin AE1 = IOB_W67_0;
	pin AE2 = GND;
	pin AE3 = IOB_W67_1;
	pin AE4 = IOB_W43_1;
	pin AE5 = IOB_W14_1;
	pin AE6 = IOB_W9_1;
	pin AE7 = IOB_W5_0;
	pin AE8 = IOB_S4_0;
	pin AE9 = IOB_S4_2;
	pin AE10 = IOB_S7_2;
	pin AE11 = VCCAUX;
	pin AE12 = IOB_S15_0;
	pin AE13 = IOB_S15_2;
	pin AE14 = IOB_S18_2;
	pin AE15 = IOB_S36_0;
	pin AE16 = IOB_S41_0;
	pin AE17 = IOB_S41_2;
	pin AE18 = IOB_S59_0;
	pin AE19 = IOB_S61_0;
	pin AE20 = IOB_S67_2;
	pin AE21 = VCCAUX;
	pin AE22 = IOB_S70_0;
	pin AE23 = IOB_S70_2;
	pin AE24 = IOB_S74_0;
	pin AE25 = IOB_E30_1;
	pin AE26 = IOB_E30_0;
	pin AE27 = IOB_E69_1;
	pin AE28 = IOB_E69_0;
	pin AE29 = IOB_E72_1;
	pin AE30 = IOB_E72_0;
	pin AF1 = IOB_W64_1;
	pin AF2 = IOB_W59_1;
	pin AF3 = IOB_W46_1;
	pin AF4 = IOB_W43_0;
	pin AF5 = GND;
	pin AF6 = IOB_W9_0;
	pin AF7 = IOB_S5_1;
	pin AF8 = VCCO2;
	pin AF9 = IOB_S7_1;
	pin AF10 = GND;
	pin AF11 = IOB_S11_1;
	pin AF12 = VCCO2;
	pin AF13 = IOB_S18_1;
	pin AF14 = GND;
	pin AF15 = IOB_S38_1;
	pin AF16 = VCCO2;
	pin AF17 = IOB_S43_1;
	pin AF18 = GND;
	pin AF19 = IOB_S58_1;
	pin AF20 = VCCO2;
	pin AF21 = IOB_S62_1;
	pin AF22 = GND;
	pin AF23 = IOB_S68_1;
	pin AF24 = VCCO2;
	pin AF25 = IOB_S73_1;
	pin AF26 = GND;
	pin AF27 = VFS;
	pin AF28 = IOB_E66_1;
	pin AF29 = GND;
	pin AF30 = IOB_E66_0;
	pin AG1 = IOB_W64_0;
	pin AG2 = VCCO3;
	pin AG3 = IOB_W46_0;
	pin AG4 = IOB_W55_1;
	pin AG5 = IOB_W14_0;
	pin AG6 = IOB_S2_1;
	pin AG7 = IOB_S5_0;
	pin AG8 = IOB_S5_3;
	pin AG9 = IOB_S7_0;
	pin AG10 = IOB_S8_1;
	pin AG11 = IOB_S11_0;
	pin AG12 = IOB_S16_1;
	pin AG13 = IOB_S18_0;
	pin AG14 = IOB_S16_3;
	pin AG15 = IOB_S38_0;
	pin AG16 = IOB_S36_3;
	pin AG17 = IOB_S43_0;
	pin AG18 = IOB_S44_1;
	pin AG19 = IOB_S58_0;
	pin AG20 = IOB_S59_3;
	pin AG21 = IOB_S62_0;
	pin AG22 = IOB_S64_1;
	pin AG23 = IOB_S68_0;
	pin AG24 = IOB_S71_1;
	pin AG25 = IOB_S73_0;
	pin AG26 = IOB_E25_1;
	pin AG27 = IOB_E43_1;
	pin AG28 = IOB_E43_0;
	pin AG29 = IOB_E61_1;
	pin AG30 = IOB_E61_0;
	pin AH1 = IOB_W50_1;
	pin AH2 = IOB_W59_0;
	pin AH3 = IOB_W37_1;
	pin AH4 = IOB_W55_0;
	pin AH5 = IOB_W23_1;
	pin AH6 = IOB_S2_0;
	pin AH7 = IOB_S1_3;
	pin AH8 = IOB_S5_2;
	pin AH9 = IOB_S8_3;
	pin AH10 = IOB_S8_0;
	pin AH11 = IOB_S14_3;
	pin AH12 = IOB_S16_0;
	pin AH13 = IOB_S19_1;
	pin AH14 = IOB_S16_2;
	pin AH15 = IOB_S35_1;
	pin AH16 = IOB_S36_2;
	pin AH17 = IOB_S39_1;
	pin AH18 = IOB_S44_0;
	pin AH19 = IOB_S40_3;
	pin AH20 = IOB_S59_2;
	pin AH21 = IOB_S64_3;
	pin AH22 = IOB_S64_0;
	pin AH23 = IOB_S65_3;
	pin AH24 = IOB_S71_0;
	pin AH25 = IOB_S73_3;
	pin AH26 = IOB_E25_0;
	pin AH27 = IOB_E34_1;
	pin AH28 = GND;
	pin AH29 = VCCO1;
	pin AH30 = IOB_E56_1;
	pin AJ1 = IOB_W50_0;
	pin AJ2 = IOB_W41_1;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_W32_1;
	pin AJ5 = GND;
	pin AJ6 = IOB_S1_1;
	pin AJ7 = VCCO2;
	pin AJ8 = IOB_S2_3;
	pin AJ9 = GND;
	pin AJ10 = IOB_S10_1;
	pin AJ11 = VCCO2;
	pin AJ12 = IOB_S14_1;
	pin AJ13 = GND;
	pin AJ14 = IOB_S33_1;
	pin AJ15 = VCCO2;
	pin AJ16 = IOB_S39_3;
	pin AJ17 = GND;
	pin AJ18 = IOB_S40_1;
	pin AJ19 = VCCO2;
	pin AJ20 = IOB_S62_3;
	pin AJ21 = GND;
	pin AJ22 = IOB_S65_1;
	pin AJ23 = VCCO2;
	pin AJ24 = IOB_S67_1;
	pin AJ25 = GND;
	pin AJ26 = IOB_S74_3;
	pin AJ27 = VCCO1;
	pin AJ28 = IOB_E48_1;
	pin AJ29 = IOB_E53_1;
	pin AJ30 = IOB_E56_0;
	pin AK1 = GND;
	pin AK2 = IOB_W41_0;
	pin AK3 = IOB_W37_0;
	pin AK4 = IOB_W32_0;
	pin AK5 = IOB_W23_0;
	pin AK6 = IOB_S1_0;
	pin AK7 = IOB_S1_2;
	pin AK8 = IOB_S2_2;
	pin AK9 = IOB_S8_2;
	pin AK10 = IOB_S10_0;
	pin AK11 = IOB_S14_2;
	pin AK12 = IOB_S14_0;
	pin AK13 = IOB_S19_0;
	pin AK14 = IOB_S33_0;
	pin AK15 = IOB_S35_0;
	pin AK16 = IOB_S39_2;
	pin AK17 = IOB_S39_0;
	pin AK18 = IOB_S40_0;
	pin AK19 = IOB_S40_2;
	pin AK20 = IOB_S62_2;
	pin AK21 = IOB_S64_2;
	pin AK22 = IOB_S65_0;
	pin AK23 = IOB_S65_2;
	pin AK24 = IOB_S67_0;
	pin AK25 = IOB_S73_2;
	pin AK26 = IOB_S74_2;
	pin AK27 = IOB_E34_0;
	pin AK28 = IOB_E48_0;
	pin AK29 = IOB_E53_0;
	pin AK30 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S44_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

device xc6slx9 {
	chip CHIP0;
	bond cpg196 = BOND0;
	bond csg225 = BOND1;
	bond csg324 = BOND2;
	bond ftg256 = BOND3;
	bond tqg144 = BOND4;
	speed -2;
	speed -3;
	speed -3N;
	combo cpg196 -2;
	combo cpg196 -3;
	combo csg225 -2;
	combo csg225 -3;
	combo csg225 -3N;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo ftg256 -2;
	combo ftg256 -3;
	combo ftg256 -3N;
	combo tqg144 -2;
	combo tqg144 -3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000001000010010011;
}

device xa6slx9 {
	chip CHIP0;
	bond csg225 = BOND1;
	bond csg324 = BOND2;
	bond ftg256 = BOND3;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg225 -2;
	combo csg225 -2Q;
	combo csg225 -3;
	combo csg225 -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo ftg256 -2;
	combo ftg256 -2Q;
	combo ftg256 -3;
	combo ftg256 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000001000010010011;
}

device xc6slx9l {
	chip CHIP0;
	bond cpg196 = BOND0;
	bond csg225 = BOND1;
	bond csg324 = BOND2;
	bond ftg256 = BOND3;
	bond tqg144 = BOND4;
	speed -1L;
	combo cpg196 -1L;
	combo csg225 -1L;
	combo csg324 -1L;
	combo ftg256 -1L;
	combo tqg144 -1L;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000001000010010011;
}

device xc6slx4 {
	chip CHIP1;
	bond cpg196 = BOND0;
	bond csg225 = BOND5;
	bond tqg144 = BOND4;
	speed -2;
	speed -3;
	combo cpg196 -2;
	combo cpg196 -3;
	combo csg225 -2;
	combo csg225 -3;
	combo tqg144 -2;
	combo tqg144 -3;
	disabled mcb;
	disabled clb X2;
	disabled clb X5;
	disabled clb X8;
	disabled clb X10;
	disabled clb X11;
	disabled clb X12;
	disabled clb X15;
	disabled bram X3 REG0;
	disabled bram X13 REG0;
	disabled bram X13 REG1;
	disabled bram X13 REG2;
	disabled bram X13 REG3;
	disabled dsp X6 REG0;
	disabled dsp X6 REG3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000000000010010011;
}

device xa6slx4 {
	chip CHIP1;
	bond csg225 = BOND5;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg225 -2;
	combo csg225 -2Q;
	combo csg225 -3;
	combo csg225 -3Q;
	disabled mcb;
	disabled clb X2;
	disabled clb X5;
	disabled clb X8;
	disabled clb X10;
	disabled clb X11;
	disabled clb X12;
	disabled clb X15;
	disabled bram X3 REG0;
	disabled bram X13 REG0;
	disabled bram X13 REG1;
	disabled bram X13 REG2;
	disabled bram X13 REG3;
	disabled dsp X6 REG0;
	disabled dsp X6 REG3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000000000010010011;
}

device xc6slx4l {
	chip CHIP1;
	bond cpg196 = BOND0;
	bond csg225 = BOND5;
	bond tqg144 = BOND4;
	speed -1L;
	combo cpg196 -1L;
	combo csg225 -1L;
	combo tqg144 -1L;
	disabled mcb;
	disabled clb X2;
	disabled clb X5;
	disabled clb X8;
	disabled clb X10;
	disabled clb X11;
	disabled clb X12;
	disabled clb X15;
	disabled bram X3 REG0;
	disabled bram X13 REG0;
	disabled bram X13 REG1;
	disabled bram X13 REG2;
	disabled bram X13 REG3;
	disabled dsp X6 REG0;
	disabled dsp X6 REG3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000000000010010011;
}

device xc6slx16 {
	chip CHIP2;
	bond cpg196 = BOND6;
	bond csg225 = BOND7;
	bond csg324 = BOND8;
	bond ftg256 = BOND9;
	speed -2;
	speed -3;
	speed -3N;
	combo cpg196 -2;
	combo cpg196 -3;
	combo csg225 -2;
	combo csg225 -3;
	combo csg225 -3N;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo ftg256 -2;
	combo ftg256 -3;
	combo ftg256 -3N;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000010000010010011;
}

device xa6slx16 {
	chip CHIP2;
	bond csg225 = BOND7;
	bond csg324 = BOND8;
	bond ftg256 = BOND9;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg225 -2;
	combo csg225 -2Q;
	combo csg225 -3;
	combo csg225 -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo ftg256 -2;
	combo ftg256 -2Q;
	combo ftg256 -3;
	combo ftg256 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000010000010010011;
}

device xc6slx16l {
	chip CHIP2;
	bond cpg196 = BOND6;
	bond csg225 = BOND7;
	bond csg324 = BOND8;
	bond ftg256 = BOND9;
	speed -1L;
	combo cpg196 -1L;
	combo csg225 -1L;
	combo csg324 -1L;
	combo ftg256 -1L;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000010000010010011;
}

device xc6slx25t {
	chip CHIP3;
	bond csg324 = BOND10;
	bond fgg484 = BOND11;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo csg324 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000100100000010010011;
}

device xa6slx25t {
	chip CHIP3;
	bond csg324 = BOND10;
	bond fgg484 = BOND11;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000100100000010010011;
}

device xc6slx25 {
	chip CHIP3;
	bond csg324 = BOND12;
	bond fgg484 = BOND13;
	bond ftg256 = BOND14;
	speed -2;
	speed -3;
	speed -3N;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo ftg256 -2;
	combo ftg256 -3;
	combo ftg256 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000100000010010011;
}

device xa6slx25 {
	chip CHIP3;
	bond csg324 = BOND12;
	bond fgg484 = BOND13;
	bond ftg256 = BOND14;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	combo ftg256 -2;
	combo ftg256 -2Q;
	combo ftg256 -3;
	combo ftg256 -3Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000100000010010011;
}

device xc6slx25l {
	chip CHIP3;
	bond csg324 = BOND12;
	bond fgg484 = BOND13;
	bond ftg256 = BOND14;
	speed -1L;
	combo csg324 -1L;
	combo fgg484 -1L;
	combo ftg256 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000100000010010011;
}

device xc6slx45t {
	chip CHIP4;
	bond csg324 = BOND15;
	bond csg484 = BOND16;
	bond fgg484 = BOND17;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo csg324 -4;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo csg484 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000101000000010010011;
}

device xa6slx45t {
	chip CHIP4;
	bond csg324 = BOND15;
	bond fgg484 = BOND17;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000101000000010010011;
}

device xc6slx45 {
	chip CHIP4;
	bond csg324 = BOND18;
	bond csg484 = BOND19;
	bond fgg484 = BOND20;
	bond fgg676 = BOND21;
	speed -2;
	speed -3;
	speed -3N;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000001000000010010011;
}

device xa6slx45 {
	chip CHIP4;
	bond csg324 = BOND18;
	bond csg484 = BOND19;
	bond fgg484 = BOND20;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo csg484 -2;
	combo csg484 -2Q;
	combo csg484 -3;
	combo csg484 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000001000000010010011;
}

device xc6slx45l {
	chip CHIP4;
	bond csg324 = BOND18;
	bond csg484 = BOND19;
	bond fgg484 = BOND20;
	bond fgg676 = BOND21;
	speed -1L;
	combo csg324 -1L;
	combo csg484 -1L;
	combo fgg484 -1L;
	combo fgg676 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000001000000010010011;
}

device xc6slx75t {
	chip CHIP5;
	bond csg484 = BOND22;
	bond fgg484 = BOND23;
	bond fgg676 = BOND24;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo csg484 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	combo fgg676 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000101110000010010011;
}

device xa6slx75t {
	chip CHIP5;
	bond fgg484 = BOND23;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000101110000010010011;
}

device xq6slx75t {
	chip CHIP5;
	bond cs484 = BOND22;
	bond csg484 = BOND22;
	bond fg484 = BOND23;
	bond fg676 = BOND24;
	bond fgg676 = BOND24;
	speed -2;
	speed -2Q;
	speed -3;
	combo cs484 -2;
	combo cs484 -2Q;
	combo cs484 -3;
	combo csg484 -2;
	combo csg484 -3;
	combo fg484 -2;
	combo fg484 -2Q;
	combo fg484 -3;
	combo fg676 -2;
	combo fg676 -2Q;
	combo fg676 -3;
	combo fgg676 -2;
	combo fgg676 -3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000101110000010010011;
}

device xc6slx75 {
	chip CHIP5;
	bond csg484 = BOND25;
	bond fgg484 = BOND26;
	bond fgg676 = BOND27;
	speed -2;
	speed -3;
	speed -3N;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xa6slx75 {
	chip CHIP5;
	bond csg484 = BOND25;
	bond fgg484 = BOND26;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg484 -2;
	combo csg484 -2Q;
	combo csg484 -3;
	combo csg484 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xq6slx75 {
	chip CHIP5;
	bond cs484 = BOND25;
	bond csg484 = BOND25;
	bond fg484 = BOND26;
	speed -2;
	combo cs484 -2;
	combo csg484 -2;
	combo fg484 -2;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xc6slx75l {
	chip CHIP5;
	bond csg484 = BOND25;
	bond fgg484 = BOND26;
	bond fgg676 = BOND27;
	speed -1L;
	combo csg484 -1L;
	combo fgg484 -1L;
	combo fgg676 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xq6slx75l {
	chip CHIP5;
	bond cs484 = BOND25;
	bond csg484 = BOND25;
	bond fg484 = BOND26;
	speed -1L;
	combo cs484 -1L;
	combo csg484 -1L;
	combo fg484 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xc6slx100t {
	chip CHIP6;
	bond csg484 = BOND28;
	bond fgg484 = BOND29;
	bond fgg676 = BOND30;
	bond fgg900 = BOND31;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo csg484 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	combo fgg676 -4;
	combo fgg900 -2;
	combo fgg900 -3;
	combo fgg900 -3N;
	combo fgg900 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000110001000010010011;
}

device xc6slx100 {
	chip CHIP6;
	bond csg484 = BOND32;
	bond fgg484 = BOND33;
	bond fgg676 = BOND34;
	speed -2;
	speed -3;
	speed -3N;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000010001000010010011;
}

device xa6slx100 {
	chip CHIP6;
	bond fgg484 = BOND33;
	speed -2;
	speed -2Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000010001000010010011;
}

device xc6slx100l {
	chip CHIP6;
	bond csg484 = BOND32;
	bond fgg484 = BOND33;
	bond fgg676 = BOND34;
	speed -1L;
	combo csg484 -1L;
	combo fgg484 -1L;
	combo fgg676 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000010001000010010011;
}

device xc6slx150t {
	chip CHIP7;
	bond csg484 = BOND35;
	bond fgg484 = BOND36;
	bond fgg676 = BOND37;
	bond fgg900 = BOND38;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo csg484 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	combo fgg676 -4;
	combo fgg900 -2;
	combo fgg900 -3;
	combo fgg900 -3N;
	combo fgg900 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000111101000010010011;
}

device xq6slx150t {
	chip CHIP7;
	bond cs484 = BOND35;
	bond csg484 = BOND35;
	bond fg484 = BOND36;
	bond fg676 = BOND37;
	bond fgg676 = BOND37;
	speed -2;
	speed -2Q;
	speed -3;
	combo cs484 -2;
	combo cs484 -2Q;
	combo cs484 -3;
	combo csg484 -2;
	combo csg484 -3;
	combo fg484 -2;
	combo fg484 -2Q;
	combo fg484 -3;
	combo fg676 -2;
	combo fg676 -2Q;
	combo fg676 -3;
	combo fgg676 -2;
	combo fgg676 -3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000111101000010010011;
}

device xc6slx150 {
	chip CHIP7;
	bond csg484 = BOND39;
	bond fgg484 = BOND40;
	bond fgg676 = BOND41;
	bond fgg900 = BOND42;
	speed -2;
	speed -3;
	speed -3N;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	combo fgg900 -2;
	combo fgg900 -3;
	combo fgg900 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000011101000010010011;
}

device xq6slx150 {
	chip CHIP7;
	bond cs484 = BOND39;
	bond csg484 = BOND39;
	bond fg484 = BOND40;
	speed -2;
	speed -2Q;
	combo cs484 -2;
	combo cs484 -2Q;
	combo csg484 -2;
	combo fg484 -2;
	combo fg484 -2Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000011101000010010011;
}

device xc6slx150l {
	chip CHIP7;
	bond csg484 = BOND39;
	bond fgg484 = BOND40;
	bond fgg676 = BOND41;
	bond fgg900 = BOND42;
	speed -1L;
	combo csg484 -1L;
	combo fgg484 -1L;
	combo fgg676 -1L;
	combo fgg900 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000011101000010010011;
}

device xq6slx150l {
	chip CHIP7;
	bond cs484 = BOND39;
	bond csg484 = BOND39;
	bond fg484 = BOND40;
	speed -1L;
	combo cs484 -1L;
	combo csg484 -1L;
	combo fg484 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000011101000010010011;
}

intdb {
	enum SLICE_MUX_ADI1 {
		ALT,
		AX,
	}

	enum SLICE_MUX_BDI1 {
		ALT,
		BX,
	}

	enum SLICE_MUX_CDI1 {
		ALT,
		CX,
	}

	enum SLICE_MUX_WE {
		WE,
		CE,
	}

	enum SLICE_RAMMODE {
		NONE,
		RAM64,
		RAM32,
		SRL32,
		SRL16,
	}

	enum SLICE_CYINIT {
		PRECYINIT,
		CIN,
	}

	enum SLICE_PRECYINIT {
		CONST_0,
		CONST_1,
		AX,
	}

	enum SLICE_MUX_ACY0 {
		AX,
		O5,
	}

	enum SLICE_MUX_BCY0 {
		BX,
		O5,
	}

	enum SLICE_MUX_CCY0 {
		CX,
		O5,
	}

	enum SLICE_MUX_DCY0 {
		DX,
		O5,
	}

	enum SLICE_MUX_AFF {
		AX,
		O6,
		O5,
		XOR,
		CY,
		F7,
	}

	enum SLICE_MUX_BFF {
		BX,
		O6,
		O5,
		XOR,
		CY,
		F8,
	}

	enum SLICE_MUX_CFF {
		CX,
		O6,
		O5,
		XOR,
		CY,
		F7,
	}

	enum SLICE_MUX_DFF {
		DX,
		O6,
		O5,
		XOR,
		CY,
		MC31,
	}

	enum SLICE_MUX_AOUT {
		NONE,
		A5Q,
		O6,
		O5,
		XOR,
		CY,
		F7,
	}

	enum SLICE_MUX_BOUT {
		NONE,
		B5Q,
		O6,
		O5,
		XOR,
		CY,
		F8,
	}

	enum SLICE_MUX_COUT {
		NONE,
		C5Q,
		O6,
		O5,
		XOR,
		CY,
		F7,
	}

	enum SLICE_MUX_DOUT {
		NONE,
		D5Q,
		O6,
		O5,
		XOR,
		CY,
		MC31,
	}

	enum BRAM_RSTTYPE {
		SYNC,
		ASYNC,
	}

	enum DSP_B_INPUT {
		DIRECT,
		CASCADE,
	}

	enum DSP_CARRYINSEL {
		CARRYIN,
		OPMODE5,
	}

	enum IOI_DDR_ALIGNMENT {
		NONE,
		CLK0,
		CLK1,
	}

	enum IOB_PULL {
		NONE,
		PULLUP,
		PULLDOWN,
		KEEPER,
	}

	enum DCM_CLKDV_MODE {
		HALF,
		INT,
	}

	enum DCM_FREQUENCY_MODE {
		LOW,
		HIGH,
	}

	enum BUFGMUX_CLK_SEL_TYPE {
		SYNC,
		ASYNC,
	}

	enum BUFIO2_DIVIDE {
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		_7,
		_8,
	}

	enum BUFPLL_DATA_RATE {
		SDR,
		DDR,
	}

	enum BUFPLL_MUX_PLLIN {
		CMT,
		GCLK,
	}

	enum BUFPLL_LOCK_SRC {
		NONE,
		LOCK_TO_0,
		LOCK_TO_1,
	}

	enum PCILOGICSE_PCI_CE_DELAY {
		TAP2,
		TAP3,
		TAP4,
		TAP5,
		TAP6,
		TAP7,
		TAP8,
		TAP9,
		TAP10,
		TAP11,
		TAP12,
		TAP13,
		TAP14,
		TAP15,
		TAP16,
		TAP17,
		TAP18,
		TAP19,
		TAP20,
		TAP21,
		TAP22,
		TAP23,
		TAP24,
		TAP25,
		TAP26,
		TAP27,
		TAP28,
		TAP29,
		TAP30,
		TAP31,
	}

	enum MCB_MEM_PLL_POL_SEL {
		INVERTED,
		NOTINVERTED,
	}

	enum MCB_MEM_TYPE {
		DDR3,
		DDR2,
		DDR,
		MDDR,
	}

	enum MCB_MEM_WIDTH {
		NONE,
		_4,
		_8,
		_16,
	}

	enum MCB_MEM_ADDR_ORDER {
		BANK_ROW_COLUMN,
		ROW_BANK_COLUMN,
	}

	enum MCB_MEM_BURST_LEN {
		NONE,
		_4,
		_8,
	}

	enum MCB_MEM_CA_SIZE {
		_9,
		_10,
		_11,
		_12,
	}

	enum MCB_MEM_BA_SIZE {
		_2,
		_3,
	}

	enum MCB_MEM_RA_SIZE {
		_12,
		_13,
		_14,
		_15,
	}

	enum MCB_PORT_CONFIG {
		B32_B32_X32_X32_X32_X32,
		B32_B32_B32_B32,
		B64_B32_B32,
		B64_B64,
		B128,
	}

	enum MCB_ARB_NUM_TIME_SLOTS {
		_10,
		_12,
	}

	enum MCB_CAL_CALIBRATION_MODE {
		CALIBRATION,
		NOCALIBRATION,
	}

	enum MCB_CAL_CLK_DIV {
		_1,
		_2,
		_4,
		_8,
	}

	enum MCB_CAL_DELAY {
		QUARTER,
		HALF,
		THREEQUARTER,
		FULL,
	}

	enum MCB_MEM_CAS_LATENCY {
		NONE,
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
	}

	enum MCB_MEM_DDR3_CAS_LATENCY {
		NONE,
		_5,
		_6,
		_7,
		_8,
		_9,
		_10,
	}

	enum MCB_MEM_DDR2_WRT_RECOVERY {
		NONE,
		_2,
		_3,
		_4,
		_5,
		_6,
	}

	enum MCB_MEM_DDR3_WRT_RECOVERY {
		NONE,
		_5,
		_6,
		_7,
		_8,
		_10,
		_12,
	}

	enum MCB_MEM_DDR1_2_ODS {
		FULL,
		REDUCED,
	}

	enum MCB_MEM_DDR2_ADD_LATENCY {
		_0,
		_1,
		_2,
		_3,
		_4,
		_5,
	}

	enum MCB_MEM_DDR2_DIFF_DQS_EN {
		NO,
		YES,
	}

	enum MCB_MEM_DDR2_RTT {
		NONE,
		_75OHMS,
		_150OHMS,
		_50OHMS,
	}

	enum MCB_MEM_DDR3_ADD_LATENCY {
		NONE,
		CL1,
		CL2,
	}

	enum MCB_MEM_DDR3_ODS {
		DIV6,
		DIV7,
	}

	enum MCB_MEM_DDR3_RTT {
		NONE,
		DIV2,
		DIV4,
		DIV6,
		DIV8,
		DIV12,
	}

	enum MCB_MEM_MDDR_ODS {
		FULL,
		HALF,
		QUARTER,
		THREEQUARTERS,
	}

	enum MCB_MEM_MOBILE_PA_SR {
		FULL,
		HALF,
	}

	enum MCB_MEM_MOBILE_TC_SR {
		_0,
		_1,
		_2,
		_3,
	}

	enum MCB_MEM_DDR2_3_PA_SR {
		FULL,
		HALF1,
		QUARTER1,
		EIGHTH1,
		THREEQUARTER,
		HALF2,
		QUARTER2,
		EIGHTH2,
	}

	enum MCB_MEM_DDR3_CAS_WR_LATENCY {
		_5,
		_6,
		_7,
		_8,
	}

	enum MCB_MEM_DDR3_AUTO_SR {
		MANUAL,
		ENABLED,
	}

	enum MCB_MEM_DDR2_3_HIGH_TEMP_SR {
		NORMAL,
		EXTENDED,
	}

	enum MCB_MEM_DDR3_DYN_WRT_ODT {
		NONE,
		DIV2,
		DIV4,
	}

	enum MCB_MUI_PORT_CONFIG {
		READ,
		WRITE,
	}

	enum GTP_MUX_CLKOUT {
		REFCLKPLL0,
		REFCLKPLL1,
	}

	enum GTP_MUX_REFSELPLL {
		CLK0,
		GCLK0,
		PLLCLK0,
		CLKINEAST,
		CLK1,
		GCLK1,
		PLLCLK1,
		CLKINWEST,
	}

	enum GTP_ALIGN_COMMA_WORD {
		_1,
		_2,
	}

	enum GTP_CHAN_BOND_SEQ_LEN {
		_1,
		_2,
		_3,
		_4,
	}

	enum GTP_CLK_COR_ADJ_LEN {
		_1,
		_2,
		_3,
		_4,
	}

	enum GTP_CLK_COR_DET_LEN {
		_1,
		_2,
		_3,
		_4,
	}

	enum GTP_CLK25_DIVIDER {
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		_10,
		_12,
	}

	enum GTP_OOB_CLK_DIVIDER {
		_1,
		_2,
		_4,
		_6,
		_8,
		_10,
		_12,
		_14,
	}

	enum GTP_PLL_DIVSEL_FB {
		_1,
		_2,
		_3,
		_4,
		_5,
		_8,
		_10,
	}

	enum GTP_PLL_DIVSEL_REF {
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		_8,
		_10,
		_12,
		_16,
		_20,
	}

	enum GTP_PLL_DIVSEL_OUT {
		_1,
		_2,
		_4,
	}

	enum GTP_PLL_SOURCE {
		PLL0,
		PLL1,
	}

	enum GTP_RX_LOS_INVALID_INCR {
		_1,
		_2,
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
	}

	enum GTP_RX_LOS_THRESHOLD {
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
		_256,
		_512,
	}

	enum GTP_RX_SLIDE_MODE {
		PCS,
		PMA,
	}

	enum GTP_RX_STATUS_FMT {
		PCIE,
		SATA,
	}

	enum GTP_RX_XCLK_SEL {
		RXREC,
		RXUSR,
	}

	enum GTP_TX_XCLK_SEL {
		TXUSR,
		TXOUT,
	}

	enum GTP_CLK_OUT_GTP_SEL_0 {
		TXOUTCLK0,
		REFCLKPLL0,
	}

	enum GTP_CLK_OUT_GTP_SEL_1 {
		TXOUTCLK1,
		REFCLKPLL1,
	}

	enum OCT_CAL_VREF_VALUE {
		NONE,
		_0P25,
		_0P5,
		_0P75,
	}

	enum OCT_CAL_ACCESS_MODE {
		STATIC,
		USER,
	}

	enum DNA_PORT_OPTIONS {
		READ,
		PROGRAM,
		ANALOG_READ,
	}

	bel_class SLICE {
		input A1;
		input A2;
		input A3;
		input A4;
		input A5;
		input A6;
		input B1;
		input B2;
		input B3;
		input B4;
		input B5;
		input B6;
		input C1;
		input C2;
		input C3;
		input C4;
		input C5;
		input C6;
		input D1;
		input D2;
		input D3;
		input D4;
		input D5;
		input D6;
		input AX;
		input BX;
		input CX;
		input DX;
		input AI;
		input BI;
		input CI;
		input DI;
		input CLK;
		input SR;
		input CE;
		input WE;
		output A;
		output B;
		output C;
		output D;
		output AQ;
		output BQ;
		output CQ;
		output DQ;
		output AMUX;
		output BMUX;
		output CMUX;
		output DMUX;
		attribute A6LUT: bitvec[64];
		attribute B6LUT: bitvec[64];
		attribute C6LUT: bitvec[64];
		attribute D6LUT: bitvec[64];
		attribute MUX_ADI1: SLICE_MUX_ADI1;
		attribute MUX_BDI1: SLICE_MUX_BDI1;
		attribute MUX_CDI1: SLICE_MUX_CDI1;
		attribute MUX_WE: SLICE_MUX_WE;
		attribute ARAMMODE: SLICE_RAMMODE;
		attribute BRAMMODE: SLICE_RAMMODE;
		attribute CRAMMODE: SLICE_RAMMODE;
		attribute DRAMMODE: SLICE_RAMMODE;
		attribute WA7USED: bool;
		attribute WA8USED: bool;
		attribute PRECYINIT: SLICE_PRECYINIT;
		attribute CYINIT: SLICE_CYINIT;
		attribute MUX_ACY0: SLICE_MUX_ACY0;
		attribute MUX_BCY0: SLICE_MUX_BCY0;
		attribute MUX_CCY0: SLICE_MUX_CCY0;
		attribute MUX_DCY0: SLICE_MUX_DCY0;
		attribute MUX_AFF: SLICE_MUX_AFF;
		attribute MUX_BFF: SLICE_MUX_BFF;
		attribute MUX_CFF: SLICE_MUX_CFF;
		attribute MUX_DFF: SLICE_MUX_DFF;
		attribute FF_LATCH: bool;
		attribute FF_SR_ENABLE: bool;
		attribute FF_SR_SYNC: bool;
		attribute FF_CE_ENABLE: bool;
		attribute AFFSRINIT: bitvec[1];
		attribute BFFSRINIT: bitvec[1];
		attribute CFFSRINIT: bitvec[1];
		attribute DFFSRINIT: bitvec[1];
		attribute A5FFSRINIT: bitvec[1];
		attribute B5FFSRINIT: bitvec[1];
		attribute C5FFSRINIT: bitvec[1];
		attribute D5FFSRINIT: bitvec[1];
		attribute MUX_AOUT: SLICE_MUX_AOUT;
		attribute MUX_BOUT: SLICE_MUX_BOUT;
		attribute MUX_COUT: SLICE_MUX_COUT;
		attribute MUX_DOUT: SLICE_MUX_DOUT;
	}

	bel_class DSP {
		input A[18];
		input B[18];
		input C[48];
		input D[18];
		input OPMODE[8];
		input CLK;
		input CEA;
		input CEB;
		input CEC;
		input CED;
		input CEOPMODE;
		input CECARRYIN;
		input CEM;
		input CEP;
		input RSTA;
		input RSTB;
		input RSTC;
		input RSTD;
		input RSTOPMODE;
		input RSTCARRYIN;
		input RSTM;
		input RSTP;
		output M[36];
		output P[48];
		output CARRYOUTF;
		attribute B_INPUT: DSP_B_INPUT;
		attribute CARRYINSEL: DSP_CARRYINSEL;
		attribute A0REG: bool;
		attribute A1REG: bool;
		attribute B0REG: bool;
		attribute B1REG: bool;
		attribute CREG: bool;
		attribute DREG: bool;
		attribute MREG: bool;
		attribute PREG: bool;
		attribute OPMODEREG: bool;
		attribute CARRYINREG: bool;
		attribute CARRYOUTREG: bool;
		attribute RSTTYPE: BRAM_RSTTYPE;
	}

	bel_class ILOGIC {
		input CLK;
		input IOCE;
		input CLKDIV;
		input SR;
		input REV;
		input CE0;
		input BITSLIP;
		output FABRICOUT;
		output Q1;
		output Q2;
		output Q3;
		output Q4;
		output INCDEC;
		output VALID;
		output DFB;
		output CFB0;
		output CFB1;
	}

	bel_class OLOGIC {
		input CLK;
		input IOCE;
		input CLKDIV;
		input SR;
		input REV;
		input OCE;
		input TCE;
		input D1;
		input D2;
		input D3;
		input D4;
		input T1;
		input T2;
		input T3;
		input T4;
		input TRAIN;
	}

	bel_class IODELAY {
		input IOCLK;
		input RST;
		input CAL;
		input CE;
		input CIN;
		input CLK;
		input INC;
		output BUSY;
		output LOAD;
		output RCLK;
		output DQSOUTP;
		output DQSOUTN;
	}

	bel_class IOI_DDR {
		input CLK0;
		input CLK1;
		output CLK;
		output IOCE;
		attribute ENABLE: bool;
		attribute ALIGNMENT: IOI_DDR_ALIGNMENT;
	}

	bel_class MISC_IOI {
	}

	bel_class IOB {
		output I;
		pad PAD: inout
	}

	bel_class DCM {
		input CLKIN;
		input CLKFB;
		input RST;
		input PSCLK;
		input PSEN;
		input PSINCDEC;
		input STSADRS[5];
		input FREEZEDLL;
		input FREEZEDFS;
		input CTLMODE;
		input CTLGO;
		input CTLOSC1;
		input CTLOSC2;
		input CTLSEL[3];
		input SKEWCLKIN1;
		input SKEWCLKIN2;
		input SKEWIN;
		input SKEWRST;
		output CLK0;
		output CLK90;
		output CLK180;
		output CLK270;
		output CLK2X;
		output CLK2X180;
		output CLKDV;
		output CLKFX;
		output CLKFX180;
		output CONCUR;
		output LOCKED;
		output PSDONE;
		output STATUS[8];
		output SKEWOUT;
		output SCANOUT;
		attribute OUT_CLK0_ENABLE: bool;
		attribute OUT_CLK90_ENABLE: bool;
		attribute OUT_CLK180_ENABLE: bool;
		attribute OUT_CLK270_ENABLE: bool;
		attribute OUT_CLK2X_ENABLE: bool;
		attribute OUT_CLK2X180_ENABLE: bool;
		attribute OUT_CLKDV_ENABLE: bool;
		attribute OUT_CLKFX_ENABLE: bool;
		attribute OUT_CONCUR_ENABLE: bool;
		attribute CLKIN_CLKFB_ENABLE: bool;
		attribute CLKDV_COUNT_MAX: bitvec[4];
		attribute CLKDV_COUNT_FALL: bitvec[4];
		attribute CLKDV_COUNT_FALL_2: bitvec[4];
		attribute CLKDV_PHASE_RISE: bitvec[2];
		attribute CLKDV_PHASE_FALL: bitvec[2];
		attribute CLKDV_MODE: DCM_CLKDV_MODE;
		attribute DESKEW_ADJUST: bitvec[4];
		attribute CLKIN_IOB: bool;
		attribute CLKFB_IOB: bool;
		attribute CLKIN_DIVIDE_BY_2: bool;
		attribute CLK_FEEDBACK_2X: bool;
		attribute CLK_FEEDBACK_DISABLE: bool;
		attribute DLL_ENABLE: bool;
		attribute DLL_FREQUENCY_MODE: DCM_FREQUENCY_MODE;
		attribute DFS_ENABLE: bool;
		attribute DFS_FEEDBACK: bool;
		attribute DFS_FREQUENCY_MODE: DCM_FREQUENCY_MODE;
		attribute PHASE_SHIFT: bitvec[8];
		attribute PHASE_SHIFT_NEGATIVE: bool;
		attribute STARTUP_WAIT: bool;
		attribute CLKFX_MULTIPLY: bitvec[8];
		attribute CLKFX_DIVIDE: bitvec[8];
		attribute DUTY_CYCLE_CORRECTION: bool;
	}

	bel_class PLL {
		input CLKIN1;
		input CLKIN2;
		input CLKINSEL;
		input CLKFBIN;
		input RST;
		input DCLK;
		input DEN;
		input DWE;
		input DADDR[5];
		input DI[16];
		input CLKBRST;
		input ENOUTSYNC;
		input MANPDLF;
		input MANPULF;
		input SKEWCLKIN1;
		input SKEWCLKIN2;
		input SKEWRST;
		input SKEWSTB;
		output TEST_CLKIN;
		output CLKFBOUT;
		output CLKFBDCM;
		output CLKOUT[6];
		output CLKOUTDCM[6];
		output LOCKED;
		output DO[16];
		output DRDY;
		output TEST[29];
		attribute DRP: bitvec[16][32];
		attribute ENABLE: bool;
		attribute CLKINSEL_STATIC_VAL: bitvec[1];
		attribute CLKINSEL_MODE_DYNAMIC: bool;
		attribute REL_INV: bool;
		attribute PLL_ADD_LEAKAGE: bitvec[2];
		attribute PLL_AVDD_COMP_SET: bitvec[2];
		attribute PLL_CLAMP_BYPASS: bool;
		attribute PLL_CLAMP_REF_SEL: bitvec[3];
		attribute PLL_CLKCNTRL: bitvec[1];
		attribute PLL_CLK0MX: bitvec[2];
		attribute PLL_CLK1MX: bitvec[2];
		attribute PLL_CLK2MX: bitvec[2];
		attribute PLL_CLK3MX: bitvec[2];
		attribute PLL_CLK4MX: bitvec[2];
		attribute PLL_CLK5MX: bitvec[2];
		attribute PLL_CLKBURST_CNT: bitvec[3];
		attribute PLL_CLKBURST_ENABLE: bool;
		attribute PLL_CLKFBMX: bitvec[2];
		attribute PLL_CLKFBOUT2_DT: bitvec[6];
		attribute PLL_CLKFBOUT2_EDGE: bool;
		attribute PLL_CLKFBOUT2_HT: bitvec[6];
		attribute PLL_CLKFBOUT2_LT: bitvec[6];
		attribute PLL_CLKFBOUT2_NOCOUNT: bool;
		attribute PLL_CLKFBOUT_DT: bitvec[6];
		attribute PLL_CLKFBOUT_EDGE: bool;
		attribute PLL_CLKFBOUT_EN: bool;
		attribute PLL_CLKFBOUT_HT: bitvec[6];
		attribute PLL_CLKFBOUT_LT: bitvec[6];
		attribute PLL_CLKFBOUT_NOCOUNT: bool;
		attribute PLL_CLKFBOUT_PM: bitvec[3];
		attribute PLL_CLKOUT0_DT: bitvec[6];
		attribute PLL_CLKOUT0_EDGE: bool;
		attribute PLL_CLKOUT0_EN: bool;
		attribute PLL_CLKOUT0_HT: bitvec[6];
		attribute PLL_CLKOUT0_LT: bitvec[6];
		attribute PLL_CLKOUT0_NOCOUNT: bool;
		attribute PLL_CLKOUT0_PM: bitvec[3];
		attribute PLL_CLKOUT1_DT: bitvec[6];
		attribute PLL_CLKOUT1_EDGE: bool;
		attribute PLL_CLKOUT1_EN: bool;
		attribute PLL_CLKOUT1_HT: bitvec[6];
		attribute PLL_CLKOUT1_LT: bitvec[6];
		attribute PLL_CLKOUT1_NOCOUNT: bool;
		attribute PLL_CLKOUT1_PM: bitvec[3];
		attribute PLL_CLKOUT2_DT: bitvec[6];
		attribute PLL_CLKOUT2_EDGE: bool;
		attribute PLL_CLKOUT2_EN: bool;
		attribute PLL_CLKOUT2_HT: bitvec[6];
		attribute PLL_CLKOUT2_LT: bitvec[6];
		attribute PLL_CLKOUT2_NOCOUNT: bool;
		attribute PLL_CLKOUT2_PM: bitvec[3];
		attribute PLL_CLKOUT3_DT: bitvec[6];
		attribute PLL_CLKOUT3_EDGE: bool;
		attribute PLL_CLKOUT3_EN: bool;
		attribute PLL_CLKOUT3_HT: bitvec[6];
		attribute PLL_CLKOUT3_LT: bitvec[6];
		attribute PLL_CLKOUT3_NOCOUNT: bool;
		attribute PLL_CLKOUT3_PM: bitvec[3];
		attribute PLL_CLKOUT4_DT: bitvec[6];
		attribute PLL_CLKOUT4_EDGE: bool;
		attribute PLL_CLKOUT4_EN: bool;
		attribute PLL_CLKOUT4_HT: bitvec[6];
		attribute PLL_CLKOUT4_LT: bitvec[6];
		attribute PLL_CLKOUT4_NOCOUNT: bool;
		attribute PLL_CLKOUT4_PM: bitvec[3];
		attribute PLL_CLKOUT5_DT: bitvec[6];
		attribute PLL_CLKOUT5_EDGE: bool;
		attribute PLL_CLKOUT5_EN: bool;
		attribute PLL_CLKOUT5_HT: bitvec[6];
		attribute PLL_CLKOUT5_LT: bitvec[6];
		attribute PLL_CLKOUT5_NOCOUNT: bool;
		attribute PLL_CLKOUT5_PM: bitvec[3];
		attribute PLL_CLK_LOST_DETECT: bool;
		attribute PLL_CP: bitvec[4];
		attribute PLL_CP_BIAS_TRIP_SHIFT: bool;
		attribute PLL_CP_REPL: bitvec[4];
		attribute PLL_CP_RES: bitvec[2];
		attribute PLL_DIRECT_PATH_CNTRL: bool;
		attribute PLL_DIVCLK_EDGE: bool;
		attribute PLL_DIVCLK_EN: bool;
		attribute PLL_DIVCLK_HT: bitvec[6];
		attribute PLL_DIVCLK_LT: bitvec[6];
		attribute PLL_DIVCLK_NOCOUNT: bool;
		attribute PLL_DVDD_COMP_SET: bitvec[2];
		attribute PLL_EN: bool;
		attribute PLL_EN_CNTRL: bitvec[85];
		attribute PLL_EN_DLY: bool;
		attribute PLL_EN_LEAKAGE: bitvec[2];
		attribute PLL_EN_TCLK0: bool;
		attribute PLL_EN_TCLK1: bool;
		attribute PLL_EN_TCLK2: bool;
		attribute PLL_EN_TCLK3: bool;
		attribute PLL_EN_VCO0: bool;
		attribute PLL_EN_VCO1: bool;
		attribute PLL_EN_VCO2: bool;
		attribute PLL_EN_VCO3: bool;
		attribute PLL_EN_VCO4: bool;
		attribute PLL_EN_VCO5: bool;
		attribute PLL_EN_VCO6: bool;
		attribute PLL_EN_VCO7: bool;
		attribute PLL_EN_VCO_DIV1: bool;
		attribute PLL_EN_VCO_DIV6: bool;
		attribute PLL_INTFB: bitvec[2];
		attribute PLL_IN_DLY_MX_SEL: bitvec[5];
		attribute PLL_IN_DLY_SET: bitvec[9];
		attribute PLL_LFHF: bitvec[2];
		attribute PLL_LOCK_CNT: bitvec[10];
		attribute PLL_LOCK_FB_DLY: bitvec[5];
		attribute PLL_LOCK_REF_DLY: bitvec[5];
		attribute PLL_LOCK_SAT_HIGH: bitvec[10];
		attribute PLL_MAN_LF_EN: bool;
		attribute PLL_NBTI_EN: bool;
		attribute PLL_PFD_CNTRL: bitvec[4];
		attribute PLL_PFD_DLY: bitvec[2];
		attribute PLL_PWRD_CFG: bool;
		attribute PLL_REG_INPUT: bool;
		attribute PLL_RES: bitvec[4];
		attribute PLL_SEL_SLIPD: bool;
		attribute PLL_TEST_IN_WINDOW: bool;
		attribute PLL_UNLOCK_CNT: bitvec[10];
		attribute PLL_VDD_SEL: bitvec[2];
		attribute PLL_VLFHIGH_DIS: bool;
	}

	bel_class CMT_VREG {
		attribute REG_REG: bitvec[9];
		attribute REG_BG: bitvec[11];
	}

	bel_class BUFGMUX {
		input I0;
		input I1;
		input S;
		output O;
		attribute INIT_OUT: bitvec[1];
		attribute CLK_SEL_TYPE: BUFGMUX_CLK_SEL_TYPE;
	}

	bel_class BUFIO2 {
		input I;
		input IB;
		output DIVCLK;
		output DIVCLK_CMT;
		output IOCLK;
		output SERDESSTROBE;
		attribute ENABLE: bool;
		attribute ENABLE_2CLK: bool;
		attribute CMT_ENABLE: bool;
		attribute IOCLK_ENABLE: bool;
		attribute DIVIDE: BUFIO2_DIVIDE;
		attribute DIVIDE_BYPASS: bool;
		attribute R_EDGE: bool;
		attribute POS_EDGE: bitvec[3];
		attribute NEG_EDGE: bitvec[2];
	}

	bel_class BUFIO2FB {
		input I;
		output O;
		attribute ENABLE: bool;
		attribute DIVIDE_BYPASS: bitvec[4];
	}

	bel_class BUFPLL {
		input GCLK[2];
		input PLLIN_CMT[2];
		input PLLIN_GCLK[2];
		input LOCKED[2];
		output PLLCLK[2];
		output PLLCE[2];
		output LOCK[2];
		attribute ENABLE: bool;
		attribute MUX_PLLIN: BUFPLL_MUX_PLLIN;
		attribute LOCK_SRC: BUFPLL_LOCK_SRC;
		attribute DATA_RATE0: BUFPLL_DATA_RATE;
		attribute DATA_RATE1: BUFPLL_DATA_RATE;
		attribute DIVIDE0: BUFIO2_DIVIDE;
		attribute DIVIDE1: BUFIO2_DIVIDE;
		attribute ENABLE_BOTH_SYNC0: bitvec[3];
		attribute ENABLE_BOTH_SYNC1: bitvec[3];
		attribute ENABLE_NONE_SYNC0: bitvec[2];
		attribute ENABLE_NONE_SYNC1: bitvec[2];
		attribute ENABLE_SYNC0: bool;
		attribute ENABLE_SYNC1: bool;
	}

	bel_class PCILOGICSE {
		input I1;
		input I2;
		input I3;
		attribute ENABLE: bool;
		attribute PCI_CE_DELAY: PCILOGICSE_PCI_CE_DELAY;
	}

	bel_class MCB {
		input PLLCLK[2];
		input PLLCE[2];
		input P0ARBEN;
		input P0CMDCLK;
		input P0CMDEN;
		input P0CMDBA[3];
		input P0CMDBL[6];
		input P0CMDCA[12];
		input P0CMDRA[15];
		input P0CMDINSTR[3];
		input P1ARBEN;
		input P1CMDCLK;
		input P1CMDEN;
		input P1CMDBA[3];
		input P1CMDBL[6];
		input P1CMDCA[12];
		input P1CMDRA[15];
		input P1CMDINSTR[3];
		input P2ARBEN;
		input P2CMDCLK;
		input P2CMDEN;
		input P2CMDBA[3];
		input P2CMDBL[6];
		input P2CMDCA[12];
		input P2CMDRA[15];
		input P2CMDINSTR[3];
		input P3ARBEN;
		input P3CMDCLK;
		input P3CMDEN;
		input P3CMDBA[3];
		input P3CMDBL[6];
		input P3CMDCA[12];
		input P3CMDRA[15];
		input P3CMDINSTR[3];
		input P4ARBEN;
		input P4CMDCLK;
		input P4CMDEN;
		input P4CMDBA[3];
		input P4CMDBL[6];
		input P4CMDCA[12];
		input P4CMDRA[15];
		input P4CMDINSTR[3];
		input P5ARBEN;
		input P5CMDCLK;
		input P5CMDEN;
		input P5CMDBA[3];
		input P5CMDBL[6];
		input P5CMDCA[12];
		input P5CMDRA[15];
		input P5CMDINSTR[3];
		input P0RDCLK;
		input P0RDEN;
		input P0RTSTENB;
		input P0RTSTPINENB;
		input P0RTSTMODEB[4];
		input P0RTSTWRDATA[32];
		input P0RTSTWRMASK[4];
		input P1RDCLK;
		input P1RDEN;
		input P1RTSTENB;
		input P1RTSTPINENB;
		input P1RTSTMODEB[4];
		input P1RTSTWRDATA[32];
		input P1RTSTWRMASK[4];
		input P0WRCLK;
		input P0WREN;
		input P0WRDATA[32];
		input P0RWRMASK[4];
		input P0WTSTENB;
		input P0WTSTPINENB;
		input P0WTSTMODEB[4];
		input P1WRCLK;
		input P1WREN;
		input P1WRDATA[32];
		input P1RWRMASK[4];
		input P1WTSTENB;
		input P1WTSTPINENB;
		input P1WTSTMODEB[4];
		input P2CLK;
		input P2EN;
		input P2WRDATA[32];
		input P2WRMASK[4];
		input P2TSTENB;
		input P2TSTPINENB;
		input P2TSTMODEB[4];
		input P3CLK;
		input P3EN;
		input P3WRDATA[32];
		input P3WRMASK[4];
		input P3TSTENB;
		input P3TSTPINENB;
		input P3TSTMODEB[4];
		input P4CLK;
		input P4EN;
		input P4WRDATA[32];
		input P4WRMASK[4];
		input P4TSTENB;
		input P4TSTPINENB;
		input P4TSTMODEB[4];
		input P5CLK;
		input P5EN;
		input P5WRDATA[32];
		input P5WRMASK[4];
		input P5TSTENB;
		input P5TSTPINENB;
		input P5TSTMODEB[4];
		input SYSRST;
		input PLLLOCK;
		input RECAL;
		input SELFREFRESHENTER;
		input TSTCMDTESTENB;
		input TSTINB[16];
		input TSTSCANCLK;
		input TSTSCANENB;
		input TSTSCANIN;
		input TSTSCANMODE;
		input TSTSCANRST;
		input TSTSCANSET;
		input TSTSEL[8];
		input UIADD;
		input UIADDR[5];
		input UIBROADCAST;
		input UICLK;
		input UICMD;
		input UICMDEN;
		input UICMDIN;
		input UICS;
		input UIDONECAL;
		input UIDQCOUNT[4];
		input UIDQLOWERDEC;
		input UIDQLOWERINC;
		input UIDQUPPERDEC;
		input UIDQUPPERINC;
		input UIDRPUPDATE;
		input UILDQSDEC;
		input UILDQSINC;
		input UIREAD;
		input UISDI;
		input UIUDQSDEC;
		input UIUDQSINC;
		output P0CMDEMPTY;
		output P0CMDFULL;
		output P1CMDEMPTY;
		output P1CMDFULL;
		output P2CMDEMPTY;
		output P2CMDFULL;
		output P3CMDEMPTY;
		output P3CMDFULL;
		output P4CMDEMPTY;
		output P4CMDFULL;
		output P5CMDEMPTY;
		output P5CMDFULL;
		output P0RDCOUNT[7];
		output P0RDDATA[32];
		output P0RDEMPTY;
		output P0RDFULL;
		output P0RDOVERFLOW;
		output P0RDERROR;
		output P0RTSTUNDERRUN;
		output P1RDCOUNT[7];
		output P1RDDATA[32];
		output P1RDEMPTY;
		output P1RDFULL;
		output P1RDOVERFLOW;
		output P1RDERROR;
		output P1RTSTUNDERRUN;
		output P0WRCOUNT[7];
		output P0WREMPTY;
		output P0WRFULL;
		output P0WRUNDERRUN;
		output P0WRERROR;
		output P0WTSTDATA[32];
		output P0WTSTOVERFLOW;
		output P1WRCOUNT[7];
		output P1WREMPTY;
		output P1WRFULL;
		output P1WRUNDERRUN;
		output P1WRERROR;
		output P1WTSTDATA[32];
		output P1WTSTOVERFLOW;
		output P2COUNT[7];
		output P2RDDATA[32];
		output P2EMPTY;
		output P2FULL;
		output P2ERROR;
		output P2RDOVERFLOW;
		output P2WRUNDERRUN;
		output P3COUNT[7];
		output P3RDDATA[32];
		output P3EMPTY;
		output P3FULL;
		output P3ERROR;
		output P3RDOVERFLOW;
		output P3WRUNDERRUN;
		output P4COUNT[7];
		output P4RDDATA[32];
		output P4EMPTY;
		output P4FULL;
		output P4ERROR;
		output P4RDOVERFLOW;
		output P4WRUNDERRUN;
		output P5COUNT[7];
		output P5RDDATA[32];
		output P5EMPTY;
		output P5FULL;
		output P5ERROR;
		output P5RDOVERFLOW;
		output P5WRUNDERRUN;
		output P0RTSTUDMP;
		output P0WTSTLDMP;
		output P1RTSTUDMN;
		output P1WTSTLDMN;
		output P2TSTUDMP;
		output P3TSTLDMP;
		output P4TSTUDMN;
		output P5TSTLDMN;
		output SELFREFRESHMODE;
		output STATUS[32];
		output TSTCMDOUT[39];
		output TSTSCANOUT;
		output UOCALSTART;
		output UOCMDREADYIN;
		output UODATA[8];
		output UODATAVALID;
		output UODONECAL;
		output UOREFRSHFLAG;
		output UOSDO;
		attribute MEM_PLL_DIV_EN: bool;
		attribute MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MEM_TYPE: MCB_MEM_TYPE;
		attribute MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MEM_ADDR_ORDER: MCB_MEM_ADDR_ORDER;
		attribute MEM_BURST_LEN: MCB_MEM_BURST_LEN;
		attribute MEM_CA_SIZE: MCB_MEM_CA_SIZE;
		attribute MEM_BA_SIZE: MCB_MEM_BA_SIZE;
		attribute MEM_RA_SIZE: MCB_MEM_RA_SIZE;
		attribute PORT_CONFIG: MCB_PORT_CONFIG;
		attribute ARB_NUM_TIME_SLOTS: MCB_ARB_NUM_TIME_SLOTS;
		attribute ARB_TIME_SLOT: bitvec[18][12];
		attribute CAL_CA: bitvec[12];
		attribute CAL_BA: bitvec[3];
		attribute CAL_RA: bitvec[15];
		attribute CAL_BYPASS: bool;
		attribute CAL_CALIBRATION_MODE: MCB_CAL_CALIBRATION_MODE;
		attribute CAL_CLK_DIV: MCB_CAL_CLK_DIV;
		attribute CAL_DELAY: MCB_CAL_DELAY;
		attribute MEM_RAS_VAL: bitvec[5];
		attribute MEM_RCD_VAL: bitvec[3];
		attribute MEM_REFI_VAL: bitvec[12];
		attribute MEM_RFC_VAL: bitvec[8];
		attribute MEM_RP_VAL: bitvec[4];
		attribute MEM_RTP_VAL: bitvec[3];
		attribute MEM_WR_VAL: bitvec[3];
		attribute MEM_WTR_VAL: bitvec[3];
		attribute MR: bitvec[14];
		attribute EMR1: bitvec[14];
		attribute EMR2: bitvec[14];
		attribute EMR3: bitvec[14];
		attribute MEM_DDR_DDR2_MDDR_BURST_LEN: MCB_MEM_BURST_LEN;
		attribute MEM_CAS_LATENCY: MCB_MEM_CAS_LATENCY;
		attribute MEM_DDR3_CAS_LATENCY: MCB_MEM_DDR3_CAS_LATENCY;
		attribute MEM_DDR2_WRT_RECOVERY: MCB_MEM_DDR2_WRT_RECOVERY;
		attribute MEM_DDR3_WRT_RECOVERY: MCB_MEM_DDR3_WRT_RECOVERY;
		attribute MEM_DDR1_2_ODS: MCB_MEM_DDR1_2_ODS;
		attribute MEM_DDR2_ADD_LATENCY: MCB_MEM_DDR2_ADD_LATENCY;
		attribute MEM_DDR2_DIFF_DQS_EN: MCB_MEM_DDR2_DIFF_DQS_EN;
		attribute MEM_DDR2_RTT: MCB_MEM_DDR2_RTT;
		attribute MEM_DDR3_ADD_LATENCY: MCB_MEM_DDR3_ADD_LATENCY;
		attribute MEM_DDR3_ODS: MCB_MEM_DDR3_ODS;
		attribute MEM_DDR3_RTT: MCB_MEM_DDR3_RTT;
		attribute MEM_MDDR_ODS: MCB_MEM_MDDR_ODS;
		attribute MEM_MOBILE_PA_SR: MCB_MEM_MOBILE_PA_SR;
		attribute MEM_MOBILE_TC_SR: MCB_MEM_MOBILE_TC_SR;
		attribute MEM_DDR2_3_PA_SR: MCB_MEM_DDR2_3_PA_SR;
		attribute MEM_DDR3_CAS_WR_LATENCY: MCB_MEM_DDR3_CAS_WR_LATENCY;
		attribute MEM_DDR3_AUTO_SR: MCB_MEM_DDR3_AUTO_SR;
		attribute MEM_DDR2_3_HIGH_TEMP_SR: MCB_MEM_DDR2_3_HIGH_TEMP_SR;
		attribute MEM_DDR3_DYN_WRT_ODT: MCB_MEM_DDR3_DYN_WRT_ODT;
		attribute MUI0R_MEM_PLL_DIV_EN: bool;
		attribute MUI0R_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI0R_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI0R_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI0W_MEM_PLL_DIV_EN: bool;
		attribute MUI0W_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI0W_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI0W_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI1R_MEM_PLL_DIV_EN: bool;
		attribute MUI1R_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI1R_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI1R_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI1W_MEM_PLL_DIV_EN: bool;
		attribute MUI1W_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI1W_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI1W_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI2_MEM_PLL_DIV_EN: bool;
		attribute MUI2_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI2_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI2_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI3_MEM_PLL_DIV_EN: bool;
		attribute MUI3_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI3_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI3_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI4_MEM_PLL_DIV_EN: bool;
		attribute MUI4_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI4_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI4_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI5_MEM_PLL_DIV_EN: bool;
		attribute MUI5_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI5_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI5_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
	}

	bel_class PCIE {
		input MGTCLK;
		input USERCLK;
		input SYSRESETN;
		input CLOCKLOCKED;
		input TRNFCSEL[3];
		input TRNTSOFN;
		input TRNTEOFN;
		input TRNTD[32];
		input TRNTSRCRDYN;
		input TRNTSRCDSCN;
		input TRNTSTRN;
		input TRNTCFGGNTN;
		input TRNTERRFWDN;
		input TRNRDSTRDYN;
		input TRNRNPOKN;
		input CFGDWADDR[10];
		input CFGRDENN;
		input CFGINTERRUPTN;
		input CFGINTERRUPTASSERTN;
		input CFGINTERRUPTDI[8];
		input CFGVENID[16];
		input CFGDEVID[16];
		input CFGREVID[8];
		input CFGSUBSYSID[16];
		input CFGSUBSYSVENID[16];
		input CFGTURNOFFOKN;
		input CFGPMWAKEN;
		input CFGTRNPENDINGN;
		input CFGDSN[64];
		input CFGERRECRCN;
		input CFGERRURN;
		input CFGERRCPLTIMEOUTN;
		input CFGERRCPLABORTN;
		input CFGERRPOSTEDN;
		input CFGERRCORN;
		input CFGERRTLPCPLHEADER[48];
		input CFGERRLOCKEDN;
		input MIMRXRDATA[35];
		input MIMTXRDATA[36];
		input PIPEGTRESETDONEA;
		input PIPEGTRESETDONEB;
		input PIPEPHYSTATUSA;
		input PIPEPHYSTATUSB;
		input PIPERXCHARISKA[2];
		input PIPERXCHARISKB[2];
		input PIPERXDATAA[16];
		input PIPERXDATAB[16];
		input PIPERXENTERELECIDLEA;
		input PIPERXENTERELECIDLEB;
		input PIPERXSTATUSA[3];
		input PIPERXSTATUSB[3];
		input SCANEN;
		input SCANIN[5];
		input SCANRESETMASK;
		output USERRSTN;
		output RECEIVEDHOTRESET;
		output TRNLNKUPN;
		output TRNFCPH[8];
		output TRNFCPD[12];
		output TRNFCNPH[8];
		output TRNFCNPD[12];
		output TRNFCCPLH[8];
		output TRNFCCPLD[12];
		output TRNTDSTRDYN;
		output TRNTBUFAV[6];
		output TRNTERRDROPN;
		output TRNTCFGREQN;
		output TRNRSOFN;
		output TRNREOFN;
		output TRNRD[32];
		output TRNRERRFWDN;
		output TRNRSRCDSCN;
		output TRNRSRCRDYN;
		output TRNRBARHITN[7];
		output CFGDO[32];
		output CFGRDWRDONEN;
		output CFGINTERRUPTRDYN;
		output CFGINTERRUPTDO[8];
		output CFGINTERRUPTMMENABLE[3];
		output CFGINTERRUPTMSIENABLE;
		output CFGBUSNUMBER[8];
		output CFGDEVICENUMBER[5];
		output CFGFUNCTIONNUMBER[3];
		output CFGCOMMANDIOENABLE;
		output CFGCOMMANDMEMENABLE;
		output CFGCOMMANDBUSMASTERENABLE;
		output CFGCOMMANDSERREN;
		output CFGCOMMANDINTERRUPTDISABLE;
		output CFGDEVSTATUSCORRERRDETECTED;
		output CFGDEVSTATUSNONFATALERRDETECTED;
		output CFGDEVSTATUSFATALERRDETECTED;
		output CFGDEVSTATUSURDETECTED;
		output CFGDEVCONTROLCORRERRREPORTINGEN;
		output CFGDEVCONTROLNONFATALREPORTINGEN;
		output CFGDEVCONTROLFATALERRREPORTINGEN;
		output CFGDEVCONTROLURERRREPORTINGEN;
		output CFGDEVCONTROLENABLERO;
		output CFGDEVCONTROLMAXPAYLOAD[3];
		output CFGDEVCONTROLEXTTAGEN;
		output CFGDEVCONTROLPHANTOMEN;
		output CFGDEVCONTROLAUXPOWEREN;
		output CFGDEVCONTROLNOSNOOPEN;
		output CFGDEVCONTROLMAXREADREQ[3];
		output CFGLINKCONTROLASPMCONTROL[2];
		output CFGLINKCONTOLRCB;
		output CFGLINKCONTROLCOMMONCLOCK;
		output CFGLINKCONTROLEXTENDEDSYNC;
		output CFGTOTURNOFFN;
		output CFGPCIELINKSTATEN[3];
		output CFGLTSSMSTATE[5];
		output CFGERRCPLRDYN;
		output DBGBADDLLPSTATUS;
		output DBGBADTLPLCRC;
		output DBGBADTLPSEQNUM;
		output DBGBADTLPSTATUS;
		output DBGDLPROTOCOLSTATUS;
		output DBGFCPROTOCOLERRSTATUS;
		output DBGMLFRMDLENGTH;
		output DBGMLFRMDMPS;
		output DBGMLFRMDTCVC;
		output DBGMLFRMDTLPSTATUS;
		output DBGMLFRMDUNRECTYPE;
		output DBGPOISTLPSTATUS;
		output DBGRCVROVERFLOWSTATUS;
		output DBGREGDETECTEDCORRECTABLE;
		output DBGREGDETECTEDFATAL;
		output DBGREGDETECTEDNONFATAL;
		output DBGREGDETECTEDUNSUPPORTED;
		output DBGRPLYROLLOVERSTATUS;
		output DBGRPLYTIMEOUTSTATUS;
		output DBGURNOBARHIT;
		output DBGURPOISCFGWR;
		output DBGURSTATUS;
		output DBGURUNSUPMSG;
		output MIMRXREN;
		output MIMRXRADDR[12];
		output MIMRXWEN;
		output MIMRXWADDR[12];
		output MIMRXWDATA[35];
		output MIMTXREN;
		output MIMTXRADDR[12];
		output MIMTXWEN;
		output MIMTXWADDR[12];
		output MIMTXWDATA[36];
		output PIPEGTPOWERDOWNA[2];
		output PIPEGTPOWERDOWNB[2];
		output PIPEGTTXELECIDLEA;
		output PIPEGTTXELECIDLEB;
		output PIPERXPOLARITYA;
		output PIPERXPOLARITYB;
		output PIPERXRESETA;
		output PIPERXRESETB;
		output PIPETXCHARDISPMODEA[2];
		output PIPETXCHARDISPMODEB[2];
		output PIPETXCHARDISPVALA[2];
		output PIPETXCHARDISPVALB[2];
		output PIPETXCHARISKA[2];
		output PIPETXCHARISKB[2];
		output PIPETXDATAA[16];
		output PIPETXDATAB[16];
		output PIPETXRCVRDETA;
		output PIPETXRCVRDETB;
		output SCANOUT[5];
		attribute BAR0: bitvec[32];
		attribute BAR1: bitvec[32];
		attribute BAR2: bitvec[32];
		attribute BAR3: bitvec[32];
		attribute BAR4: bitvec[32];
		attribute BAR5: bitvec[32];
		attribute CARDBUS_CIS_POINTER: bitvec[32];
		attribute CLASS_CODE: bitvec[24];
		attribute DEV_CAP_ENDPOINT_L0S_LATENCY: bitvec[3];
		attribute DEV_CAP_ENDPOINT_L1_LATENCY: bitvec[3];
		attribute DEV_CAP_EXT_TAG_SUPPORTED: bool;
		attribute DEV_CAP_MAX_PAYLOAD_SUPPORTED: bitvec[3];
		attribute DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT: bitvec[2];
		attribute DEV_CAP_ROLE_BASED_ERROR: bool;
		attribute DISABLE_BAR_FILTERING: bool;
		attribute DISABLE_ID_CHECK: bool;
		attribute DISABLE_SCRAMBLING: bool;
		attribute ENABLE_RX_TD_ECRC_TRIM: bool;
		attribute EXPANSION_ROM: bitvec[22];
		attribute FAST_TRAIN: bool;
		attribute GTP_SEL: bitvec[1];
		attribute LINK_CAP_ASPM_SUPPORT: bitvec[2];
		attribute LINK_CAP_L0S_EXIT_LATENCY: bitvec[3];
		attribute LINK_CAP_L1_EXIT_LATENCY: bitvec[3];
		attribute LINK_STATUS_SLOT_CLOCK_CONFIG: bool;
		attribute LL_ACK_TIMEOUT: bitvec[15];
		attribute LL_ACK_TIMEOUT_EN: bool;
		attribute LL_REPLAY_TIMEOUT: bitvec[15];
		attribute LL_REPLAY_TIMEOUT_EN: bool;
		attribute MSI_CAP_MULTIMSGCAP: bitvec[3];
		attribute MSI_CAP_MULTIMSG_EXTENSION: bitvec[1];
		attribute PCIE_CAP_CAPABILITY_VERSION: bitvec[4];
		attribute PCIE_CAP_DEVICE_PORT_TYPE: bitvec[4];
		attribute PCIE_CAP_INT_MSG_NUM: bitvec[5];
		attribute PCIE_CAP_SLOT_IMPLEMENTED: bool;
		attribute PCIE_GENERIC: bitvec[12];
		attribute PLM_AUTO_CONFIG: bool;
		attribute PM_CAP_AUXCURRENT: bitvec[3];
		attribute PM_CAP_D1SUPPORT: bool;
		attribute PM_CAP_D2SUPPORT: bool;
		attribute PM_CAP_DSI: bool;
		attribute PM_CAP_PMESUPPORT: bitvec[5];
		attribute PM_CAP_PME_CLOCK: bool;
		attribute PM_CAP_VERSION: bitvec[3];
		attribute PM_DATA0: bitvec[8];
		attribute PM_DATA1: bitvec[8];
		attribute PM_DATA2: bitvec[8];
		attribute PM_DATA3: bitvec[8];
		attribute PM_DATA4: bitvec[8];
		attribute PM_DATA5: bitvec[8];
		attribute PM_DATA6: bitvec[8];
		attribute PM_DATA7: bitvec[8];
		attribute PM_DATA_SCALE0: bitvec[2];
		attribute PM_DATA_SCALE1: bitvec[2];
		attribute PM_DATA_SCALE2: bitvec[2];
		attribute PM_DATA_SCALE3: bitvec[2];
		attribute PM_DATA_SCALE4: bitvec[2];
		attribute PM_DATA_SCALE5: bitvec[2];
		attribute PM_DATA_SCALE6: bitvec[2];
		attribute PM_DATA_SCALE7: bitvec[2];
		attribute SLOT_CAP_ATT_BUTTON_PRESENT: bool;
		attribute SLOT_CAP_ATT_INDICATOR_PRESENT: bool;
		attribute SLOT_CAP_POWER_INDICATOR_PRESENT: bool;
		attribute TL_RX_RAM_RADDR_LATENCY: bitvec[1];
		attribute TL_RX_RAM_RDATA_LATENCY: bitvec[2];
		attribute TL_RX_RAM_WRITE_LATENCY: bitvec[1];
		attribute TL_TFC_DISABLE: bool;
		attribute TL_TX_CHECKS_DISABLE: bool;
		attribute TL_TX_RAM_RADDR_LATENCY: bitvec[1];
		attribute TL_TX_RAM_RDATA_LATENCY: bitvec[2];
		attribute USR_CFG: bool;
		attribute USR_EXT_CFG: bool;
		attribute VC0_CPL_INFINITE: bool;
		attribute VC0_RX_RAM_LIMIT: bitvec[12];
		attribute VC0_TOTAL_CREDITS_CD: bitvec[11];
		attribute VC0_TOTAL_CREDITS_CH: bitvec[7];
		attribute VC0_TOTAL_CREDITS_NPH: bitvec[7];
		attribute VC0_TOTAL_CREDITS_PD: bitvec[11];
		attribute VC0_TOTAL_CREDITS_PH: bitvec[7];
		attribute VC0_TX_LASTPACKET: bitvec[5];
	}

	bel_class GTP {
		input DADDR[8];
		input DCLK;
		input DEN;
		input DWE;
		input DI[16];
		input SCANCLK;
		input SCANENB;
		input SCANMODEB;
		input SCANIN[5];
		input SCANINPMA;
		input GTPCLKFBSEL0EAST[2];
		input GTPCLKFBSEL0WEST[2];
		input GTPCLKFBSEL1EAST[2];
		input GTPCLKFBSEL1WEST[2];
		input GCLK00;
		input GCLK10;
		input PLLCLK00;
		input PLLCLK10;
		input CLKTESTSIG00;
		input CLKTESTSIG10;
		input REFCLKPWRDNB0;
		input REFSELDYPLL0[3];
		input GTPRESET0;
		input GTPTEST0[8];
		input INTDATAWIDTH0;
		input PLLLKDETEN0;
		input PLLPOWERDOWN0;
		input RXUSRCLK0;
		input RXUSRCLK20;
		input RXRESET0;
		input RXPOWERDOWN0[2];
		input RXDATAWIDTH0[2];
		input RXDEC8B10BUSE0;
		input RXCOMMADETUSE0;
		input RXENMCOMMAALIGN0;
		input RXENPCOMMAALIGN0;
		input RXSLIDE0;
		input RXBUFRESET0;
		input RXCHBONDMASTER0;
		input RXCHBONDSLAVE0;
		input RXENCHANSYNC0;
		input PRBSCNTRESET0;
		input RXENPRBSTST0[3];
		input RXENPMAPHASEALIGN0;
		input RXPMASETPHASE0;
		input RXCDRRESET0;
		input RXPOLARITY0;
		input RXEQMIX0[2];
		input TXUSRCLK0;
		input TXUSRCLK20;
		input TXRESET0;
		input TXPOWERDOWN0[2];
		input TXPDOWNASYNCH0;
		input TXCHARDISPMODE0[4];
		input TXCHARDISPVAL0[4];
		input TXCHARISK0[4];
		input TXBYPASS8B10B0[4];
		input TXDATA0[32];
		input TXDATAWIDTH0[2];
		input TXENC8B10BUSE0;
		input TXENPMAPHASEALIGN0;
		input TXPMASETPHASE0;
		input TXENPRBSTST0[3];
		input TXPRBSFORCEERR0;
		input TXPOLARITY0;
		input TXBUFDIFFCTRL0[3];
		input TXDIFFCTRL0[4];
		input TXELECIDLE0;
		input TXINHIBIT0;
		input TXPREEMPHASIS0[3];
		input TXCOMSTART0;
		input TXCOMTYPE0;
		input TXDETECTRX0;
		input LOOPBACK0[3];
		input GATERXELECIDLE0;
		input IGNORESIGDET0;
		input USRCODEERR0;
		input TSTCLK0;
		input TSTIN0[12];
		input TSTPWRDN0[5];
		input TSTPWRDNOVRD0;
		input GCLK01;
		input GCLK11;
		input PLLCLK01;
		input PLLCLK11;
		input CLKTESTSIG01;
		input CLKTESTSIG11;
		input REFCLKPWRDNB1;
		input REFSELDYPLL1[3];
		input GTPRESET1;
		input GTPTEST1[8];
		input INTDATAWIDTH1;
		input PLLLKDETEN1;
		input PLLPOWERDOWN1;
		input RXUSRCLK1;
		input RXUSRCLK21;
		input RXRESET1;
		input RXPOWERDOWN1[2];
		input RXDATAWIDTH1[2];
		input RXDEC8B10BUSE1;
		input RXCOMMADETUSE1;
		input RXENMCOMMAALIGN1;
		input RXENPCOMMAALIGN1;
		input RXSLIDE1;
		input RXBUFRESET1;
		input RXCHBONDMASTER1;
		input RXCHBONDSLAVE1;
		input RXENCHANSYNC1;
		input PRBSCNTRESET1;
		input RXENPRBSTST1[3];
		input RXENPMAPHASEALIGN1;
		input RXPMASETPHASE1;
		input RXCDRRESET1;
		input RXPOLARITY1;
		input RXEQMIX1[2];
		input TXUSRCLK1;
		input TXUSRCLK21;
		input TXRESET1;
		input TXPOWERDOWN1[2];
		input TXPDOWNASYNCH1;
		input TXCHARDISPMODE1[4];
		input TXCHARDISPVAL1[4];
		input TXCHARISK1[4];
		input TXBYPASS8B10B1[4];
		input TXDATA1[32];
		input TXDATAWIDTH1[2];
		input TXENC8B10BUSE1;
		input TXENPMAPHASEALIGN1;
		input TXPMASETPHASE1;
		input TXENPRBSTST1[3];
		input TXPRBSFORCEERR1;
		input TXPOLARITY1;
		input TXBUFDIFFCTRL1[3];
		input TXDIFFCTRL1[4];
		input TXELECIDLE1;
		input TXINHIBIT1;
		input TXPREEMPHASIS1[3];
		input TXCOMSTART1;
		input TXCOMTYPE1;
		input TXDETECTRX1;
		input LOOPBACK1[3];
		input GATERXELECIDLE1;
		input IGNORESIGDET1;
		input USRCODEERR1;
		input TSTCLK1;
		input TSTIN1[12];
		input TSTPWRDN1[5];
		input TSTPWRDNOVRD1;
		output DRDY;
		output DRPDO[16];
		output SCANOUT[5];
		output SCANOUTPMA;
		output GTPCLKFBEAST[2];
		output GTPCLKFBWEST[2];
		output REFCLKOUT0;
		output GTPCLKOUT0[2];
		output RESETDONE0;
		output PLLLKDET0;
		output RXRECCLK0;
		output RXCHARISCOMMA0[4];
		output RXCHARISK0[4];
		output RXDATA0[32];
		output RXDISPERR0[4];
		output RXNOTINTABLE0[4];
		output RXRUNDISP0[4];
		output RXBYTEISALIGNED0;
		output RXBYTEREALIGN0;
		output RXCOMMADET0;
		output RXLOSSOFSYNC0[2];
		output RXBUFSTATUS0[3];
		output RXCLKCORCNT0[3];
		output RXCHANBONDSEQ0;
		output RXCHANISALIGNED0;
		output RXCHANREALIGN0;
		output RXPRBSERR0;
		output RXELECIDLE0;
		output RXSTATUS0[3];
		output RXVALID0;
		output TXOUTCLK0;
		output TXKERR0[4];
		output TXRUNDISP0[4];
		output TXBUFSTATUS0[2];
		output PHYSTATUS0;
		output TSTOUT0[5];
		output REFCLKOUT1;
		output GTPCLKOUT1[2];
		output RESETDONE1;
		output PLLLKDET1;
		output RXRECCLK1;
		output RXCHARISCOMMA1[4];
		output RXCHARISK1[4];
		output RXDATA1[32];
		output RXDISPERR1[4];
		output RXNOTINTABLE1[4];
		output RXRUNDISP1[4];
		output RXBYTEISALIGNED1;
		output RXBYTEREALIGN1;
		output RXCOMMADET1;
		output RXLOSSOFSYNC1[2];
		output RXBUFSTATUS1[3];
		output RXCLKCORCNT1[3];
		output RXCHANBONDSEQ1;
		output RXCHANISALIGNED1;
		output RXCHANREALIGN1;
		output RXPRBSERR1;
		output RXELECIDLE1;
		output RXSTATUS1[3];
		output RXVALID1;
		output TXOUTCLK1;
		output TXKERR1[4];
		output TXRUNDISP1[4];
		output TXBUFSTATUS1[2];
		output PHYSTATUS1;
		output TSTOUT1[5];
		pad AVCC: power
		pad AVTTRX: power
		pad AVTTTX: power
		pad AVTTRCAL: power
		pad RREF: analog
		pad CLKP0: input
		pad CLKN0: input
		pad CLKP1: input
		pad CLKN1: input
		pad TXP0: output
		pad TXN0: output
		pad RXP0: input
		pad RXN0: input
		pad AVCCPLL0: power
		pad TXP1: output
		pad TXN1: output
		pad RXP1: input
		pad RXN1: input
		pad AVCCPLL1: power
		attribute DRP: bitvec[16][128];
		attribute PMA_COM_CFG_EAST: bitvec[36];
		attribute PMA_COM_CFG_WEST: bitvec[36];
		attribute MUX_CLKOUT_EAST: GTP_MUX_CLKOUT;
		attribute MUX_CLKOUT_WEST: GTP_MUX_CLKOUT;
		attribute REFSELPLL0_STATIC_VAL: GTP_MUX_REFSELPLL;
		attribute REFSELPLL1_STATIC_VAL: GTP_MUX_REFSELPLL;
		attribute REFSELPLL0_STATIC_ENABLE: bool;
		attribute REFSELPLL1_STATIC_ENABLE: bool;
		attribute AC_CAP_DIS_0: bool;
		attribute CHAN_BOND_KEEP_ALIGN_0: bool;
		attribute CHAN_BOND_SEQ_2_USE_0: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG_0: bool;
		attribute CLK_COR_KEEP_IDLE_0: bool;
		attribute CLK_COR_PRECEDENCE_0: bool;
		attribute CLK_CORRECT_USE_0: bool;
		attribute CLK_COR_SEQ_2_USE_0: bool;
		attribute CLKINDC_B_0: bool;
		attribute CLKRCV_TRST_0: bool;
		attribute DEC_MCOMMA_DETECT_0: bool;
		attribute DEC_PCOMMA_DETECT_0: bool;
		attribute DEC_VALID_COMMA_ONLY_0: bool;
		attribute GTP_CFG_PWRUP_0: bool;
		attribute LOOPBACK_DRP_EN_0: bool;
		attribute MASTER_DRP_EN_0: bool;
		attribute MCOMMA_DETECT_0: bool;
		attribute PCI_EXPRESS_MODE_0: bool;
		attribute PCOMMA_DETECT_0: bool;
		attribute PDELIDLE_DRP_EN_0: bool;
		attribute PHASEALIGN_DRP_EN_0: bool;
		attribute PLL_DRP_EN_0: bool;
		attribute PLL_SATA_0: bool;
		attribute PLL_STARTUP_EN_0: bool;
		attribute POLARITY_DRP_EN_0: bool;
		attribute PRBS_DRP_EN_0: bool;
		attribute RCV_TERM_GND_0: bool;
		attribute RCV_TERM_VTTRX_0: bool;
		attribute RESET_DRP_EN_0: bool;
		attribute RX_BUFFER_USE_0: bool;
		attribute RX_CDR_FORCE_ROTATE_0: bool;
		attribute RX_DECODE_SEQ_MATCH_0: bool;
		attribute RX_EN_IDLE_HOLD_CDR_0: bool;
		attribute RX_EN_IDLE_RESET_BUF_0: bool;
		attribute RX_EN_IDLE_RESET_FR_0: bool;
		attribute RX_EN_IDLE_RESET_PH_0: bool;
		attribute RX_EN_MODE_RESET_BUF_0: bool;
		attribute RXEQ_DRP_EN_0: bool;
		attribute RX_LOSS_OF_SYNC_FSM_0: bool;
		attribute TERMINATION_OVRD_0: bool;
		attribute TX_BUFFER_USE_0: bool;
		attribute TXDRIVE_DRP_EN_0: bool;
		attribute A_GTPRESET_0: bitvec[1];
		attribute A_LOOPBACK_0: bitvec[3];
		attribute A_PLLLKDETEN_0: bitvec[1];
		attribute A_PLLPOWERDOWN_0: bitvec[1];
		attribute A_PRBSCNTRESET_0: bitvec[1];
		attribute A_RXBUFRESET_0: bitvec[1];
		attribute A_RXCDRFREQRESET_0: bitvec[1];
		attribute A_RXCDRHOLD_0: bitvec[1];
		attribute A_RXCDRPHASERESET_0: bitvec[1];
		attribute A_RXCDRRESET_0: bitvec[1];
		attribute A_RXENPMAPHASEALIGN_0: bitvec[1];
		attribute A_RXENPRBSTST_0: bitvec[3];
		attribute A_RXEQMIX_0: bitvec[2];
		attribute A_RXPMASETPHASE_0: bitvec[1];
		attribute A_RXPOLARITY_0: bitvec[1];
		attribute A_RXPOWERDOWN_0: bitvec[2];
		attribute A_RXRESET_0: bitvec[1];
		attribute A_TXBUFDIFFCTRL_0: bitvec[3];
		attribute A_TXDIFFCTRL_0: bitvec[4];
		attribute A_TXELECIDLE_0: bitvec[1];
		attribute A_TXENPMAPHASEALIGN_0: bitvec[1];
		attribute A_TXENPRBSTST_0: bitvec[3];
		attribute A_TXPMASETPHASE_0: bitvec[1];
		attribute A_TXPOLARITY_0: bitvec[1];
		attribute A_TXPOWERDOWN_0: bitvec[2];
		attribute A_TXPRBSFORCEERR_0: bitvec[1];
		attribute A_TXPREEMPHASIS_0: bitvec[3];
		attribute A_TXRESET_0: bitvec[1];
		attribute CDR_PH_ADJ_TIME_0: bitvec[5];
		attribute CHAN_BOND_SEQ_1_1_0: bitvec[10];
		attribute CHAN_BOND_SEQ_1_2_0: bitvec[10];
		attribute CHAN_BOND_SEQ_1_3_0: bitvec[10];
		attribute CHAN_BOND_SEQ_1_4_0: bitvec[10];
		attribute CHAN_BOND_SEQ_1_ENABLE_0: bitvec[4];
		attribute CHAN_BOND_SEQ_2_1_0: bitvec[10];
		attribute CHAN_BOND_SEQ_2_2_0: bitvec[10];
		attribute CHAN_BOND_SEQ_2_3_0: bitvec[10];
		attribute CHAN_BOND_SEQ_2_4_0: bitvec[10];
		attribute CHAN_BOND_SEQ_2_ENABLE_0: bitvec[4];
		attribute CLK_COR_SEQ_1_1_0: bitvec[10];
		attribute CLK_COR_SEQ_1_2_0: bitvec[10];
		attribute CLK_COR_SEQ_1_3_0: bitvec[10];
		attribute CLK_COR_SEQ_1_4_0: bitvec[10];
		attribute CLK_COR_SEQ_1_ENABLE_0: bitvec[4];
		attribute CLK_COR_SEQ_2_1_0: bitvec[10];
		attribute CLK_COR_SEQ_2_2_0: bitvec[10];
		attribute CLK_COR_SEQ_2_3_0: bitvec[10];
		attribute CLK_COR_SEQ_2_4_0: bitvec[10];
		attribute CLK_COR_SEQ_2_ENABLE_0: bitvec[4];
		attribute CM_TRIM_0: bitvec[2];
		attribute COMMA_10B_ENABLE_0: bitvec[10];
		attribute COM_BURST_VAL_0: bitvec[4];
		attribute MCOMMA_10B_VALUE_0: bitvec[10];
		attribute OOBDETECT_THRESHOLD_0: bitvec[3];
		attribute PCOMMA_10B_VALUE_0: bitvec[10];
		attribute PLLLKDET_CFG_0: bitvec[3];
		attribute RXEQ_CFG_0: bitvec[8];
		attribute RXPRBSERR_LOOPBACK_0: bitvec[1];
		attribute RX_IDLE_HI_CNT_0: bitvec[4];
		attribute RX_IDLE_LO_CNT_0: bitvec[4];
		attribute SATA_BURST_VAL_0: bitvec[3];
		attribute SATA_IDLE_VAL_0: bitvec[3];
		attribute TERMINATION_CTRL_0: bitvec[5];
		attribute TEST_CLK_OUT_GTP_0: bitvec[2];
		attribute TXRX_INVERT_0: bitvec[3];
		attribute TX_IDLE_DELAY_0: bitvec[3];
		attribute TX_TDCC_CFG_0: bitvec[2];
		attribute USR_CODE_ERR_CLR_0: bitvec[1];
		attribute CB2_INH_CC_PERIOD_0: bitvec[4];
		attribute CLK_COR_REPEAT_WAIT_0: bitvec[5];
		attribute PLL_COM_CFG_0: bitvec[24];
		attribute PLL_CP_CFG_0: bitvec[8];
		attribute PMA_CDR_SCAN_0: bitvec[27];
		attribute PMA_RXSYNC_CFG_0: bitvec[7];
		attribute PMA_RX_CFG_0: bitvec[25];
		attribute PMA_TX_CFG_0: bitvec[20];
		attribute TRANS_TIME_FROM_P2_0: bitvec[12];
		attribute TRANS_TIME_NON_P2_0: bitvec[8];
		attribute TRANS_TIME_TO_P2_0: bitvec[10];
		attribute TST_ATTR_0: bitvec[32];
		attribute TX_DETECT_RX_CFG_0: bitvec[14];
		attribute CHAN_BOND_1_MAX_SKEW_0: bitvec[4];
		attribute CHAN_BOND_2_MAX_SKEW_0: bitvec[4];
		attribute CLK_COR_MAX_LAT_0: bitvec[6];
		attribute CLK_COR_MIN_LAT_0: bitvec[6];
		attribute SATA_MAX_BURST_0: bitvec[6];
		attribute SATA_MAX_INIT_0: bitvec[6];
		attribute SATA_MAX_WAKE_0: bitvec[6];
		attribute SATA_MIN_BURST_0: bitvec[6];
		attribute SATA_MIN_INIT_0: bitvec[6];
		attribute SATA_MIN_WAKE_0: bitvec[6];
		attribute ALIGN_COMMA_WORD_0: GTP_ALIGN_COMMA_WORD;
		attribute CHAN_BOND_SEQ_LEN_0: GTP_CHAN_BOND_SEQ_LEN;
		attribute CLK_COR_ADJ_LEN_0: GTP_CLK_COR_ADJ_LEN;
		attribute CLK_COR_DET_LEN_0: GTP_CLK_COR_DET_LEN;
		attribute CLK25_DIVIDER_0: GTP_CLK25_DIVIDER;
		attribute OOB_CLK_DIVIDER_0: GTP_OOB_CLK_DIVIDER;
		attribute PLL_DIVSEL_FB_0: GTP_PLL_DIVSEL_FB;
		attribute PLL_DIVSEL_REF_0: GTP_PLL_DIVSEL_REF;
		attribute PLL_RXDIVSEL_OUT_0: GTP_PLL_DIVSEL_OUT;
		attribute PLL_TXDIVSEL_OUT_0: GTP_PLL_DIVSEL_OUT;
		attribute PLL_SOURCE_0: GTP_PLL_SOURCE;
		attribute RX_LOS_INVALID_INCR_0: GTP_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD_0: GTP_RX_LOS_THRESHOLD;
		attribute RX_SLIDE_MODE_0: GTP_RX_SLIDE_MODE;
		attribute RX_STATUS_FMT_0: GTP_RX_STATUS_FMT;
		attribute RX_XCLK_SEL_0: GTP_RX_XCLK_SEL;
		attribute TX_XCLK_SEL_0: GTP_TX_XCLK_SEL;
		attribute CLK_OUT_GTP_SEL_0: GTP_CLK_OUT_GTP_SEL_0;
		attribute AC_CAP_DIS_1: bool;
		attribute CHAN_BOND_KEEP_ALIGN_1: bool;
		attribute CHAN_BOND_SEQ_2_USE_1: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG_1: bool;
		attribute CLK_COR_KEEP_IDLE_1: bool;
		attribute CLK_COR_PRECEDENCE_1: bool;
		attribute CLK_CORRECT_USE_1: bool;
		attribute CLK_COR_SEQ_2_USE_1: bool;
		attribute CLKINDC_B_1: bool;
		attribute CLKRCV_TRST_1: bool;
		attribute DEC_MCOMMA_DETECT_1: bool;
		attribute DEC_PCOMMA_DETECT_1: bool;
		attribute DEC_VALID_COMMA_ONLY_1: bool;
		attribute GTP_CFG_PWRUP_1: bool;
		attribute LOOPBACK_DRP_EN_1: bool;
		attribute MASTER_DRP_EN_1: bool;
		attribute MCOMMA_DETECT_1: bool;
		attribute PCI_EXPRESS_MODE_1: bool;
		attribute PCOMMA_DETECT_1: bool;
		attribute PDELIDLE_DRP_EN_1: bool;
		attribute PHASEALIGN_DRP_EN_1: bool;
		attribute PLL_DRP_EN_1: bool;
		attribute PLL_SATA_1: bool;
		attribute PLL_STARTUP_EN_1: bool;
		attribute POLARITY_DRP_EN_1: bool;
		attribute PRBS_DRP_EN_1: bool;
		attribute RCV_TERM_GND_1: bool;
		attribute RCV_TERM_VTTRX_1: bool;
		attribute RESET_DRP_EN_1: bool;
		attribute RX_BUFFER_USE_1: bool;
		attribute RX_CDR_FORCE_ROTATE_1: bool;
		attribute RX_DECODE_SEQ_MATCH_1: bool;
		attribute RX_EN_IDLE_HOLD_CDR_1: bool;
		attribute RX_EN_IDLE_RESET_BUF_1: bool;
		attribute RX_EN_IDLE_RESET_FR_1: bool;
		attribute RX_EN_IDLE_RESET_PH_1: bool;
		attribute RX_EN_MODE_RESET_BUF_1: bool;
		attribute RXEQ_DRP_EN_1: bool;
		attribute RX_LOSS_OF_SYNC_FSM_1: bool;
		attribute TERMINATION_OVRD_1: bool;
		attribute TX_BUFFER_USE_1: bool;
		attribute TXDRIVE_DRP_EN_1: bool;
		attribute A_GTPRESET_1: bitvec[1];
		attribute A_LOOPBACK_1: bitvec[3];
		attribute A_PLLLKDETEN_1: bitvec[1];
		attribute A_PLLPOWERDOWN_1: bitvec[1];
		attribute A_PRBSCNTRESET_1: bitvec[1];
		attribute A_RXBUFRESET_1: bitvec[1];
		attribute A_RXCDRFREQRESET_1: bitvec[1];
		attribute A_RXCDRHOLD_1: bitvec[1];
		attribute A_RXCDRPHASERESET_1: bitvec[1];
		attribute A_RXCDRRESET_1: bitvec[1];
		attribute A_RXENPMAPHASEALIGN_1: bitvec[1];
		attribute A_RXENPRBSTST_1: bitvec[3];
		attribute A_RXEQMIX_1: bitvec[2];
		attribute A_RXPMASETPHASE_1: bitvec[1];
		attribute A_RXPOLARITY_1: bitvec[1];
		attribute A_RXPOWERDOWN_1: bitvec[2];
		attribute A_RXRESET_1: bitvec[1];
		attribute A_TXBUFDIFFCTRL_1: bitvec[3];
		attribute A_TXDIFFCTRL_1: bitvec[4];
		attribute A_TXELECIDLE_1: bitvec[1];
		attribute A_TXENPMAPHASEALIGN_1: bitvec[1];
		attribute A_TXENPRBSTST_1: bitvec[3];
		attribute A_TXPMASETPHASE_1: bitvec[1];
		attribute A_TXPOLARITY_1: bitvec[1];
		attribute A_TXPOWERDOWN_1: bitvec[2];
		attribute A_TXPRBSFORCEERR_1: bitvec[1];
		attribute A_TXPREEMPHASIS_1: bitvec[3];
		attribute A_TXRESET_1: bitvec[1];
		attribute CDR_PH_ADJ_TIME_1: bitvec[5];
		attribute CHAN_BOND_SEQ_1_1_1: bitvec[10];
		attribute CHAN_BOND_SEQ_1_2_1: bitvec[10];
		attribute CHAN_BOND_SEQ_1_3_1: bitvec[10];
		attribute CHAN_BOND_SEQ_1_4_1: bitvec[10];
		attribute CHAN_BOND_SEQ_1_ENABLE_1: bitvec[4];
		attribute CHAN_BOND_SEQ_2_1_1: bitvec[10];
		attribute CHAN_BOND_SEQ_2_2_1: bitvec[10];
		attribute CHAN_BOND_SEQ_2_3_1: bitvec[10];
		attribute CHAN_BOND_SEQ_2_4_1: bitvec[10];
		attribute CHAN_BOND_SEQ_2_ENABLE_1: bitvec[4];
		attribute CLK_COR_SEQ_1_1_1: bitvec[10];
		attribute CLK_COR_SEQ_1_2_1: bitvec[10];
		attribute CLK_COR_SEQ_1_3_1: bitvec[10];
		attribute CLK_COR_SEQ_1_4_1: bitvec[10];
		attribute CLK_COR_SEQ_1_ENABLE_1: bitvec[4];
		attribute CLK_COR_SEQ_2_1_1: bitvec[10];
		attribute CLK_COR_SEQ_2_2_1: bitvec[10];
		attribute CLK_COR_SEQ_2_3_1: bitvec[10];
		attribute CLK_COR_SEQ_2_4_1: bitvec[10];
		attribute CLK_COR_SEQ_2_ENABLE_1: bitvec[4];
		attribute CM_TRIM_1: bitvec[2];
		attribute COMMA_10B_ENABLE_1: bitvec[10];
		attribute COM_BURST_VAL_1: bitvec[4];
		attribute MCOMMA_10B_VALUE_1: bitvec[10];
		attribute OOBDETECT_THRESHOLD_1: bitvec[3];
		attribute PCOMMA_10B_VALUE_1: bitvec[10];
		attribute PLLLKDET_CFG_1: bitvec[3];
		attribute RXEQ_CFG_1: bitvec[8];
		attribute RXPRBSERR_LOOPBACK_1: bitvec[1];
		attribute RX_IDLE_HI_CNT_1: bitvec[4];
		attribute RX_IDLE_LO_CNT_1: bitvec[4];
		attribute SATA_BURST_VAL_1: bitvec[3];
		attribute SATA_IDLE_VAL_1: bitvec[3];
		attribute TERMINATION_CTRL_1: bitvec[5];
		attribute TEST_CLK_OUT_GTP_1: bitvec[2];
		attribute TXRX_INVERT_1: bitvec[3];
		attribute TX_IDLE_DELAY_1: bitvec[3];
		attribute TX_TDCC_CFG_1: bitvec[2];
		attribute USR_CODE_ERR_CLR_1: bitvec[1];
		attribute CB2_INH_CC_PERIOD_1: bitvec[4];
		attribute CLK_COR_REPEAT_WAIT_1: bitvec[5];
		attribute PLL_COM_CFG_1: bitvec[24];
		attribute PLL_CP_CFG_1: bitvec[8];
		attribute PMA_CDR_SCAN_1: bitvec[27];
		attribute PMA_RXSYNC_CFG_1: bitvec[7];
		attribute PMA_RX_CFG_1: bitvec[25];
		attribute PMA_TX_CFG_1: bitvec[20];
		attribute TRANS_TIME_FROM_P2_1: bitvec[12];
		attribute TRANS_TIME_NON_P2_1: bitvec[8];
		attribute TRANS_TIME_TO_P2_1: bitvec[10];
		attribute TST_ATTR_1: bitvec[32];
		attribute TX_DETECT_RX_CFG_1: bitvec[14];
		attribute CHAN_BOND_1_MAX_SKEW_1: bitvec[4];
		attribute CHAN_BOND_2_MAX_SKEW_1: bitvec[4];
		attribute CLK_COR_MAX_LAT_1: bitvec[6];
		attribute CLK_COR_MIN_LAT_1: bitvec[6];
		attribute SATA_MAX_BURST_1: bitvec[6];
		attribute SATA_MAX_INIT_1: bitvec[6];
		attribute SATA_MAX_WAKE_1: bitvec[6];
		attribute SATA_MIN_BURST_1: bitvec[6];
		attribute SATA_MIN_INIT_1: bitvec[6];
		attribute SATA_MIN_WAKE_1: bitvec[6];
		attribute ALIGN_COMMA_WORD_1: GTP_ALIGN_COMMA_WORD;
		attribute CHAN_BOND_SEQ_LEN_1: GTP_CHAN_BOND_SEQ_LEN;
		attribute CLK_COR_ADJ_LEN_1: GTP_CLK_COR_ADJ_LEN;
		attribute CLK_COR_DET_LEN_1: GTP_CLK_COR_DET_LEN;
		attribute CLK25_DIVIDER_1: GTP_CLK25_DIVIDER;
		attribute OOB_CLK_DIVIDER_1: GTP_OOB_CLK_DIVIDER;
		attribute PLL_DIVSEL_FB_1: GTP_PLL_DIVSEL_FB;
		attribute PLL_DIVSEL_REF_1: GTP_PLL_DIVSEL_REF;
		attribute PLL_RXDIVSEL_OUT_1: GTP_PLL_DIVSEL_OUT;
		attribute PLL_TXDIVSEL_OUT_1: GTP_PLL_DIVSEL_OUT;
		attribute PLL_SOURCE_1: GTP_PLL_SOURCE;
		attribute RX_LOS_INVALID_INCR_1: GTP_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD_1: GTP_RX_LOS_THRESHOLD;
		attribute RX_SLIDE_MODE_1: GTP_RX_SLIDE_MODE;
		attribute RX_STATUS_FMT_1: GTP_RX_STATUS_FMT;
		attribute RX_XCLK_SEL_1: GTP_RX_XCLK_SEL;
		attribute TX_XCLK_SEL_1: GTP_TX_XCLK_SEL;
		attribute CLK_OUT_GTP_SEL_1: GTP_CLK_OUT_GTP_SEL_1;
	}

	bel_class GLUTMASK_HCLK {
		attribute FRAME21: bool;
		attribute FRAME22: bool;
		attribute FRAME23: bool;
		attribute FRAME24: bool;
		attribute FRAME25: bool;
		attribute FRAME26: bool;
		attribute FRAME27: bool;
		attribute FRAME28: bool;
		attribute FRAME29: bool;
		attribute FRAME30: bool;
	}

	bel_class OCT_CAL {
		input S[2];
		attribute VREF_VALUE: OCT_CAL_VREF_VALUE;
		attribute ACCESS_MODE: OCT_CAL_ACCESS_MODE;
	}

	bel_class BANK {
		attribute LVDSBIAS: bitvec[12][2];
	}

	bel_class MISR {
		attribute ENABLE: bool;
		attribute RESET: bool;
	}

	bel_class PMV {
		input SELECTB[6];
		input ENABLEB;
		output OUT;
		output OUT_DIV2;
		output OUT_DIV4;
		attribute PSLEW: bitvec[4];
		attribute NSLEW: bitvec[4];
	}

	bel_class DNA_PORT {
		input CLK;
		input READ;
		input SHIFT;
		input TEST;
		input DIN;
		output DOUT;
		attribute ENABLE: bool;
		attribute OPTIONS: DNA_PORT_OPTIONS;
	}

	bel_class ICAP {
		input CLK;
		input CE;
		input WRITE;
		input I[16];
		output BUSY;
		output O[16];
		attribute ENABLE: bool;
	}

	bel_class SPI_ACCESS {
		input CLK;
		input CSB;
		input MOSI;
		output MISO;
		attribute ENABLE: bool;
	}

	bel_class SUSPEND_SYNC {
		input CLK;
		input SACK;
		output SREQ;
		attribute ENABLE: bool;
	}

	bel_class POST_CRC_INTERNAL {
		output CRCERROR;
	}

	bel_class STARTUP {
		input CLK;
		input GSR;
		input GTS;
		input KEYCLEARB;
		output EOS;
		output CFGCLK;
		output CFGMCLK;
		attribute USER_GTS_GSR_ENABLE: bool;
		attribute GTS_SYNC: bool;
		attribute GSR_SYNC: bool;
		attribute CFGCLK_ENABLE: bool;
		attribute CFGMCLK_ENABLE: bool;
		attribute KEYCLEARB_ENABLE: bool;
	}

	bel_class SLAVE_SPI {
		input CMPMISO;
		output CMPACTIVEB;
		output CMPCLK;
		output CMPCSB;
		output CMPMOSI;
	}

	bel_class BSCAN {
		input TDO;
		output TCK;
		output TMS;
		output TDI;
		output DRCK;
		output SEL;
		output RESET;
		output RUNTEST;
		output CAPTURE;
		output SHIFT;
		output UPDATE;
		attribute ENABLE: bool;
	}

	bel_class MISC_SW {
		pad PROG_B: input
		pad MISO2: input
		attribute PROG_PULL: IOB_PULL;
		attribute MISO2_PULL: IOB_PULL;
		attribute LEAKER_GAIN_OPTIONS: bitvec[4];
		attribute LEAKER_SLOPE_OPTIONS: bitvec[4];
		attribute VBG_SLOPE_OPTIONS: bitvec[4];
		attribute VGG_SLOPE_OPTIONS: bitvec[4];
		attribute VGG_TEST_OPTIONS: bitvec[3];
		attribute VGG_COMP_OPTION: bitvec[1];
	}

	bel_class MISC_SE {
		pad DONE: inout
		pad SUSPEND: input
		pad CMP_CS_B: input
		pad CCLK2: output
		pad MOSI2: output
		attribute DONE_PULL: IOB_PULL;
		attribute CMP_CS_PULL: IOB_PULL;
		attribute CCLK2_PULL: IOB_PULL;
		attribute MOSI2_PULL: IOB_PULL;
		attribute GLUTMASK_IOB: bool;
	}

	bel_class MISC_NW {
		pad M2: input
		pad SELECTHS: input
		attribute M2_PULL: IOB_PULL;
		attribute SELECTHS_PULL: IOB_PULL;
		attribute VREF_LV: bitvec[2];
	}

	bel_class MISC_NE {
		pad TCK: input
		pad TMS: input
		pad TDI: input
		pad TDO: output
		pad CSO2: output
		attribute CSO2_PULL: IOB_PULL;
		attribute TCK_PULL: IOB_PULL;
		attribute TMS_PULL: IOB_PULL;
		attribute TDI_PULL: IOB_PULL;
		attribute TDO_PULL: IOB_PULL;
		attribute JTAG_TEST: bool;
		attribute USERCODE: bitvec[32];
	}

	bel_class GLOBALS {
	}

	region_slot GLOBAL;
	region_slot PLLCLK;
	region_slot IOCLK;
	region_slot DIVCLK_CMT;
	region_slot HROW;
	region_slot LEAF;
	wire PULLUP: pullup;
	wire TIE_0: tie 0;
	wire TIE_1: tie 1;
	wire HCLK[0]: regional LEAF;
	wire HCLK[1]: regional LEAF;
	wire HCLK[2]: regional LEAF;
	wire HCLK[3]: regional LEAF;
	wire HCLK[4]: regional LEAF;
	wire HCLK[5]: regional LEAF;
	wire HCLK[6]: regional LEAF;
	wire HCLK[7]: regional LEAF;
	wire HCLK[8]: regional LEAF;
	wire HCLK[9]: regional LEAF;
	wire HCLK[10]: regional LEAF;
	wire HCLK[11]: regional LEAF;
	wire HCLK[12]: regional LEAF;
	wire HCLK[13]: regional LEAF;
	wire HCLK[14]: regional LEAF;
	wire HCLK[15]: regional LEAF;
	wire SNG_W0[0]: mux;
	wire SNG_W0[1]: mux;
	wire SNG_W0[2]: mux;
	wire SNG_W0[3]: mux;
	wire SNG_W0[4]: mux;
	wire SNG_W0[5]: mux;
	wire SNG_W0[6]: mux;
	wire SNG_W0[7]: mux;
	wire SNG_W1[0]: branch E;
	wire SNG_W1[1]: branch E;
	wire SNG_W1[2]: branch E;
	wire SNG_W1[3]: branch E;
	wire SNG_W1[4]: branch E;
	wire SNG_W1[5]: branch E;
	wire SNG_W1[6]: branch E;
	wire SNG_W1[7]: branch E;
	wire SNG_W1_N3: branch S;
	wire SNG_W1_S4: branch N;
	wire SNG_E0[0]: mux;
	wire SNG_E0[1]: mux;
	wire SNG_E0[2]: mux;
	wire SNG_E0[3]: mux;
	wire SNG_E0[4]: mux;
	wire SNG_E0[5]: mux;
	wire SNG_E0[6]: mux;
	wire SNG_E0[7]: mux;
	wire SNG_E1[0]: branch W;
	wire SNG_E1[1]: branch W;
	wire SNG_E1[2]: branch W;
	wire SNG_E1[3]: branch W;
	wire SNG_E1[4]: branch W;
	wire SNG_E1[5]: branch W;
	wire SNG_E1[6]: branch W;
	wire SNG_E1[7]: branch W;
	wire SNG_E1_S0: branch N;
	wire SNG_E1_N7: branch S;
	wire SNG_S0[0]: mux;
	wire SNG_S0[1]: mux;
	wire SNG_S0[2]: mux;
	wire SNG_S0[3]: mux;
	wire SNG_S0[4]: mux;
	wire SNG_S0[5]: mux;
	wire SNG_S0[6]: mux;
	wire SNG_S0[7]: mux;
	wire SNG_S1[0]: branch N;
	wire SNG_S1[1]: branch N;
	wire SNG_S1[2]: branch N;
	wire SNG_S1[3]: branch N;
	wire SNG_S1[4]: branch N;
	wire SNG_S1[5]: branch N;
	wire SNG_S1[6]: branch N;
	wire SNG_S1[7]: branch N;
	wire SNG_S1_N7: branch S;
	wire SNG_N0[0]: mux;
	wire SNG_N0[1]: mux;
	wire SNG_N0[2]: mux;
	wire SNG_N0[3]: mux;
	wire SNG_N0[4]: mux;
	wire SNG_N0[5]: mux;
	wire SNG_N0[6]: mux;
	wire SNG_N0[7]: mux;
	wire SNG_N1[0]: branch S;
	wire SNG_N1[1]: branch S;
	wire SNG_N1[2]: branch S;
	wire SNG_N1[3]: branch S;
	wire SNG_N1[4]: branch S;
	wire SNG_N1[5]: branch S;
	wire SNG_N1[6]: branch S;
	wire SNG_N1[7]: branch S;
	wire SNG_N1_S0: branch N;
	wire DBL_WW0[0]: mux;
	wire DBL_WW0[1]: mux;
	wire DBL_WW0[2]: mux;
	wire DBL_WW0[3]: mux;
	wire DBL_WW1[0]: branch E;
	wire DBL_WW1[1]: branch E;
	wire DBL_WW1[2]: branch E;
	wire DBL_WW1[3]: branch E;
	wire DBL_WW2[0]: branch E;
	wire DBL_WW2[1]: branch E;
	wire DBL_WW2[2]: branch E;
	wire DBL_WW2[3]: branch E;
	wire DBL_WW2_N3: branch S;
	wire DBL_EE0[0]: mux;
	wire DBL_EE0[1]: mux;
	wire DBL_EE0[2]: mux;
	wire DBL_EE0[3]: mux;
	wire DBL_EE1[0]: branch W;
	wire DBL_EE1[1]: branch W;
	wire DBL_EE1[2]: branch W;
	wire DBL_EE1[3]: branch W;
	wire DBL_EE2[0]: branch W;
	wire DBL_EE2[1]: branch W;
	wire DBL_EE2[2]: branch W;
	wire DBL_EE2[3]: branch W;
	wire DBL_SS0[0]: mux;
	wire DBL_SS0[1]: mux;
	wire DBL_SS0[2]: mux;
	wire DBL_SS0[3]: mux;
	wire DBL_SS1[0]: branch N;
	wire DBL_SS1[1]: branch N;
	wire DBL_SS1[2]: branch N;
	wire DBL_SS1[3]: branch N;
	wire DBL_SS2[0]: branch N;
	wire DBL_SS2[1]: branch N;
	wire DBL_SS2[2]: branch N;
	wire DBL_SS2[3]: branch N;
	wire DBL_SS2_N3: branch S;
	wire DBL_SW0[0]: mux;
	wire DBL_SW0[1]: mux;
	wire DBL_SW0[2]: mux;
	wire DBL_SW0[3]: mux;
	wire DBL_SW1[0]: branch N;
	wire DBL_SW1[1]: branch N;
	wire DBL_SW1[2]: branch N;
	wire DBL_SW1[3]: branch N;
	wire DBL_SW2[0]: branch E;
	wire DBL_SW2[1]: branch E;
	wire DBL_SW2[2]: branch E;
	wire DBL_SW2[3]: branch E;
	wire DBL_SW2_N3: branch S;
	wire DBL_SE0[0]: mux;
	wire DBL_SE0[1]: mux;
	wire DBL_SE0[2]: mux;
	wire DBL_SE0[3]: mux;
	wire DBL_SE1[0]: branch N;
	wire DBL_SE1[1]: branch N;
	wire DBL_SE1[2]: branch N;
	wire DBL_SE1[3]: branch N;
	wire DBL_SE2[0]: branch W;
	wire DBL_SE2[1]: branch W;
	wire DBL_SE2[2]: branch W;
	wire DBL_SE2[3]: branch W;
	wire DBL_NN0[0]: mux;
	wire DBL_NN0[1]: mux;
	wire DBL_NN0[2]: mux;
	wire DBL_NN0[3]: mux;
	wire DBL_NN1[0]: branch S;
	wire DBL_NN1[1]: branch S;
	wire DBL_NN1[2]: branch S;
	wire DBL_NN1[3]: branch S;
	wire DBL_NN2[0]: branch S;
	wire DBL_NN2[1]: branch S;
	wire DBL_NN2[2]: branch S;
	wire DBL_NN2[3]: branch S;
	wire DBL_NN2_S0: branch N;
	wire DBL_NW0[0]: mux;
	wire DBL_NW0[1]: mux;
	wire DBL_NW0[2]: mux;
	wire DBL_NW0[3]: mux;
	wire DBL_NW1[0]: branch S;
	wire DBL_NW1[1]: branch S;
	wire DBL_NW1[2]: branch S;
	wire DBL_NW1[3]: branch S;
	wire DBL_NW2[0]: branch E;
	wire DBL_NW2[1]: branch E;
	wire DBL_NW2[2]: branch E;
	wire DBL_NW2[3]: branch E;
	wire DBL_NW2_S0: branch N;
	wire DBL_NE0[0]: mux;
	wire DBL_NE0[1]: mux;
	wire DBL_NE0[2]: mux;
	wire DBL_NE0[3]: mux;
	wire DBL_NE1[0]: branch S;
	wire DBL_NE1[1]: branch S;
	wire DBL_NE1[2]: branch S;
	wire DBL_NE1[3]: branch S;
	wire DBL_NE2[0]: branch W;
	wire DBL_NE2[1]: branch W;
	wire DBL_NE2[2]: branch W;
	wire DBL_NE2[3]: branch W;
	wire DBL_NE2_S0: branch N;
	wire QUAD_WW0[0]: mux;
	wire QUAD_WW0[1]: mux;
	wire QUAD_WW0[2]: mux;
	wire QUAD_WW0[3]: mux;
	wire QUAD_WW1[0]: branch E;
	wire QUAD_WW1[1]: branch E;
	wire QUAD_WW1[2]: branch E;
	wire QUAD_WW1[3]: branch E;
	wire QUAD_WW2[0]: branch E;
	wire QUAD_WW2[1]: branch E;
	wire QUAD_WW2[2]: branch E;
	wire QUAD_WW2[3]: branch E;
	wire QUAD_WW3[0]: branch E;
	wire QUAD_WW3[1]: branch E;
	wire QUAD_WW3[2]: branch E;
	wire QUAD_WW3[3]: branch E;
	wire QUAD_WW4[0]: branch E;
	wire QUAD_WW4[1]: branch E;
	wire QUAD_WW4[2]: branch E;
	wire QUAD_WW4[3]: branch E;
	wire QUAD_WW4_S0: branch N;
	wire QUAD_EE0[0]: mux;
	wire QUAD_EE0[1]: mux;
	wire QUAD_EE0[2]: mux;
	wire QUAD_EE0[3]: mux;
	wire QUAD_EE1[0]: branch W;
	wire QUAD_EE1[1]: branch W;
	wire QUAD_EE1[2]: branch W;
	wire QUAD_EE1[3]: branch W;
	wire QUAD_EE2[0]: branch W;
	wire QUAD_EE2[1]: branch W;
	wire QUAD_EE2[2]: branch W;
	wire QUAD_EE2[3]: branch W;
	wire QUAD_EE3[0]: branch W;
	wire QUAD_EE3[1]: branch W;
	wire QUAD_EE3[2]: branch W;
	wire QUAD_EE3[3]: branch W;
	wire QUAD_EE4[0]: branch W;
	wire QUAD_EE4[1]: branch W;
	wire QUAD_EE4[2]: branch W;
	wire QUAD_EE4[3]: branch W;
	wire QUAD_SS0[0]: mux;
	wire QUAD_SS0[1]: mux;
	wire QUAD_SS0[2]: mux;
	wire QUAD_SS0[3]: mux;
	wire QUAD_SS1[0]: branch N;
	wire QUAD_SS1[1]: branch N;
	wire QUAD_SS1[2]: branch N;
	wire QUAD_SS1[3]: branch N;
	wire QUAD_SS2[0]: branch N;
	wire QUAD_SS2[1]: branch N;
	wire QUAD_SS2[2]: branch N;
	wire QUAD_SS2[3]: branch N;
	wire QUAD_SS3[0]: branch N;
	wire QUAD_SS3[1]: branch N;
	wire QUAD_SS3[2]: branch N;
	wire QUAD_SS3[3]: branch N;
	wire QUAD_SS4[0]: branch N;
	wire QUAD_SS4[1]: branch N;
	wire QUAD_SS4[2]: branch N;
	wire QUAD_SS4[3]: branch N;
	wire QUAD_SS4_N3: branch S;
	wire QUAD_SW0[0]: mux;
	wire QUAD_SW0[1]: mux;
	wire QUAD_SW0[2]: mux;
	wire QUAD_SW0[3]: mux;
	wire QUAD_SW1[0]: branch N;
	wire QUAD_SW1[1]: branch N;
	wire QUAD_SW1[2]: branch N;
	wire QUAD_SW1[3]: branch N;
	wire QUAD_SW2[0]: branch N;
	wire QUAD_SW2[1]: branch N;
	wire QUAD_SW2[2]: branch N;
	wire QUAD_SW2[3]: branch N;
	wire QUAD_SW3[0]: branch E;
	wire QUAD_SW3[1]: branch E;
	wire QUAD_SW3[2]: branch E;
	wire QUAD_SW3[3]: branch E;
	wire QUAD_SW4[0]: branch E;
	wire QUAD_SW4[1]: branch E;
	wire QUAD_SW4[2]: branch E;
	wire QUAD_SW4[3]: branch E;
	wire QUAD_SW4_N3: branch S;
	wire QUAD_SE0[0]: mux;
	wire QUAD_SE0[1]: mux;
	wire QUAD_SE0[2]: mux;
	wire QUAD_SE0[3]: mux;
	wire QUAD_SE1[0]: branch N;
	wire QUAD_SE1[1]: branch N;
	wire QUAD_SE1[2]: branch N;
	wire QUAD_SE1[3]: branch N;
	wire QUAD_SE2[0]: branch N;
	wire QUAD_SE2[1]: branch N;
	wire QUAD_SE2[2]: branch N;
	wire QUAD_SE2[3]: branch N;
	wire QUAD_SE3[0]: branch W;
	wire QUAD_SE3[1]: branch W;
	wire QUAD_SE3[2]: branch W;
	wire QUAD_SE3[3]: branch W;
	wire QUAD_SE4[0]: branch W;
	wire QUAD_SE4[1]: branch W;
	wire QUAD_SE4[2]: branch W;
	wire QUAD_SE4[3]: branch W;
	wire QUAD_NN0[0]: mux;
	wire QUAD_NN0[1]: mux;
	wire QUAD_NN0[2]: mux;
	wire QUAD_NN0[3]: mux;
	wire QUAD_NN1[0]: branch S;
	wire QUAD_NN1[1]: branch S;
	wire QUAD_NN1[2]: branch S;
	wire QUAD_NN1[3]: branch S;
	wire QUAD_NN2[0]: branch S;
	wire QUAD_NN2[1]: branch S;
	wire QUAD_NN2[2]: branch S;
	wire QUAD_NN2[3]: branch S;
	wire QUAD_NN3[0]: branch S;
	wire QUAD_NN3[1]: branch S;
	wire QUAD_NN3[2]: branch S;
	wire QUAD_NN3[3]: branch S;
	wire QUAD_NN4[0]: branch S;
	wire QUAD_NN4[1]: branch S;
	wire QUAD_NN4[2]: branch S;
	wire QUAD_NN4[3]: branch S;
	wire QUAD_NW0[0]: mux;
	wire QUAD_NW0[1]: mux;
	wire QUAD_NW0[2]: mux;
	wire QUAD_NW0[3]: mux;
	wire QUAD_NW1[0]: branch S;
	wire QUAD_NW1[1]: branch S;
	wire QUAD_NW1[2]: branch S;
	wire QUAD_NW1[3]: branch S;
	wire QUAD_NW2[0]: branch S;
	wire QUAD_NW2[1]: branch S;
	wire QUAD_NW2[2]: branch S;
	wire QUAD_NW2[3]: branch S;
	wire QUAD_NW3[0]: branch E;
	wire QUAD_NW3[1]: branch E;
	wire QUAD_NW3[2]: branch E;
	wire QUAD_NW3[3]: branch E;
	wire QUAD_NW4[0]: branch E;
	wire QUAD_NW4[1]: branch E;
	wire QUAD_NW4[2]: branch E;
	wire QUAD_NW4[3]: branch E;
	wire QUAD_NW4_S0: branch N;
	wire QUAD_NE0[0]: mux;
	wire QUAD_NE0[1]: mux;
	wire QUAD_NE0[2]: mux;
	wire QUAD_NE0[3]: mux;
	wire QUAD_NE1[0]: branch S;
	wire QUAD_NE1[1]: branch S;
	wire QUAD_NE1[2]: branch S;
	wire QUAD_NE1[3]: branch S;
	wire QUAD_NE2[0]: branch S;
	wire QUAD_NE2[1]: branch S;
	wire QUAD_NE2[2]: branch S;
	wire QUAD_NE2[3]: branch S;
	wire QUAD_NE3[0]: branch W;
	wire QUAD_NE3[1]: branch W;
	wire QUAD_NE3[2]: branch W;
	wire QUAD_NE3[3]: branch W;
	wire QUAD_NE4[0]: branch W;
	wire QUAD_NE4[1]: branch W;
	wire QUAD_NE4[2]: branch W;
	wire QUAD_NE4[3]: branch W;
	wire IMUX_GFAN[0]: mux;
	wire IMUX_GFAN[1]: mux;
	wire IMUX_CLK[0]: mux;
	wire IMUX_CLK[1]: mux;
	wire IMUX_SR[0]: mux;
	wire IMUX_SR[1]: mux;
	wire IMUX_LOGICIN[0]: mux;
	wire IMUX_LOGICIN[1]: mux;
	wire IMUX_LOGICIN[2]: mux;
	wire IMUX_LOGICIN[3]: mux;
	wire IMUX_LOGICIN[4]: mux;
	wire IMUX_LOGICIN[5]: mux;
	wire IMUX_LOGICIN[6]: mux;
	wire IMUX_LOGICIN[7]: mux;
	wire IMUX_LOGICIN[8]: mux;
	wire IMUX_LOGICIN[9]: mux;
	wire IMUX_LOGICIN[10]: mux;
	wire IMUX_LOGICIN[11]: mux;
	wire IMUX_LOGICIN[12]: mux;
	wire IMUX_LOGICIN[13]: mux;
	wire IMUX_LOGICIN[14]: mux;
	wire IMUX_LOGICIN[15]: mux;
	wire IMUX_LOGICIN[16]: mux;
	wire IMUX_LOGICIN[17]: mux;
	wire IMUX_LOGICIN[18]: mux;
	wire IMUX_LOGICIN[19]: mux;
	wire IMUX_LOGICIN[20]: mux;
	wire IMUX_LOGICIN[21]: mux;
	wire IMUX_LOGICIN[22]: mux;
	wire IMUX_LOGICIN[23]: mux;
	wire IMUX_LOGICIN[24]: mux;
	wire IMUX_LOGICIN[25]: mux;
	wire IMUX_LOGICIN[26]: mux;
	wire IMUX_LOGICIN[27]: mux;
	wire IMUX_LOGICIN[28]: mux;
	wire IMUX_LOGICIN[29]: mux;
	wire IMUX_LOGICIN[30]: mux;
	wire IMUX_LOGICIN[31]: mux;
	wire IMUX_LOGICIN[32]: mux;
	wire IMUX_LOGICIN[33]: mux;
	wire IMUX_LOGICIN[34]: mux;
	wire IMUX_LOGICIN[35]: mux;
	wire IMUX_LOGICIN[36]: mux;
	wire IMUX_LOGICIN[37]: mux;
	wire IMUX_LOGICIN[38]: mux;
	wire IMUX_LOGICIN[39]: mux;
	wire IMUX_LOGICIN[40]: mux;
	wire IMUX_LOGICIN[41]: mux;
	wire IMUX_LOGICIN[42]: mux;
	wire IMUX_LOGICIN[43]: mux;
	wire IMUX_LOGICIN[44]: mux;
	wire IMUX_LOGICIN[45]: mux;
	wire IMUX_LOGICIN[46]: mux;
	wire IMUX_LOGICIN[47]: mux;
	wire IMUX_LOGICIN[48]: mux;
	wire IMUX_LOGICIN[49]: mux;
	wire IMUX_LOGICIN[50]: mux;
	wire IMUX_LOGICIN[51]: mux;
	wire IMUX_LOGICIN[52]: mux;
	wire IMUX_LOGICIN[53]: mux;
	wire IMUX_LOGICIN[54]: mux;
	wire IMUX_LOGICIN[55]: mux;
	wire IMUX_LOGICIN[56]: mux;
	wire IMUX_LOGICIN[57]: mux;
	wire IMUX_LOGICIN[58]: mux;
	wire IMUX_LOGICIN[59]: mux;
	wire IMUX_LOGICIN[60]: mux;
	wire IMUX_LOGICIN[61]: mux;
	wire IMUX_LOGICIN[62]: mux;
	wire IMUX_LOGICIN[63]: mux;
	wire IMUX_LOGICIN20_BOUNCE: mux;
	wire IMUX_LOGICIN36_BOUNCE: mux;
	wire IMUX_LOGICIN44_BOUNCE: mux;
	wire IMUX_LOGICIN62_BOUNCE: mux;
	wire IMUX_LOGICIN21_BOUNCE: mux;
	wire IMUX_LOGICIN28_BOUNCE: mux;
	wire IMUX_LOGICIN52_BOUNCE: mux;
	wire IMUX_LOGICIN60_BOUNCE: mux;
	wire IMUX_LOGICIN20_S: branch N;
	wire IMUX_LOGICIN36_S: branch N;
	wire IMUX_LOGICIN44_S: branch N;
	wire IMUX_LOGICIN62_S: branch N;
	wire IMUX_LOGICIN21_N: branch S;
	wire IMUX_LOGICIN28_N: branch S;
	wire IMUX_LOGICIN52_N: branch S;
	wire IMUX_LOGICIN60_N: branch S;
	wire OUT[0]: bel;
	wire OUT[1]: bel;
	wire OUT[2]: bel;
	wire OUT[3]: bel;
	wire OUT[4]: bel;
	wire OUT[5]: bel;
	wire OUT[6]: bel;
	wire OUT[7]: bel;
	wire OUT[8]: bel;
	wire OUT[9]: bel;
	wire OUT[10]: bel;
	wire OUT[11]: bel;
	wire OUT[12]: bel;
	wire OUT[13]: bel;
	wire OUT[14]: bel;
	wire OUT[15]: bel;
	wire OUT[16]: bel;
	wire OUT[17]: bel;
	wire OUT[18]: bel;
	wire OUT[19]: bel;
	wire OUT[20]: bel;
	wire OUT[21]: bel;
	wire OUT[22]: bel;
	wire OUT[23]: bel;
	wire OUT_BEL[0]: bel;
	wire OUT_BEL[1]: bel;
	wire OUT_BEL[2]: bel;
	wire OUT_BEL[3]: bel;
	wire OUT_BEL[4]: bel;
	wire OUT_BEL[5]: bel;
	wire OUT_BEL[6]: bel;
	wire OUT_BEL[7]: bel;
	wire OUT_BEL[8]: bel;
	wire OUT_BEL[9]: bel;
	wire OUT_BEL[10]: bel;
	wire OUT_BEL[11]: bel;
	wire OUT_BEL[12]: bel;
	wire OUT_BEL[13]: bel;
	wire OUT_BEL[14]: bel;
	wire OUT_BEL[15]: bel;
	wire OUT_BEL[16]: bel;
	wire OUT_BEL[17]: bel;
	wire OUT_BEL[18]: bel;
	wire OUT_BEL[19]: bel;
	wire OUT_BEL[20]: bel;
	wire OUT_BEL[21]: bel;
	wire OUT_BEL[22]: bel;
	wire OUT_BEL[23]: bel;
	wire OUT_TEST[0]: test;
	wire OUT_TEST[1]: test;
	wire OUT_TEST[2]: test;
	wire OUT_TEST[3]: test;
	wire OUT_TEST[4]: test;
	wire OUT_TEST[5]: test;
	wire OUT_TEST[6]: test;
	wire OUT_TEST[7]: test;
	wire OUT_TEST[8]: test;
	wire OUT_TEST[9]: test;
	wire OUT_TEST[10]: test;
	wire OUT_TEST[11]: test;
	wire OUT_TEST[12]: test;
	wire OUT_TEST[13]: test;
	wire OUT_TEST[14]: test;
	wire OUT_TEST[15]: test;
	wire OUT_TEST[16]: test;
	wire OUT_TEST[17]: test;
	wire OUT_TEST[18]: test;
	wire OUT_TEST[19]: test;
	wire OUT_TEST[20]: test;
	wire OUT_TEST[21]: test;
	wire OUT_TEST[22]: test;
	wire OUT_TEST[23]: test;
	wire IMUX_CLK_GCLK[0]: mux;
	wire IMUX_CLK_GCLK[1]: mux;
	wire IOCLK[0]: regional IOCLK;
	wire IOCLK[1]: regional IOCLK;
	wire IOCLK[2]: regional IOCLK;
	wire IOCLK[3]: regional IOCLK;
	wire IOCE[0]: regional IOCLK;
	wire IOCE[1]: regional IOCLK;
	wire IOCE[2]: regional IOCLK;
	wire IOCE[3]: regional IOCLK;
	wire PLLCLK[0]: regional PLLCLK;
	wire PLLCLK[1]: regional PLLCLK;
	wire PLLCE[0]: regional PLLCLK;
	wire PLLCE[1]: regional PLLCLK;
	wire GTPCLK[0]: regional IOCLK;
	wire GTPCLK[1]: regional IOCLK;
	wire GTPCLK[2]: regional IOCLK;
	wire GTPCLK[3]: regional IOCLK;
	wire GTPFB[0]: regional IOCLK;
	wire GTPFB[1]: regional IOCLK;
	wire GTPFB[2]: regional IOCLK;
	wire GTPFB[3]: regional IOCLK;
	wire IMUX_BUFIO2_I[0]: mux;
	wire IMUX_BUFIO2_I[1]: mux;
	wire IMUX_BUFIO2_I[2]: mux;
	wire IMUX_BUFIO2_I[3]: mux;
	wire IMUX_BUFIO2_IB[0]: mux;
	wire IMUX_BUFIO2_IB[1]: mux;
	wire IMUX_BUFIO2_IB[2]: mux;
	wire IMUX_BUFIO2_IB[3]: mux;
	wire IMUX_BUFIO2FB[0]: mux;
	wire IMUX_BUFIO2FB[1]: mux;
	wire IMUX_BUFIO2FB[2]: mux;
	wire IMUX_BUFIO2FB[3]: mux;
	wire OUT_DIVCLK[0]: bel;
	wire OUT_DIVCLK[1]: bel;
	wire OUT_DIVCLK[2]: bel;
	wire OUT_DIVCLK[3]: bel;
	wire DIVCLK_CLKC[0]: mux;
	wire DIVCLK_CLKC[1]: mux;
	wire DIVCLK_CLKC[2]: mux;
	wire DIVCLK_CLKC[3]: mux;
	wire DIVCLK_CLKC[4]: mux;
	wire DIVCLK_CLKC[5]: mux;
	wire DIVCLK_CLKC[6]: mux;
	wire DIVCLK_CLKC[7]: mux;
	wire DIVCLK_CMT_W[0]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_W[1]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_W[2]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_W[3]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_E[0]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_E[1]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_E[2]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_E[3]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[0]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[1]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[2]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[3]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[4]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[5]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[6]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[7]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_W[0]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_W[1]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_W[2]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_W[3]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_E[0]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_E[1]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_E[2]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_E[3]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[0]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[1]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[2]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[3]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[4]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[5]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[6]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[7]: regional DIVCLK_CMT;
	wire OUT_CLKPAD_I[0]: bel;
	wire OUT_CLKPAD_I[1]: bel;
	wire OUT_CLKPAD_DFB[0]: bel;
	wire OUT_CLKPAD_DFB[1]: bel;
	wire OUT_CLKPAD_CFB0[0]: bel;
	wire OUT_CLKPAD_CFB0[1]: bel;
	wire OUT_CLKPAD_CFB1[0]: bel;
	wire OUT_CLKPAD_CFB1[1]: bel;
	wire OUT_CLKPAD_DQSP: bel;
	wire OUT_CLKPAD_DQSN: bel;
	wire IMUX_BUFG[0]: mux;
	wire IMUX_BUFG[1]: mux;
	wire IMUX_BUFG[2]: mux;
	wire IMUX_BUFG[3]: mux;
	wire IMUX_BUFG[4]: mux;
	wire IMUX_BUFG[5]: mux;
	wire IMUX_BUFG[6]: mux;
	wire IMUX_BUFG[7]: mux;
	wire IMUX_BUFG[8]: mux;
	wire IMUX_BUFG[9]: mux;
	wire IMUX_BUFG[10]: mux;
	wire IMUX_BUFG[11]: mux;
	wire IMUX_BUFG[12]: mux;
	wire IMUX_BUFG[13]: mux;
	wire IMUX_BUFG[14]: mux;
	wire IMUX_BUFG[15]: mux;
	wire GCLK[0]: regional GLOBAL;
	wire GCLK[1]: regional GLOBAL;
	wire GCLK[2]: regional GLOBAL;
	wire GCLK[3]: regional GLOBAL;
	wire GCLK[4]: regional GLOBAL;
	wire GCLK[5]: regional GLOBAL;
	wire GCLK[6]: regional GLOBAL;
	wire GCLK[7]: regional GLOBAL;
	wire GCLK[8]: regional GLOBAL;
	wire GCLK[9]: regional GLOBAL;
	wire GCLK[10]: regional GLOBAL;
	wire GCLK[11]: regional GLOBAL;
	wire GCLK[12]: regional GLOBAL;
	wire GCLK[13]: regional GLOBAL;
	wire GCLK[14]: regional GLOBAL;
	wire GCLK[15]: regional GLOBAL;
	wire HCLK_ROW[0]: regional HROW;
	wire HCLK_ROW[1]: regional HROW;
	wire HCLK_ROW[2]: regional HROW;
	wire HCLK_ROW[3]: regional HROW;
	wire HCLK_ROW[4]: regional HROW;
	wire HCLK_ROW[5]: regional HROW;
	wire HCLK_ROW[6]: regional HROW;
	wire HCLK_ROW[7]: regional HROW;
	wire HCLK_ROW[8]: regional HROW;
	wire HCLK_ROW[9]: regional HROW;
	wire HCLK_ROW[10]: regional HROW;
	wire HCLK_ROW[11]: regional HROW;
	wire HCLK_ROW[12]: regional HROW;
	wire HCLK_ROW[13]: regional HROW;
	wire HCLK_ROW[14]: regional HROW;
	wire HCLK_ROW[15]: regional HROW;
	wire CMT_OUT[0]: mux;
	wire CMT_OUT[1]: mux;
	wire CMT_OUT[2]: mux;
	wire CMT_OUT[3]: mux;
	wire CMT_OUT[4]: mux;
	wire CMT_OUT[5]: mux;
	wire CMT_OUT[6]: mux;
	wire CMT_OUT[7]: mux;
	wire CMT_OUT[8]: mux;
	wire CMT_OUT[9]: mux;
	wire CMT_OUT[10]: mux;
	wire CMT_OUT[11]: mux;
	wire CMT_OUT[12]: mux;
	wire CMT_OUT[13]: mux;
	wire CMT_OUT[14]: mux;
	wire CMT_OUT[15]: mux;
	wire CMT_CLKC_O[0]: mux;
	wire CMT_CLKC_O[1]: mux;
	wire CMT_CLKC_O[2]: mux;
	wire CMT_CLKC_O[3]: mux;
	wire CMT_CLKC_O[4]: mux;
	wire CMT_CLKC_O[5]: mux;
	wire CMT_CLKC_O[6]: mux;
	wire CMT_CLKC_O[7]: mux;
	wire CMT_CLKC_O[8]: mux;
	wire CMT_CLKC_O[9]: mux;
	wire CMT_CLKC_O[10]: mux;
	wire CMT_CLKC_O[11]: mux;
	wire CMT_CLKC_O[12]: mux;
	wire CMT_CLKC_O[13]: mux;
	wire CMT_CLKC_O[14]: mux;
	wire CMT_CLKC_O[15]: mux;
	wire CMT_CLKC_I[0]: branch CMT_PREV;
	wire CMT_CLKC_I[1]: branch CMT_PREV;
	wire CMT_CLKC_I[2]: branch CMT_PREV;
	wire CMT_CLKC_I[3]: branch CMT_PREV;
	wire CMT_CLKC_I[4]: branch CMT_PREV;
	wire CMT_CLKC_I[5]: branch CMT_PREV;
	wire CMT_CLKC_I[6]: branch CMT_PREV;
	wire CMT_CLKC_I[7]: branch CMT_PREV;
	wire CMT_CLKC_I[8]: branch CMT_PREV;
	wire CMT_CLKC_I[9]: branch CMT_PREV;
	wire CMT_CLKC_I[10]: branch CMT_PREV;
	wire CMT_CLKC_I[11]: branch CMT_PREV;
	wire CMT_CLKC_I[12]: branch CMT_PREV;
	wire CMT_CLKC_I[13]: branch CMT_PREV;
	wire CMT_CLKC_I[14]: branch CMT_PREV;
	wire CMT_CLKC_I[15]: branch CMT_PREV;
	wire CMT_BUFPLL_H_CLKOUT[0]: mux;
	wire CMT_BUFPLL_H_CLKOUT[1]: mux;
	wire CMT_BUFPLL_H_LOCKED[0]: mux;
	wire CMT_BUFPLL_H_LOCKED[1]: mux;
	wire CMT_BUFPLL_V_CLKOUT_S[0]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[1]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[2]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[3]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[4]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[5]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_N[0]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[1]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[2]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[3]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[4]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[5]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_LOCKED_S[0]: multi_root;
	wire CMT_BUFPLL_V_LOCKED_S[1]: multi_root;
	wire CMT_BUFPLL_V_LOCKED_S[2]: multi_root;
	wire CMT_BUFPLL_V_LOCKED_N[0]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_LOCKED_N[1]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_LOCKED_N[2]: multi_branch CMT_N;
	wire IMUX_BUFPLL_PLLIN[0]: mux;
	wire IMUX_BUFPLL_PLLIN[1]: mux;
	wire IMUX_BUFPLL_LOCKED[0]: mux;
	wire IMUX_BUFPLL_LOCKED[1]: mux;
	wire IMUX_DCM_CLKIN[0]: mux;
	wire IMUX_DCM_CLKIN[1]: mux;
	wire IMUX_DCM_CLKFB[0]: mux;
	wire IMUX_DCM_CLKFB[1]: mux;
	wire OMUX_DCM_SKEWCLKIN1[0]: mux;
	wire OMUX_DCM_SKEWCLKIN1[1]: mux;
	wire OMUX_DCM_SKEWCLKIN2[0]: mux;
	wire OMUX_DCM_SKEWCLKIN2[1]: mux;
	wire OUT_DCM_CLK0[0]: bel;
	wire OUT_DCM_CLK0[1]: bel;
	wire OUT_DCM_CLK90[0]: bel;
	wire OUT_DCM_CLK90[1]: bel;
	wire OUT_DCM_CLK180[0]: bel;
	wire OUT_DCM_CLK180[1]: bel;
	wire OUT_DCM_CLK270[0]: bel;
	wire OUT_DCM_CLK270[1]: bel;
	wire OUT_DCM_CLK2X[0]: bel;
	wire OUT_DCM_CLK2X[1]: bel;
	wire OUT_DCM_CLK2X180[0]: bel;
	wire OUT_DCM_CLK2X180[1]: bel;
	wire OUT_DCM_CLKDV[0]: bel;
	wire OUT_DCM_CLKDV[1]: bel;
	wire OUT_DCM_CLKFX[0]: bel;
	wire OUT_DCM_CLKFX[1]: bel;
	wire OUT_DCM_CLKFX180[0]: bel;
	wire OUT_DCM_CLKFX180[1]: bel;
	wire OUT_DCM_CONCUR[0]: bel;
	wire OUT_DCM_CONCUR[1]: bel;
	wire IMUX_PLL_CLKIN1: mux;
	wire IMUX_PLL_CLKIN2: mux;
	wire IMUX_PLL_CLKFB: mux;
	wire TEST_PLL_CLKIN: bel;
	wire OMUX_PLL_SKEWCLKIN1: mux;
	wire OMUX_PLL_SKEWCLKIN2: mux;
	wire OUT_PLL_CLKOUT[0]: bel;
	wire OUT_PLL_CLKOUT[1]: bel;
	wire OUT_PLL_CLKOUT[2]: bel;
	wire OUT_PLL_CLKOUT[3]: bel;
	wire OUT_PLL_CLKOUT[4]: bel;
	wire OUT_PLL_CLKOUT[5]: bel;
	wire OUT_PLL_CLKOUTDCM[0]: bel;
	wire OUT_PLL_CLKOUTDCM[1]: bel;
	wire OUT_PLL_CLKOUTDCM[2]: bel;
	wire OUT_PLL_CLKOUTDCM[3]: bel;
	wire OUT_PLL_CLKOUTDCM[4]: bel;
	wire OUT_PLL_CLKOUTDCM[5]: bel;
	wire OUT_PLL_CLKFBOUT: bel;
	wire OUT_PLL_CLKFBDCM: bel;
	wire OUT_PLL_LOCKED: bel;
	wire OMUX_PLL_SKEWCLKIN1_BUF: mux;
	wire OMUX_PLL_SKEWCLKIN2_BUF: mux;
	wire CMT_TEST_CLK: mux;

	tile_slot INT {
		bel_slot INT: routing;

		tile_class INT {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 64);

			switchbox INT {
				mux SNG_W0[0] @[MAIN[8][24], MAIN[9][24], MAIN[9][26], MAIN[9][25], MAIN[9][30], MAIN[9][29], MAIN[9][28], MAIN[9][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[1] @[MAIN[8][40], MAIN[9][40], MAIN[9][42], MAIN[9][41], MAIN[9][46], MAIN[9][45], MAIN[9][44], MAIN[9][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[2] @[MAIN[8][56], MAIN[9][56], MAIN[9][58], MAIN[9][57], MAIN[9][62], MAIN[9][61], MAIN[9][60], MAIN[9][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[3] @[MAIN[8][8], MAIN[9][8], MAIN[9][10], MAIN[9][9], MAIN[9][14], MAIN[9][13], MAIN[9][12], MAIN[9][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[4] @[MAIN[8][55], MAIN[9][55], MAIN[9][54], MAIN[9][53], MAIN[9][50], MAIN[9][49], MAIN[9][51], MAIN[9][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[5] @[MAIN[8][7], MAIN[9][7], MAIN[9][6], MAIN[9][5], MAIN[9][2], MAIN[9][1], MAIN[9][4], MAIN[9][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[6] @[MAIN[8][23], MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[9][18], MAIN[9][17], MAIN[9][19], MAIN[9][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[7] @[MAIN[8][39], MAIN[9][39], MAIN[9][38], MAIN[9][37], MAIN[9][34], MAIN[9][33], MAIN[9][35], MAIN[9][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[0] @[MAIN[10][23], MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][18], MAIN[11][17], MAIN[11][19], MAIN[11][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[1] @[MAIN[10][39], MAIN[11][39], MAIN[11][38], MAIN[11][37], MAIN[11][34], MAIN[11][33], MAIN[11][35], MAIN[11][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[2] @[MAIN[10][55], MAIN[11][55], MAIN[11][54], MAIN[11][53], MAIN[11][50], MAIN[11][49], MAIN[11][51], MAIN[11][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[3] @[MAIN[10][7], MAIN[11][7], MAIN[11][6], MAIN[11][5], MAIN[11][2], MAIN[11][1], MAIN[11][3], MAIN[11][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[4] @[MAIN[10][56], MAIN[11][56], MAIN[11][58], MAIN[11][57], MAIN[11][62], MAIN[11][61], MAIN[11][60], MAIN[11][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[5] @[MAIN[10][8], MAIN[11][8], MAIN[11][10], MAIN[11][9], MAIN[11][14], MAIN[11][13], MAIN[11][12], MAIN[11][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[6] @[MAIN[10][24], MAIN[11][24], MAIN[11][26], MAIN[11][25], MAIN[11][30], MAIN[11][29], MAIN[11][28], MAIN[11][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[7] @[MAIN[10][40], MAIN[11][40], MAIN[11][42], MAIN[11][41], MAIN[11][46], MAIN[11][45], MAIN[11][44], MAIN[11][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[0] @[MAIN[11][15], MAIN[10][15], MAIN[10][10], MAIN[10][9], MAIN[10][14], MAIN[10][13], MAIN[10][12], MAIN[10][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[1] @[MAIN[11][31], MAIN[10][31], MAIN[10][26], MAIN[10][25], MAIN[10][30], MAIN[10][29], MAIN[10][28], MAIN[10][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[2] @[MAIN[11][47], MAIN[10][47], MAIN[10][42], MAIN[10][41], MAIN[10][46], MAIN[10][45], MAIN[10][44], MAIN[10][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[3] @[MAIN[11][63], MAIN[10][63], MAIN[10][58], MAIN[10][57], MAIN[10][62], MAIN[10][61], MAIN[10][60], MAIN[10][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[4] @[MAIN[9][63], MAIN[8][63], MAIN[8][58], MAIN[8][57], MAIN[8][62], MAIN[8][61], MAIN[8][60], MAIN[8][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[5] @[MAIN[9][15], MAIN[8][15], MAIN[8][10], MAIN[8][9], MAIN[8][14], MAIN[8][13], MAIN[8][12], MAIN[8][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[6] @[MAIN[9][31], MAIN[8][31], MAIN[8][26], MAIN[8][25], MAIN[8][30], MAIN[8][29], MAIN[8][28], MAIN[8][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[7] @[MAIN[9][47], MAIN[8][47], MAIN[8][42], MAIN[8][41], MAIN[8][46], MAIN[8][45], MAIN[8][44], MAIN[8][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[0] @[MAIN[9][16], MAIN[8][16], MAIN[8][22], MAIN[8][21], MAIN[8][18], MAIN[8][17], MAIN[8][19], MAIN[8][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[1] @[MAIN[9][32], MAIN[8][32], MAIN[8][38], MAIN[8][37], MAIN[8][34], MAIN[8][33], MAIN[8][35], MAIN[8][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[2] @[MAIN[9][48], MAIN[8][48], MAIN[8][54], MAIN[8][53], MAIN[8][50], MAIN[8][49], MAIN[8][51], MAIN[8][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[3] @[MAIN[9][0], MAIN[8][0], MAIN[8][6], MAIN[8][5], MAIN[8][2], MAIN[8][1], MAIN[8][4], MAIN[8][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[4] @[MAIN[11][0], MAIN[10][0], MAIN[10][6], MAIN[10][5], MAIN[10][2], MAIN[10][1], MAIN[10][3], MAIN[10][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[5] @[MAIN[11][16], MAIN[10][16], MAIN[10][22], MAIN[10][21], MAIN[10][18], MAIN[10][17], MAIN[10][19], MAIN[10][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[6] @[MAIN[11][32], MAIN[10][32], MAIN[10][38], MAIN[10][37], MAIN[10][34], MAIN[10][33], MAIN[10][35], MAIN[10][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[7] @[MAIN[11][48], MAIN[10][48], MAIN[10][54], MAIN[10][53], MAIN[10][50], MAIN[10][49], MAIN[10][51], MAIN[10][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[0] @[MAIN[5][15], MAIN[4][15], MAIN[4][10], MAIN[4][9], MAIN[4][14], MAIN[4][13], MAIN[4][12], MAIN[4][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[1] @[MAIN[5][31], MAIN[4][31], MAIN[4][26], MAIN[4][25], MAIN[4][30], MAIN[4][29], MAIN[4][28], MAIN[4][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[2] @[MAIN[5][47], MAIN[4][47], MAIN[4][42], MAIN[4][41], MAIN[4][46], MAIN[4][45], MAIN[4][44], MAIN[4][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_WW0[3] @[MAIN[5][63], MAIN[4][63], MAIN[4][58], MAIN[4][57], MAIN[4][62], MAIN[4][61], MAIN[4][60], MAIN[4][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[0] @[MAIN[7][0], MAIN[6][0], MAIN[6][6], MAIN[6][5], MAIN[6][2], MAIN[6][1], MAIN[6][3], MAIN[6][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[1] @[MAIN[7][16], MAIN[6][16], MAIN[6][22], MAIN[6][21], MAIN[6][18], MAIN[6][17], MAIN[6][19], MAIN[6][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[2] @[MAIN[7][32], MAIN[6][32], MAIN[6][38], MAIN[6][37], MAIN[6][34], MAIN[6][33], MAIN[6][35], MAIN[6][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_EE0[3] @[MAIN[7][48], MAIN[6][48], MAIN[6][54], MAIN[6][53], MAIN[6][50], MAIN[6][49], MAIN[6][51], MAIN[6][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[0] @[MAIN[7][15], MAIN[6][15], MAIN[6][10], MAIN[6][9], MAIN[6][14], MAIN[6][13], MAIN[6][12], MAIN[6][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[1] @[MAIN[7][31], MAIN[6][31], MAIN[6][26], MAIN[6][25], MAIN[6][30], MAIN[6][29], MAIN[6][28], MAIN[6][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[2] @[MAIN[7][47], MAIN[6][47], MAIN[6][42], MAIN[6][41], MAIN[6][46], MAIN[6][45], MAIN[6][44], MAIN[6][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SS0[3] @[MAIN[7][63], MAIN[6][63], MAIN[6][58], MAIN[6][57], MAIN[6][62], MAIN[6][61], MAIN[6][60], MAIN[6][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SW0[0] @[MAIN[4][8], MAIN[5][8], MAIN[5][10], MAIN[5][9], MAIN[5][14], MAIN[5][13], MAIN[5][12], MAIN[5][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SW0[1] @[MAIN[4][24], MAIN[5][24], MAIN[5][26], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[5][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SW0[2] @[MAIN[4][40], MAIN[5][40], MAIN[5][42], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[5][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SW0[3] @[MAIN[4][56], MAIN[5][56], MAIN[5][58], MAIN[5][57], MAIN[5][62], MAIN[5][61], MAIN[5][60], MAIN[5][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SE0[0] @[MAIN[6][8], MAIN[7][8], MAIN[7][10], MAIN[7][9], MAIN[7][14], MAIN[7][13], MAIN[7][12], MAIN[7][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SE0[1] @[MAIN[6][24], MAIN[7][24], MAIN[7][26], MAIN[7][25], MAIN[7][30], MAIN[7][29], MAIN[7][28], MAIN[7][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SE0[2] @[MAIN[6][40], MAIN[7][40], MAIN[7][42], MAIN[7][41], MAIN[7][46], MAIN[7][45], MAIN[7][44], MAIN[7][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SE0[3] @[MAIN[6][56], MAIN[7][56], MAIN[7][58], MAIN[7][57], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[7][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[0] @[MAIN[5][0], MAIN[4][0], MAIN[4][6], MAIN[4][5], MAIN[4][2], MAIN[4][1], MAIN[4][4], MAIN[4][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[1] @[MAIN[5][16], MAIN[4][16], MAIN[4][22], MAIN[4][21], MAIN[4][18], MAIN[4][17], MAIN[4][19], MAIN[4][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[2] @[MAIN[5][32], MAIN[4][32], MAIN[4][38], MAIN[4][37], MAIN[4][34], MAIN[4][33], MAIN[4][35], MAIN[4][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NN0[3] @[MAIN[5][48], MAIN[4][48], MAIN[4][54], MAIN[4][53], MAIN[4][50], MAIN[4][49], MAIN[4][51], MAIN[4][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NW0[0] @[MAIN[4][7], MAIN[5][7], MAIN[5][6], MAIN[5][5], MAIN[5][2], MAIN[5][1], MAIN[5][4], MAIN[5][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NW0[1] @[MAIN[4][23], MAIN[5][23], MAIN[5][22], MAIN[5][21], MAIN[5][18], MAIN[5][17], MAIN[5][19], MAIN[5][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NW0[2] @[MAIN[4][39], MAIN[5][39], MAIN[5][38], MAIN[5][37], MAIN[5][34], MAIN[5][33], MAIN[5][35], MAIN[5][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NW0[3] @[MAIN[4][55], MAIN[5][55], MAIN[5][54], MAIN[5][53], MAIN[5][50], MAIN[5][49], MAIN[5][51], MAIN[5][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NE0[0] @[MAIN[6][7], MAIN[7][7], MAIN[7][6], MAIN[7][5], MAIN[7][2], MAIN[7][1], MAIN[7][3], MAIN[7][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NE0[1] @[MAIN[6][23], MAIN[7][23], MAIN[7][22], MAIN[7][21], MAIN[7][18], MAIN[7][17], MAIN[7][19], MAIN[7][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NE0[2] @[MAIN[6][39], MAIN[7][39], MAIN[7][38], MAIN[7][37], MAIN[7][34], MAIN[7][33], MAIN[7][35], MAIN[7][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NE0[3] @[MAIN[6][55], MAIN[7][55], MAIN[7][54], MAIN[7][53], MAIN[7][50], MAIN[7][49], MAIN[7][51], MAIN[7][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_WW0[0] @[MAIN[0][7], MAIN[1][7], MAIN[1][3], MAIN[1][1], MAIN[1][2], MAIN[1][6], MAIN[1][5], MAIN[1][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_SS2_N3 = 0b01000010,
					DBL_SW2_N3 = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_SS4_N3 = 0b00000010,
					QUAD_SW4_N3 = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000010,
					OUT[19] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_WW0[1] @[MAIN[0][23], MAIN[1][23], MAIN[1][19], MAIN[1][17], MAIN[1][18], MAIN[1][22], MAIN[1][21], MAIN[1][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_SS4[0] = 0b00000010,
					QUAD_SW4[0] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000010,
					OUT[22] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_WW0[2] @[MAIN[0][39], MAIN[1][39], MAIN[1][35], MAIN[1][33], MAIN[1][34], MAIN[1][38], MAIN[1][37], MAIN[1][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_SS4[1] = 0b00000010,
					QUAD_SW4[1] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000100,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_WW0[3] @[MAIN[0][55], MAIN[1][55], MAIN[1][51], MAIN[1][49], MAIN[1][50], MAIN[1][54], MAIN[1][53], MAIN[1][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_SS4[2] = 0b00000010,
					QUAD_SW4[2] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000100,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_EE0[0] @[MAIN[3][15], MAIN[2][15], MAIN[2][12], MAIN[2][13], MAIN[2][10], MAIN[2][14], MAIN[2][11], MAIN[2][9]] {
					DBL_EE2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_SE2[0] = 0b01001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00000001,
					QUAD_SS4[0] = 0b00010000,
					QUAD_SW4[0] = 0b00000100,
					QUAD_SE4[0] = 0b00001000,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10010000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10001000,
					OUT[19] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_EE0[1] @[MAIN[3][31], MAIN[2][31], MAIN[2][28], MAIN[2][29], MAIN[2][26], MAIN[2][30], MAIN[2][27], MAIN[2][25]] {
					DBL_EE2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_SE2[1] = 0b01001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00000001,
					QUAD_SS4[1] = 0b00010000,
					QUAD_SW4[1] = 0b00000100,
					QUAD_SE4[1] = 0b00001000,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000010,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10010000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000010,
					OUT[17] = 0b10001000,
					OUT[22] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_EE0[2] @[MAIN[3][47], MAIN[2][47], MAIN[2][44], MAIN[2][45], MAIN[2][42], MAIN[2][46], MAIN[2][43], MAIN[2][41]] {
					DBL_EE2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_SE2[2] = 0b01001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00000001,
					QUAD_SS4[2] = 0b00010000,
					QUAD_SW4[2] = 0b00000100,
					QUAD_SE4[2] = 0b00001000,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000010,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10010000,
					OUT[13] = 0b10000001,
					OUT[18] = 0b10000010,
					OUT[20] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_EE0[3] @[MAIN[3][63], MAIN[2][63], MAIN[2][60], MAIN[2][61], MAIN[2][58], MAIN[2][62], MAIN[2][59], MAIN[2][57]] {
					DBL_EE2[3] = 0b01000001,
					DBL_SS2[3] = 0b01000010,
					DBL_SW2[3] = 0b01000100,
					DBL_SE2[3] = 0b01001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00000001,
					QUAD_SS4[3] = 0b00010000,
					QUAD_SW4[3] = 0b00000100,
					QUAD_SE4[3] = 0b00001000,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000010,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10010000,
					OUT[16] = 0b10000001,
					OUT[21] = 0b10000010,
					OUT[23] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_SS0[0] @[MAIN[1][15], MAIN[0][15], MAIN[0][12], MAIN[0][10], MAIN[0][14], MAIN[0][11], MAIN[0][9], MAIN[0][13]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SS2[0] = 0b01000100,
					DBL_SW2[0] = 0b01001000,
					DBL_SE2[0] = 0b01010000,
					DBL_NW2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00100000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00001000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NW4[1] = 0b00000100,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000001,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000100,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SS0[1] @[MAIN[1][31], MAIN[0][31], MAIN[0][28], MAIN[0][26], MAIN[0][30], MAIN[0][27], MAIN[0][25], MAIN[0][29]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SS2[1] = 0b01000100,
					DBL_SW2[1] = 0b01001000,
					DBL_SE2[1] = 0b01010000,
					DBL_NW2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00100000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00001000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NW4[2] = 0b00000100,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000001,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000100,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SS0[2] @[MAIN[1][47], MAIN[0][47], MAIN[0][44], MAIN[0][42], MAIN[0][46], MAIN[0][43], MAIN[0][41], MAIN[0][45]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SS2[2] = 0b01000100,
					DBL_SW2[2] = 0b01001000,
					DBL_SE2[2] = 0b01010000,
					DBL_NW2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00100000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00001000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NW4[3] = 0b00000100,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000001,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000100,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SS0[3] @[MAIN[1][63], MAIN[0][63], MAIN[0][60], MAIN[0][58], MAIN[0][62], MAIN[0][59], MAIN[0][57], MAIN[0][61]] {
					DBL_WW2[3] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SS2[3] = 0b01000100,
					DBL_SW2[3] = 0b01001000,
					DBL_SE2[3] = 0b01010000,
					DBL_NW2_S0 = 0b01100000,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00001000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NW4_S0 = 0b00000100,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000001,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000100,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SW0[0] @[MAIN[0][8], MAIN[1][8], MAIN[1][12], MAIN[1][10], MAIN[1][14], MAIN[1][11], MAIN[1][9], MAIN[1][13]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SS2[0] = 0b01000100,
					DBL_SW2[0] = 0b01001000,
					DBL_SE2[0] = 0b01010000,
					DBL_NW2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00100000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00001000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NW4[1] = 0b00000100,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000001,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000100,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SW0[1] @[MAIN[0][24], MAIN[1][24], MAIN[1][28], MAIN[1][26], MAIN[1][30], MAIN[1][27], MAIN[1][25], MAIN[1][29]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SS2[1] = 0b01000100,
					DBL_SW2[1] = 0b01001000,
					DBL_SE2[1] = 0b01010000,
					DBL_NW2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00100000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00001000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NW4[2] = 0b00000100,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000001,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000100,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SW0[2] @[MAIN[0][40], MAIN[1][40], MAIN[1][44], MAIN[1][42], MAIN[1][46], MAIN[1][43], MAIN[1][41], MAIN[1][45]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SS2[2] = 0b01000100,
					DBL_SW2[2] = 0b01001000,
					DBL_SE2[2] = 0b01010000,
					DBL_NW2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00100000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00001000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NW4[3] = 0b00000100,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000001,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000100,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SW0[3] @[MAIN[0][56], MAIN[1][56], MAIN[1][60], MAIN[1][58], MAIN[1][62], MAIN[1][59], MAIN[1][57], MAIN[1][61]] {
					DBL_WW2[3] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SS2[3] = 0b01000100,
					DBL_SW2[3] = 0b01001000,
					DBL_SE2[3] = 0b01010000,
					DBL_NW2_S0 = 0b01100000,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00001000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NW4_S0 = 0b00000100,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000001,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000100,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SE0[0] @[MAIN[2][8], MAIN[3][8], MAIN[3][12], MAIN[3][13], MAIN[3][10], MAIN[3][14], MAIN[3][11], MAIN[3][9]] {
					DBL_EE2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_SE2[0] = 0b01001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00000001,
					QUAD_SS4[0] = 0b00010000,
					QUAD_SW4[0] = 0b00000100,
					QUAD_SE4[0] = 0b00001000,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10010000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10001000,
					OUT[19] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_SE0[1] @[MAIN[2][24], MAIN[3][24], MAIN[3][28], MAIN[3][29], MAIN[3][26], MAIN[3][30], MAIN[3][27], MAIN[3][25]] {
					DBL_EE2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_SE2[1] = 0b01001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00000001,
					QUAD_SS4[1] = 0b00010000,
					QUAD_SW4[1] = 0b00000100,
					QUAD_SE4[1] = 0b00001000,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000010,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10010000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000010,
					OUT[17] = 0b10001000,
					OUT[22] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_SE0[2] @[MAIN[2][40], MAIN[3][40], MAIN[3][44], MAIN[3][45], MAIN[3][42], MAIN[3][46], MAIN[3][43], MAIN[3][41]] {
					DBL_EE2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_SE2[2] = 0b01001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00000001,
					QUAD_SS4[2] = 0b00010000,
					QUAD_SW4[2] = 0b00000100,
					QUAD_SE4[2] = 0b00001000,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000010,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10010000,
					OUT[13] = 0b10000001,
					OUT[18] = 0b10000010,
					OUT[20] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_SE0[3] @[MAIN[2][56], MAIN[3][56], MAIN[3][60], MAIN[3][61], MAIN[3][58], MAIN[3][62], MAIN[3][59], MAIN[3][57]] {
					DBL_EE2[3] = 0b01000001,
					DBL_SS2[3] = 0b01000010,
					DBL_SW2[3] = 0b01000100,
					DBL_SE2[3] = 0b01001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00000001,
					QUAD_SS4[3] = 0b00010000,
					QUAD_SW4[3] = 0b00000100,
					QUAD_SE4[3] = 0b00001000,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000010,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10010000,
					OUT[16] = 0b10000001,
					OUT[21] = 0b10000010,
					OUT[23] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_NN0[0] @[MAIN[2][7], MAIN[3][7], MAIN[3][3], MAIN[3][1], MAIN[3][2], MAIN[3][5], MAIN[3][6], MAIN[3][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SE2[0] = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000100,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NN0[1] @[MAIN[2][23], MAIN[3][23], MAIN[3][19], MAIN[3][17], MAIN[3][18], MAIN[3][21], MAIN[3][22], MAIN[3][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SE2[1] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000100,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NN0[2] @[MAIN[2][39], MAIN[3][39], MAIN[3][35], MAIN[3][33], MAIN[3][34], MAIN[3][37], MAIN[3][38], MAIN[3][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SE2[2] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NN0[3] @[MAIN[2][55], MAIN[3][55], MAIN[3][51], MAIN[3][49], MAIN[3][50], MAIN[3][53], MAIN[3][54], MAIN[3][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SE2[3] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[0] @[MAIN[1][0], MAIN[0][0], MAIN[0][3], MAIN[0][1], MAIN[0][2], MAIN[0][6], MAIN[0][5], MAIN[0][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_SS2_N3 = 0b01000010,
					DBL_SW2_N3 = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_SS4_N3 = 0b00000010,
					QUAD_SW4_N3 = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000010,
					OUT[19] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[1] @[MAIN[1][16], MAIN[0][16], MAIN[0][19], MAIN[0][17], MAIN[0][18], MAIN[0][22], MAIN[0][21], MAIN[0][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_SS4[0] = 0b00000010,
					QUAD_SW4[0] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000010,
					OUT[22] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[2] @[MAIN[1][32], MAIN[0][32], MAIN[0][35], MAIN[0][33], MAIN[0][34], MAIN[0][38], MAIN[0][37], MAIN[0][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_SS4[1] = 0b00000010,
					QUAD_SW4[1] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000100,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NW0[3] @[MAIN[1][48], MAIN[0][48], MAIN[0][51], MAIN[0][49], MAIN[0][50], MAIN[0][54], MAIN[0][53], MAIN[0][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_SS4[2] = 0b00000010,
					QUAD_SW4[2] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000100,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[0] @[MAIN[3][0], MAIN[2][0], MAIN[2][3], MAIN[2][1], MAIN[2][2], MAIN[2][5], MAIN[2][6], MAIN[2][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SE2[0] = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000100,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[1] @[MAIN[3][16], MAIN[2][16], MAIN[2][19], MAIN[2][17], MAIN[2][18], MAIN[2][21], MAIN[2][22], MAIN[2][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SE2[1] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000100,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[2] @[MAIN[3][32], MAIN[2][32], MAIN[2][35], MAIN[2][33], MAIN[2][34], MAIN[2][37], MAIN[2][38], MAIN[2][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SE2[2] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NE0[3] @[MAIN[3][48], MAIN[2][48], MAIN[2][51], MAIN[2][49], MAIN[2][50], MAIN[2][53], MAIN[2][54], MAIN[2][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SE2[3] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000100,
					off = 0b00000000,
				}
				mux IMUX_GFAN[0] @[MAIN[20][0], MAIN[20][1], MAIN[20][7], MAIN[20][4], MAIN[20][3], MAIN[20][2], MAIN[20][5], MAIN[20][6]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b10000100,
					HCLK[7] = 0b10001000,
					SNG_W1[5] = 0b01100000,
					SNG_E1[5] = 0b01001000,
					SNG_S1[5] = 0b01000100,
					SNG_N1[5] = 0b01010000,
					IMUX_LOGICIN[6] = 0b10000010,
					IMUX_LOGICIN[35] = 0b10000001,
					IMUX_LOGICIN[51] = 0b10100000,
					IMUX_LOGICIN[53] = 0b10010000,
				}
				mux IMUX_GFAN[1] @[MAIN[20][15], MAIN[20][14], MAIN[20][8], MAIN[20][9], MAIN[20][12], MAIN[20][13], MAIN[20][10], MAIN[20][11]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b10000100,
					HCLK[7] = 0b10001000,
					SNG_W1[5] = 0b01100000,
					SNG_E1[5] = 0b01001000,
					SNG_S1[5] = 0b01000100,
					SNG_N1[5] = 0b01010000,
					IMUX_LOGICIN[6] = 0b10000010,
					IMUX_LOGICIN[35] = 0b10000001,
					IMUX_LOGICIN[51] = 0b10100000,
					IMUX_LOGICIN[53] = 0b10010000,
				}
				mux IMUX_CLK[0] @[MAIN[20][38], MAIN[20][39], MAIN[20][32], MAIN[20][35], MAIN[20][36], MAIN[20][37], MAIN[20][34], MAIN[20][33]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b00000001,
					TIE_1 = 0b00000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b01000100,
					HCLK[7] = 0b01001000,
					HCLK[8] = 0b01010000,
					HCLK[9] = 0b01100000,
					HCLK[10] = 0b01000001,
					HCLK[11] = 0b01000010,
					HCLK[12] = 0b10000100,
					HCLK[13] = 0b10001000,
					HCLK[14] = 0b10010000,
					HCLK[15] = 0b10100000,
					SNG_W1[6] = 0b00001000,
					SNG_E1[5] = 0b00100000,
					SNG_S1[5] = 0b00010000,
					SNG_N1[6] = 0b00000100,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[53] = 0b10000001,
				}
				mux IMUX_CLK[1] @[MAIN[20][25], MAIN[20][24], MAIN[20][31], MAIN[20][30], MAIN[20][27], MAIN[20][26], MAIN[20][29], MAIN[20][28]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b00000001,
					TIE_1 = 0b00000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b01000100,
					HCLK[7] = 0b01001000,
					HCLK[8] = 0b01010000,
					HCLK[9] = 0b01100000,
					HCLK[10] = 0b01000001,
					HCLK[11] = 0b01000010,
					HCLK[12] = 0b10000100,
					HCLK[13] = 0b10001000,
					HCLK[14] = 0b10010000,
					HCLK[15] = 0b10100000,
					SNG_W1[6] = 0b00001000,
					SNG_E1[5] = 0b00100000,
					SNG_S1[5] = 0b00010000,
					SNG_N1[6] = 0b00000100,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[53] = 0b10000001,
				}
				mux IMUX_SR[0] @[MAIN[20][63], MAIN[20][62], MAIN[20][56], MAIN[20][59], MAIN[20][60], MAIN[20][61], MAIN[20][58], MAIN[20][57]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[8] = 0b11000100,
					HCLK[9] = 0b11001000,
					HCLK[10] = 0b11010000,
					HCLK[11] = 0b11100000,
					HCLK[12] = 0b11000001,
					HCLK[13] = 0b11000010,
					HCLK[14] = 0b10000100,
					HCLK[15] = 0b10001000,
					SNG_W1[6] = 0b01100000,
					SNG_E1[6] = 0b01001000,
					SNG_S1[6] = 0b01000100,
					SNG_N1[6] = 0b01010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[61] = 0b10010000,
					IMUX_LOGICIN[63] = 0b10100000,
				}
				mux IMUX_SR[1] @[MAIN[20][48], MAIN[20][49], MAIN[20][55], MAIN[20][54], MAIN[20][51], MAIN[20][50], MAIN[20][53], MAIN[20][52]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[8] = 0b11000100,
					HCLK[9] = 0b11001000,
					HCLK[10] = 0b11010000,
					HCLK[11] = 0b11100000,
					HCLK[12] = 0b11000001,
					HCLK[13] = 0b11000010,
					HCLK[14] = 0b10000100,
					HCLK[15] = 0b10001000,
					SNG_W1[6] = 0b01100000,
					SNG_E1[6] = 0b01001000,
					SNG_S1[6] = 0b01000100,
					SNG_N1[6] = 0b01010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[61] = 0b10010000,
					IMUX_LOGICIN[63] = 0b10100000,
				}
				mux IMUX_LOGICIN[0] @[MAIN[13][31], MAIN[12][31], MAIN[12][25], MAIN[12][26], MAIN[12][29], MAIN[12][30], MAIN[12][27], MAIN[12][28]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000100,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000001,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000010,
				}
				mux IMUX_LOGICIN[1] @[MAIN[13][40], MAIN[12][40], MAIN[13][41], MAIN[13][42], MAIN[13][45], MAIN[13][46], MAIN[13][43], MAIN[13][44]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000010,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000001,
				}
				mux IMUX_LOGICIN[2] @[MAIN[17][48], MAIN[16][48], MAIN[17][49], MAIN[17][50], MAIN[17][53], MAIN[17][51], MAIN[17][52], MAIN[17][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[3] @[MAIN[17][32], MAIN[16][32], MAIN[17][33], MAIN[17][34], MAIN[17][37], MAIN[17][35], MAIN[17][36], MAIN[17][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[4] @[MAIN[17][16], MAIN[16][16], MAIN[17][17], MAIN[17][18], MAIN[17][21], MAIN[17][19], MAIN[17][20], MAIN[17][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[5] @[MAIN[17][0], MAIN[16][0], MAIN[17][1], MAIN[17][2], MAIN[17][5], MAIN[17][3], MAIN[17][4], MAIN[17][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[6] @[MAIN[17][8], MAIN[16][8], MAIN[17][9], MAIN[17][10], MAIN[17][13], MAIN[17][14], MAIN[17][11], MAIN[17][12]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[4] = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000001,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000001,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[7] @[MAIN[18][0], MAIN[19][0], MAIN[18][1], MAIN[18][2], MAIN[18][5], MAIN[18][6], MAIN[18][4], MAIN[18][3]] {
					PULLUP = 0b00000000,
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000001,
					DBL_WW2_N3 = 0b00000001,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000100,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000001,
				}
				mux IMUX_LOGICIN[8] @[MAIN[18][55], MAIN[19][55], MAIN[19][49], MAIN[19][50], MAIN[19][53], MAIN[19][54], MAIN[19][51], MAIN[19][52]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[7] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000010,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000001,
				}
				mux IMUX_LOGICIN[9] @[MAIN[14][56], MAIN[15][56], MAIN[14][57], MAIN[14][58], MAIN[14][61], MAIN[14][59], MAIN[14][60], MAIN[14][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[10] @[MAIN[14][40], MAIN[15][40], MAIN[14][41], MAIN[14][42], MAIN[14][45], MAIN[14][43], MAIN[14][44], MAIN[14][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[11] @[MAIN[14][24], MAIN[15][24], MAIN[14][25], MAIN[14][26], MAIN[14][29], MAIN[14][27], MAIN[14][28], MAIN[14][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[12] @[MAIN[14][8], MAIN[15][8], MAIN[14][9], MAIN[14][10], MAIN[14][13], MAIN[14][11], MAIN[14][12], MAIN[14][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[13] @[MAIN[14][16], MAIN[15][16], MAIN[14][17], MAIN[14][18], MAIN[14][21], MAIN[14][22], MAIN[14][19], MAIN[14][20]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000100,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000001,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000010,
				}
				mux IMUX_LOGICIN[14] @[MAIN[14][55], MAIN[15][55], MAIN[15][49], MAIN[15][50], MAIN[15][54], MAIN[15][53], MAIN[15][51], MAIN[15][52]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_E1[7] = 0b01000100,
					SNG_E1_S0 = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000010,
					SNG_N1_S0 = 0b10000001,
					DBL_WW2[3] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00001000,
					DBL_SW2[3] = 0b00000100,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000001,
					DBL_NE2_S0 = 0b00010000,
					IMUX_GFAN[1] = 0b11001000,
					IMUX_LOGICIN[13] = 0b10001000,
					IMUX_LOGICIN52_BOUNCE = 0b10000100,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000001,
					OUT[16] = 0b11000010,
					OUT[21] = 0b11000100,
				}
				mux IMUX_LOGICIN[15] @[MAIN[14][0], MAIN[15][0], MAIN[14][1], MAIN[14][2], MAIN[14][5], MAIN[14][6], MAIN[14][3], MAIN[14][4]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000100,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000010,
					OUT[14] = 0b11000001,
				}
				mux IMUX_LOGICIN[16] @[MAIN[18][8], MAIN[19][8], MAIN[18][9], MAIN[18][10], MAIN[18][13], MAIN[18][12], MAIN[18][11], MAIN[18][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[17] @[MAIN[18][24], MAIN[19][24], MAIN[18][25], MAIN[18][26], MAIN[18][29], MAIN[18][27], MAIN[18][28], MAIN[18][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[18] @[MAIN[18][40], MAIN[19][40], MAIN[18][41], MAIN[18][42], MAIN[18][45], MAIN[18][43], MAIN[18][44], MAIN[18][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[19] @[MAIN[18][56], MAIN[19][56], MAIN[18][57], MAIN[18][58], MAIN[18][61], MAIN[18][59], MAIN[18][60], MAIN[18][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[20] @[MAIN[13][24], MAIN[12][24], MAIN[13][25], MAIN[13][26], MAIN[13][29], MAIN[13][30], MAIN[13][27], MAIN[13][28]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000100,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000001,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000010,
				}
				mux IMUX_LOGICIN[21] @[MAIN[17][47], MAIN[16][47], MAIN[16][41], MAIN[16][42], MAIN[16][45], MAIN[16][46], MAIN[16][43], MAIN[16][44]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000001,
					OUT[13] = 0b11000010,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[22] @[MAIN[17][40], MAIN[16][40], MAIN[17][41], MAIN[17][42], MAIN[17][45], MAIN[17][46], MAIN[17][43], MAIN[17][44]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000001,
					OUT[13] = 0b11000010,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[23] @[MAIN[17][24], MAIN[16][24], MAIN[17][25], MAIN[17][26], MAIN[17][29], MAIN[17][30], MAIN[17][27], MAIN[17][28]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000010,
					OUT[17] = 0b11000001,
				}
				mux IMUX_LOGICIN[24] @[MAIN[13][0], MAIN[12][0], MAIN[13][1], MAIN[13][2], MAIN[13][5], MAIN[13][3], MAIN[13][4], MAIN[13][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[25] @[MAIN[13][16], MAIN[12][16], MAIN[13][17], MAIN[13][18], MAIN[13][21], MAIN[13][19], MAIN[13][20], MAIN[13][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[26] @[MAIN[13][32], MAIN[12][32], MAIN[13][33], MAIN[13][34], MAIN[13][37], MAIN[13][35], MAIN[13][36], MAIN[13][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[27] @[MAIN[13][48], MAIN[12][48], MAIN[13][49], MAIN[13][50], MAIN[13][53], MAIN[13][51], MAIN[13][52], MAIN[13][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[28] @[MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[14][50], MAIN[14][54], MAIN[14][53], MAIN[14][51], MAIN[14][52]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_E1[7] = 0b01000100,
					SNG_E1_S0 = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000010,
					SNG_N1_S0 = 0b10000001,
					DBL_WW2[3] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00001000,
					DBL_SW2[3] = 0b00000100,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000001,
					DBL_NE2_S0 = 0b00010000,
					IMUX_GFAN[1] = 0b11001000,
					IMUX_LOGICIN[13] = 0b10001000,
					IMUX_LOGICIN52_BOUNCE = 0b10000100,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000001,
					OUT[16] = 0b11000010,
					OUT[21] = 0b11000100,
				}
				mux IMUX_LOGICIN[29] @[MAIN[18][39], MAIN[19][39], MAIN[19][33], MAIN[19][34], MAIN[19][37], MAIN[19][38], MAIN[19][35], MAIN[19][36]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000001,
					OUT[13] = 0b11000010,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[30] @[MAIN[18][23], MAIN[19][23], MAIN[19][17], MAIN[19][18], MAIN[19][21], MAIN[19][22], MAIN[19][19], MAIN[19][20]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000010,
					OUT[17] = 0b11000001,
				}
				mux IMUX_LOGICIN[31] @[MAIN[14][63], MAIN[15][63], MAIN[15][57], MAIN[15][58], MAIN[15][61], MAIN[15][59], MAIN[15][60], MAIN[15][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[32] @[MAIN[14][47], MAIN[15][47], MAIN[15][41], MAIN[15][42], MAIN[15][45], MAIN[15][43], MAIN[15][44], MAIN[15][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[33] @[MAIN[14][31], MAIN[15][31], MAIN[15][25], MAIN[15][26], MAIN[15][29], MAIN[15][27], MAIN[15][28], MAIN[15][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[34] @[MAIN[14][15], MAIN[15][15], MAIN[15][9], MAIN[15][10], MAIN[15][13], MAIN[15][11], MAIN[15][12], MAIN[15][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[35] @[MAIN[14][7], MAIN[15][7], MAIN[15][1], MAIN[15][2], MAIN[15][5], MAIN[15][6], MAIN[15][3], MAIN[15][4]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000100,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000010,
					OUT[14] = 0b11000001,
				}
				mux IMUX_LOGICIN[36] @[MAIN[18][7], MAIN[19][7], MAIN[19][1], MAIN[19][2], MAIN[19][5], MAIN[19][6], MAIN[19][4], MAIN[19][3]] {
					PULLUP = 0b00000000,
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000001,
					DBL_WW2_N3 = 0b00000001,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000100,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000001,
				}
				mux IMUX_LOGICIN[37] @[MAIN[13][63], MAIN[12][63], MAIN[12][57], MAIN[12][58], MAIN[12][61], MAIN[12][62], MAIN[12][59], MAIN[12][60]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000010,
					SNG_N1_S0 = 0b10000001,
					DBL_WW2[3] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000100,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000001,
					OUT[16] = 0b11000010,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[38] @[MAIN[13][15], MAIN[12][15], MAIN[12][9], MAIN[12][10], MAIN[12][13], MAIN[12][14], MAIN[12][11], MAIN[12][12]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[4] = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000100,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000010,
					OUT[14] = 0b11000001,
				}
				mux IMUX_LOGICIN[39] @[MAIN[17][55], MAIN[16][55], MAIN[16][49], MAIN[16][50], MAIN[16][53], MAIN[16][51], MAIN[16][52], MAIN[16][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[40] @[MAIN[17][39], MAIN[16][39], MAIN[16][33], MAIN[16][34], MAIN[16][37], MAIN[16][35], MAIN[16][36], MAIN[16][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[41] @[MAIN[17][23], MAIN[16][23], MAIN[16][17], MAIN[16][18], MAIN[16][21], MAIN[16][19], MAIN[16][20], MAIN[16][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[42] @[MAIN[17][7], MAIN[16][7], MAIN[16][1], MAIN[16][2], MAIN[16][5], MAIN[16][3], MAIN[16][4], MAIN[16][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[43] @[MAIN[17][31], MAIN[16][31], MAIN[16][25], MAIN[16][26], MAIN[16][29], MAIN[16][30], MAIN[16][27], MAIN[16][28]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000010,
					OUT[17] = 0b11000001,
				}
				mux IMUX_LOGICIN[44] @[MAIN[18][16], MAIN[19][16], MAIN[18][17], MAIN[18][18], MAIN[18][21], MAIN[18][22], MAIN[18][19], MAIN[18][20]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000010,
					OUT[17] = 0b11000001,
				}
				mux IMUX_LOGICIN[45] @[MAIN[17][15], MAIN[16][15], MAIN[16][9], MAIN[16][10], MAIN[16][13], MAIN[16][14], MAIN[16][11], MAIN[16][12]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[4] = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000001,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000001,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[46] @[MAIN[17][63], MAIN[16][63], MAIN[16][57], MAIN[16][58], MAIN[16][61], MAIN[16][62], MAIN[16][59], MAIN[16][60]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[7] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000100,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000010,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000001,
				}
				mux IMUX_LOGICIN[47] @[MAIN[13][7], MAIN[12][7], MAIN[12][1], MAIN[12][2], MAIN[12][5], MAIN[12][3], MAIN[12][4], MAIN[12][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[48] @[MAIN[13][23], MAIN[12][23], MAIN[12][17], MAIN[12][18], MAIN[12][21], MAIN[12][19], MAIN[12][20], MAIN[12][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[49] @[MAIN[13][39], MAIN[12][39], MAIN[12][33], MAIN[12][34], MAIN[12][37], MAIN[12][35], MAIN[12][36], MAIN[12][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[50] @[MAIN[13][55], MAIN[12][55], MAIN[12][49], MAIN[12][50], MAIN[12][53], MAIN[12][51], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[51] @[MAIN[18][32], MAIN[19][32], MAIN[18][33], MAIN[18][34], MAIN[18][37], MAIN[18][38], MAIN[18][35], MAIN[18][36]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000001,
					OUT[13] = 0b11000010,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[52] @[MAIN[14][39], MAIN[15][39], MAIN[15][33], MAIN[15][34], MAIN[15][37], MAIN[15][38], MAIN[15][35], MAIN[15][36]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000010,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000001,
				}
				mux IMUX_LOGICIN[53] @[MAIN[13][47], MAIN[12][47], MAIN[12][41], MAIN[12][42], MAIN[12][45], MAIN[12][46], MAIN[12][43], MAIN[12][44]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000010,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000001,
				}
				mux IMUX_LOGICIN[54] @[MAIN[14][23], MAIN[15][23], MAIN[15][17], MAIN[15][18], MAIN[15][21], MAIN[15][22], MAIN[15][19], MAIN[15][20]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000100,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000001,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000010,
				}
				mux IMUX_LOGICIN[55] @[MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[14][34], MAIN[14][37], MAIN[14][38], MAIN[14][35], MAIN[14][36]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000010,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000001,
				}
				mux IMUX_LOGICIN[56] @[MAIN[18][15], MAIN[19][15], MAIN[19][9], MAIN[19][10], MAIN[19][13], MAIN[19][12], MAIN[19][11], MAIN[19][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[57] @[MAIN[18][31], MAIN[19][31], MAIN[19][25], MAIN[19][26], MAIN[19][29], MAIN[19][27], MAIN[19][28], MAIN[19][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[58] @[MAIN[18][47], MAIN[19][47], MAIN[19][41], MAIN[19][42], MAIN[19][45], MAIN[19][43], MAIN[19][44], MAIN[19][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[59] @[MAIN[18][63], MAIN[19][63], MAIN[19][57], MAIN[19][58], MAIN[19][61], MAIN[19][59], MAIN[19][60], MAIN[19][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[60] @[MAIN[17][56], MAIN[16][56], MAIN[17][57], MAIN[17][58], MAIN[17][61], MAIN[17][62], MAIN[17][59], MAIN[17][60]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[7] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000100,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000010,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000001,
				}
				mux IMUX_LOGICIN[61] @[MAIN[13][56], MAIN[12][56], MAIN[13][57], MAIN[13][58], MAIN[13][61], MAIN[13][62], MAIN[13][59], MAIN[13][60]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000010,
					SNG_N1_S0 = 0b10000001,
					DBL_WW2[3] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000100,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000001,
					OUT[16] = 0b11000010,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[62] @[MAIN[13][8], MAIN[12][8], MAIN[13][9], MAIN[13][10], MAIN[13][13], MAIN[13][14], MAIN[13][11], MAIN[13][12]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[4] = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000100,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000010,
					OUT[14] = 0b11000001,
				}
				mux IMUX_LOGICIN[63] @[MAIN[18][48], MAIN[19][48], MAIN[18][49], MAIN[18][50], MAIN[18][53], MAIN[18][54], MAIN[18][51], MAIN[18][52]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[7] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000010,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000001,
				}
				permabuf IMUX_LOGICIN20_BOUNCE = IMUX_LOGICIN[20];
				permabuf IMUX_LOGICIN36_BOUNCE = IMUX_LOGICIN[36];
				permabuf IMUX_LOGICIN44_BOUNCE = IMUX_LOGICIN[44];
				permabuf IMUX_LOGICIN62_BOUNCE = IMUX_LOGICIN[62];
				permabuf IMUX_LOGICIN21_BOUNCE = IMUX_LOGICIN[21];
				permabuf IMUX_LOGICIN28_BOUNCE = IMUX_LOGICIN[28];
				permabuf IMUX_LOGICIN52_BOUNCE = IMUX_LOGICIN[52];
				permabuf IMUX_LOGICIN60_BOUNCE = IMUX_LOGICIN[60];
			}
		}

		tile_class INT_IOI {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 64);

			switchbox INT {
				mux SNG_W0[0] @[MAIN[8][24], MAIN[9][24], MAIN[9][26], MAIN[9][25], MAIN[9][30], MAIN[9][29], MAIN[9][28], MAIN[9][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[1] @[MAIN[8][40], MAIN[9][40], MAIN[9][42], MAIN[9][41], MAIN[9][46], MAIN[9][45], MAIN[9][44], MAIN[9][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[2] @[MAIN[8][56], MAIN[9][56], MAIN[9][58], MAIN[9][57], MAIN[9][62], MAIN[9][61], MAIN[9][60], MAIN[9][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[3] @[MAIN[8][8], MAIN[9][8], MAIN[9][10], MAIN[9][9], MAIN[9][14], MAIN[9][13], MAIN[9][12], MAIN[9][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[4] @[MAIN[8][55], MAIN[9][55], MAIN[9][54], MAIN[9][53], MAIN[9][50], MAIN[9][49], MAIN[9][51], MAIN[9][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[5] @[MAIN[8][7], MAIN[9][7], MAIN[9][6], MAIN[9][5], MAIN[9][2], MAIN[9][1], MAIN[9][4], MAIN[9][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[6] @[MAIN[8][23], MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[9][18], MAIN[9][17], MAIN[9][19], MAIN[9][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[7] @[MAIN[8][39], MAIN[9][39], MAIN[9][38], MAIN[9][37], MAIN[9][34], MAIN[9][33], MAIN[9][35], MAIN[9][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[0] @[MAIN[10][23], MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][18], MAIN[11][17], MAIN[11][19], MAIN[11][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[1] @[MAIN[10][39], MAIN[11][39], MAIN[11][38], MAIN[11][37], MAIN[11][34], MAIN[11][33], MAIN[11][35], MAIN[11][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[2] @[MAIN[10][55], MAIN[11][55], MAIN[11][54], MAIN[11][53], MAIN[11][50], MAIN[11][49], MAIN[11][51], MAIN[11][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[3] @[MAIN[10][7], MAIN[11][7], MAIN[11][6], MAIN[11][5], MAIN[11][2], MAIN[11][1], MAIN[11][3], MAIN[11][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[4] @[MAIN[10][56], MAIN[11][56], MAIN[11][58], MAIN[11][57], MAIN[11][62], MAIN[11][61], MAIN[11][60], MAIN[11][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[5] @[MAIN[10][8], MAIN[11][8], MAIN[11][10], MAIN[11][9], MAIN[11][14], MAIN[11][13], MAIN[11][12], MAIN[11][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[6] @[MAIN[10][24], MAIN[11][24], MAIN[11][26], MAIN[11][25], MAIN[11][30], MAIN[11][29], MAIN[11][28], MAIN[11][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[7] @[MAIN[10][40], MAIN[11][40], MAIN[11][42], MAIN[11][41], MAIN[11][46], MAIN[11][45], MAIN[11][44], MAIN[11][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[0] @[MAIN[11][15], MAIN[10][15], MAIN[10][10], MAIN[10][9], MAIN[10][14], MAIN[10][13], MAIN[10][12], MAIN[10][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[1] @[MAIN[11][31], MAIN[10][31], MAIN[10][26], MAIN[10][25], MAIN[10][30], MAIN[10][29], MAIN[10][28], MAIN[10][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[2] @[MAIN[11][47], MAIN[10][47], MAIN[10][42], MAIN[10][41], MAIN[10][46], MAIN[10][45], MAIN[10][44], MAIN[10][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[3] @[MAIN[11][63], MAIN[10][63], MAIN[10][58], MAIN[10][57], MAIN[10][62], MAIN[10][61], MAIN[10][60], MAIN[10][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[4] @[MAIN[9][63], MAIN[8][63], MAIN[8][58], MAIN[8][57], MAIN[8][62], MAIN[8][61], MAIN[8][60], MAIN[8][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[5] @[MAIN[9][15], MAIN[8][15], MAIN[8][10], MAIN[8][9], MAIN[8][14], MAIN[8][13], MAIN[8][12], MAIN[8][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[6] @[MAIN[9][31], MAIN[8][31], MAIN[8][26], MAIN[8][25], MAIN[8][30], MAIN[8][29], MAIN[8][28], MAIN[8][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[7] @[MAIN[9][47], MAIN[8][47], MAIN[8][42], MAIN[8][41], MAIN[8][46], MAIN[8][45], MAIN[8][44], MAIN[8][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[0] @[MAIN[9][16], MAIN[8][16], MAIN[8][22], MAIN[8][21], MAIN[8][18], MAIN[8][17], MAIN[8][19], MAIN[8][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[1] @[MAIN[9][32], MAIN[8][32], MAIN[8][38], MAIN[8][37], MAIN[8][34], MAIN[8][33], MAIN[8][35], MAIN[8][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[2] @[MAIN[9][48], MAIN[8][48], MAIN[8][54], MAIN[8][53], MAIN[8][50], MAIN[8][49], MAIN[8][51], MAIN[8][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[3] @[MAIN[9][0], MAIN[8][0], MAIN[8][6], MAIN[8][5], MAIN[8][2], MAIN[8][1], MAIN[8][4], MAIN[8][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[4] @[MAIN[11][0], MAIN[10][0], MAIN[10][6], MAIN[10][5], MAIN[10][2], MAIN[10][1], MAIN[10][3], MAIN[10][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[5] @[MAIN[11][16], MAIN[10][16], MAIN[10][22], MAIN[10][21], MAIN[10][18], MAIN[10][17], MAIN[10][19], MAIN[10][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[6] @[MAIN[11][32], MAIN[10][32], MAIN[10][38], MAIN[10][37], MAIN[10][34], MAIN[10][33], MAIN[10][35], MAIN[10][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[7] @[MAIN[11][48], MAIN[10][48], MAIN[10][54], MAIN[10][53], MAIN[10][50], MAIN[10][49], MAIN[10][51], MAIN[10][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[0] @[MAIN[5][15], MAIN[4][15], MAIN[4][10], MAIN[4][9], MAIN[4][14], MAIN[4][13], MAIN[4][12], MAIN[4][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[1] @[MAIN[5][31], MAIN[4][31], MAIN[4][26], MAIN[4][25], MAIN[4][30], MAIN[4][29], MAIN[4][28], MAIN[4][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[2] @[MAIN[5][47], MAIN[4][47], MAIN[4][42], MAIN[4][41], MAIN[4][46], MAIN[4][45], MAIN[4][44], MAIN[4][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_WW0[3] @[MAIN[5][63], MAIN[4][63], MAIN[4][58], MAIN[4][57], MAIN[4][62], MAIN[4][61], MAIN[4][60], MAIN[4][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[0] @[MAIN[7][0], MAIN[6][0], MAIN[6][6], MAIN[6][5], MAIN[6][2], MAIN[6][1], MAIN[6][3], MAIN[6][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[1] @[MAIN[7][16], MAIN[6][16], MAIN[6][22], MAIN[6][21], MAIN[6][18], MAIN[6][17], MAIN[6][19], MAIN[6][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[2] @[MAIN[7][32], MAIN[6][32], MAIN[6][38], MAIN[6][37], MAIN[6][34], MAIN[6][33], MAIN[6][35], MAIN[6][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_EE0[3] @[MAIN[7][48], MAIN[6][48], MAIN[6][54], MAIN[6][53], MAIN[6][50], MAIN[6][49], MAIN[6][51], MAIN[6][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[0] @[MAIN[7][15], MAIN[6][15], MAIN[6][10], MAIN[6][9], MAIN[6][14], MAIN[6][13], MAIN[6][12], MAIN[6][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[1] @[MAIN[7][31], MAIN[6][31], MAIN[6][26], MAIN[6][25], MAIN[6][30], MAIN[6][29], MAIN[6][28], MAIN[6][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[2] @[MAIN[7][47], MAIN[6][47], MAIN[6][42], MAIN[6][41], MAIN[6][46], MAIN[6][45], MAIN[6][44], MAIN[6][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SS0[3] @[MAIN[7][63], MAIN[6][63], MAIN[6][58], MAIN[6][57], MAIN[6][62], MAIN[6][61], MAIN[6][60], MAIN[6][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SW0[0] @[MAIN[4][8], MAIN[5][8], MAIN[5][10], MAIN[5][9], MAIN[5][14], MAIN[5][13], MAIN[5][12], MAIN[5][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SW0[1] @[MAIN[4][24], MAIN[5][24], MAIN[5][26], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[5][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SW0[2] @[MAIN[4][40], MAIN[5][40], MAIN[5][42], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[5][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SW0[3] @[MAIN[4][56], MAIN[5][56], MAIN[5][58], MAIN[5][57], MAIN[5][62], MAIN[5][61], MAIN[5][60], MAIN[5][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SE0[0] @[MAIN[6][8], MAIN[7][8], MAIN[7][10], MAIN[7][9], MAIN[7][14], MAIN[7][13], MAIN[7][12], MAIN[7][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SE0[1] @[MAIN[6][24], MAIN[7][24], MAIN[7][26], MAIN[7][25], MAIN[7][30], MAIN[7][29], MAIN[7][28], MAIN[7][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SE0[2] @[MAIN[6][40], MAIN[7][40], MAIN[7][42], MAIN[7][41], MAIN[7][46], MAIN[7][45], MAIN[7][44], MAIN[7][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SE0[3] @[MAIN[6][56], MAIN[7][56], MAIN[7][58], MAIN[7][57], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[7][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[0] @[MAIN[5][0], MAIN[4][0], MAIN[4][6], MAIN[4][5], MAIN[4][2], MAIN[4][1], MAIN[4][4], MAIN[4][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[1] @[MAIN[5][16], MAIN[4][16], MAIN[4][22], MAIN[4][21], MAIN[4][18], MAIN[4][17], MAIN[4][19], MAIN[4][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[2] @[MAIN[5][32], MAIN[4][32], MAIN[4][38], MAIN[4][37], MAIN[4][34], MAIN[4][33], MAIN[4][35], MAIN[4][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NN0[3] @[MAIN[5][48], MAIN[4][48], MAIN[4][54], MAIN[4][53], MAIN[4][50], MAIN[4][49], MAIN[4][51], MAIN[4][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NW0[0] @[MAIN[4][7], MAIN[5][7], MAIN[5][6], MAIN[5][5], MAIN[5][2], MAIN[5][1], MAIN[5][4], MAIN[5][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NW0[1] @[MAIN[4][23], MAIN[5][23], MAIN[5][22], MAIN[5][21], MAIN[5][18], MAIN[5][17], MAIN[5][19], MAIN[5][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NW0[2] @[MAIN[4][39], MAIN[5][39], MAIN[5][38], MAIN[5][37], MAIN[5][34], MAIN[5][33], MAIN[5][35], MAIN[5][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NW0[3] @[MAIN[4][55], MAIN[5][55], MAIN[5][54], MAIN[5][53], MAIN[5][50], MAIN[5][49], MAIN[5][51], MAIN[5][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NE0[0] @[MAIN[6][7], MAIN[7][7], MAIN[7][6], MAIN[7][5], MAIN[7][2], MAIN[7][1], MAIN[7][3], MAIN[7][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NE0[1] @[MAIN[6][23], MAIN[7][23], MAIN[7][22], MAIN[7][21], MAIN[7][18], MAIN[7][17], MAIN[7][19], MAIN[7][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NE0[2] @[MAIN[6][39], MAIN[7][39], MAIN[7][38], MAIN[7][37], MAIN[7][34], MAIN[7][33], MAIN[7][35], MAIN[7][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NE0[3] @[MAIN[6][55], MAIN[7][55], MAIN[7][54], MAIN[7][53], MAIN[7][50], MAIN[7][49], MAIN[7][51], MAIN[7][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_WW0[0] @[MAIN[0][7], MAIN[1][7], MAIN[1][3], MAIN[1][1], MAIN[1][2], MAIN[1][6], MAIN[1][5], MAIN[1][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_SS2_N3 = 0b01000010,
					DBL_SW2_N3 = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_SS4_N3 = 0b00000010,
					QUAD_SW4_N3 = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000010,
					OUT[19] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_WW0[1] @[MAIN[0][23], MAIN[1][23], MAIN[1][19], MAIN[1][17], MAIN[1][18], MAIN[1][22], MAIN[1][21], MAIN[1][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_SS4[0] = 0b00000010,
					QUAD_SW4[0] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000010,
					OUT[22] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_WW0[2] @[MAIN[0][39], MAIN[1][39], MAIN[1][35], MAIN[1][33], MAIN[1][34], MAIN[1][38], MAIN[1][37], MAIN[1][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_SS4[1] = 0b00000010,
					QUAD_SW4[1] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000100,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_WW0[3] @[MAIN[0][55], MAIN[1][55], MAIN[1][51], MAIN[1][49], MAIN[1][50], MAIN[1][54], MAIN[1][53], MAIN[1][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_SS4[2] = 0b00000010,
					QUAD_SW4[2] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000100,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_EE0[0] @[MAIN[3][15], MAIN[2][15], MAIN[2][12], MAIN[2][13], MAIN[2][10], MAIN[2][14], MAIN[2][11], MAIN[2][9]] {
					DBL_EE2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_SE2[0] = 0b01001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00000001,
					QUAD_SS4[0] = 0b00010000,
					QUAD_SW4[0] = 0b00000100,
					QUAD_SE4[0] = 0b00001000,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10010000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10001000,
					OUT[19] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_EE0[1] @[MAIN[3][31], MAIN[2][31], MAIN[2][28], MAIN[2][29], MAIN[2][26], MAIN[2][30], MAIN[2][27], MAIN[2][25]] {
					DBL_EE2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_SE2[1] = 0b01001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00000001,
					QUAD_SS4[1] = 0b00010000,
					QUAD_SW4[1] = 0b00000100,
					QUAD_SE4[1] = 0b00001000,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000010,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10010000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000010,
					OUT[17] = 0b10001000,
					OUT[22] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_EE0[2] @[MAIN[3][47], MAIN[2][47], MAIN[2][44], MAIN[2][45], MAIN[2][42], MAIN[2][46], MAIN[2][43], MAIN[2][41]] {
					DBL_EE2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_SE2[2] = 0b01001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00000001,
					QUAD_SS4[2] = 0b00010000,
					QUAD_SW4[2] = 0b00000100,
					QUAD_SE4[2] = 0b00001000,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000010,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10010000,
					OUT[13] = 0b10000001,
					OUT[18] = 0b10000010,
					OUT[20] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_EE0[3] @[MAIN[3][63], MAIN[2][63], MAIN[2][60], MAIN[2][61], MAIN[2][58], MAIN[2][62], MAIN[2][59], MAIN[2][57]] {
					DBL_EE2[3] = 0b01000001,
					DBL_SS2[3] = 0b01000010,
					DBL_SW2[3] = 0b01000100,
					DBL_SE2[3] = 0b01001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00000001,
					QUAD_SS4[3] = 0b00010000,
					QUAD_SW4[3] = 0b00000100,
					QUAD_SE4[3] = 0b00001000,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000010,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10010000,
					OUT[16] = 0b10000001,
					OUT[21] = 0b10000010,
					OUT[23] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_SS0[0] @[MAIN[1][15], MAIN[0][15], MAIN[0][12], MAIN[0][10], MAIN[0][14], MAIN[0][11], MAIN[0][9], MAIN[0][13]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SS2[0] = 0b01000100,
					DBL_SW2[0] = 0b01001000,
					DBL_SE2[0] = 0b01010000,
					DBL_NW2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00100000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00001000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NW4[1] = 0b00000100,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000001,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000100,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SS0[1] @[MAIN[1][31], MAIN[0][31], MAIN[0][28], MAIN[0][26], MAIN[0][30], MAIN[0][27], MAIN[0][25], MAIN[0][29]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SS2[1] = 0b01000100,
					DBL_SW2[1] = 0b01001000,
					DBL_SE2[1] = 0b01010000,
					DBL_NW2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00100000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00001000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NW4[2] = 0b00000100,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000001,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000100,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SS0[2] @[MAIN[1][47], MAIN[0][47], MAIN[0][44], MAIN[0][42], MAIN[0][46], MAIN[0][43], MAIN[0][41], MAIN[0][45]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SS2[2] = 0b01000100,
					DBL_SW2[2] = 0b01001000,
					DBL_SE2[2] = 0b01010000,
					DBL_NW2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00100000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00001000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NW4[3] = 0b00000100,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000001,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000100,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SS0[3] @[MAIN[1][63], MAIN[0][63], MAIN[0][60], MAIN[0][58], MAIN[0][62], MAIN[0][59], MAIN[0][57], MAIN[0][61]] {
					DBL_WW2[3] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SS2[3] = 0b01000100,
					DBL_SW2[3] = 0b01001000,
					DBL_SE2[3] = 0b01010000,
					DBL_NW2_S0 = 0b01100000,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00001000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NW4_S0 = 0b00000100,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000001,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000100,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SW0[0] @[MAIN[0][8], MAIN[1][8], MAIN[1][12], MAIN[1][10], MAIN[1][14], MAIN[1][11], MAIN[1][9], MAIN[1][13]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SS2[0] = 0b01000100,
					DBL_SW2[0] = 0b01001000,
					DBL_SE2[0] = 0b01010000,
					DBL_NW2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00100000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00001000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NW4[1] = 0b00000100,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000001,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000100,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SW0[1] @[MAIN[0][24], MAIN[1][24], MAIN[1][28], MAIN[1][26], MAIN[1][30], MAIN[1][27], MAIN[1][25], MAIN[1][29]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SS2[1] = 0b01000100,
					DBL_SW2[1] = 0b01001000,
					DBL_SE2[1] = 0b01010000,
					DBL_NW2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00100000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00001000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NW4[2] = 0b00000100,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000001,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000100,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SW0[2] @[MAIN[0][40], MAIN[1][40], MAIN[1][44], MAIN[1][42], MAIN[1][46], MAIN[1][43], MAIN[1][41], MAIN[1][45]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SS2[2] = 0b01000100,
					DBL_SW2[2] = 0b01001000,
					DBL_SE2[2] = 0b01010000,
					DBL_NW2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00100000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00001000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NW4[3] = 0b00000100,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000001,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000100,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SW0[3] @[MAIN[0][56], MAIN[1][56], MAIN[1][60], MAIN[1][58], MAIN[1][62], MAIN[1][59], MAIN[1][57], MAIN[1][61]] {
					DBL_WW2[3] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SS2[3] = 0b01000100,
					DBL_SW2[3] = 0b01001000,
					DBL_SE2[3] = 0b01010000,
					DBL_NW2_S0 = 0b01100000,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00001000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NW4_S0 = 0b00000100,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000001,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000100,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SE0[0] @[MAIN[2][8], MAIN[3][8], MAIN[3][12], MAIN[3][13], MAIN[3][10], MAIN[3][14], MAIN[3][11], MAIN[3][9]] {
					DBL_EE2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_SE2[0] = 0b01001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00000001,
					QUAD_SS4[0] = 0b00010000,
					QUAD_SW4[0] = 0b00000100,
					QUAD_SE4[0] = 0b00001000,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10010000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10001000,
					OUT[19] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_SE0[1] @[MAIN[2][24], MAIN[3][24], MAIN[3][28], MAIN[3][29], MAIN[3][26], MAIN[3][30], MAIN[3][27], MAIN[3][25]] {
					DBL_EE2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_SE2[1] = 0b01001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00000001,
					QUAD_SS4[1] = 0b00010000,
					QUAD_SW4[1] = 0b00000100,
					QUAD_SE4[1] = 0b00001000,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000010,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10010000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000010,
					OUT[17] = 0b10001000,
					OUT[22] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_SE0[2] @[MAIN[2][40], MAIN[3][40], MAIN[3][44], MAIN[3][45], MAIN[3][42], MAIN[3][46], MAIN[3][43], MAIN[3][41]] {
					DBL_EE2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_SE2[2] = 0b01001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00000001,
					QUAD_SS4[2] = 0b00010000,
					QUAD_SW4[2] = 0b00000100,
					QUAD_SE4[2] = 0b00001000,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000010,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10010000,
					OUT[13] = 0b10000001,
					OUT[18] = 0b10000010,
					OUT[20] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_SE0[3] @[MAIN[2][56], MAIN[3][56], MAIN[3][60], MAIN[3][61], MAIN[3][58], MAIN[3][62], MAIN[3][59], MAIN[3][57]] {
					DBL_EE2[3] = 0b01000001,
					DBL_SS2[3] = 0b01000010,
					DBL_SW2[3] = 0b01000100,
					DBL_SE2[3] = 0b01001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00000001,
					QUAD_SS4[3] = 0b00010000,
					QUAD_SW4[3] = 0b00000100,
					QUAD_SE4[3] = 0b00001000,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000010,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10010000,
					OUT[16] = 0b10000001,
					OUT[21] = 0b10000010,
					OUT[23] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_NN0[0] @[MAIN[2][7], MAIN[3][7], MAIN[3][3], MAIN[3][1], MAIN[3][2], MAIN[3][5], MAIN[3][6], MAIN[3][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SE2[0] = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000100,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NN0[1] @[MAIN[2][23], MAIN[3][23], MAIN[3][19], MAIN[3][17], MAIN[3][18], MAIN[3][21], MAIN[3][22], MAIN[3][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SE2[1] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000100,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NN0[2] @[MAIN[2][39], MAIN[3][39], MAIN[3][35], MAIN[3][33], MAIN[3][34], MAIN[3][37], MAIN[3][38], MAIN[3][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SE2[2] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NN0[3] @[MAIN[2][55], MAIN[3][55], MAIN[3][51], MAIN[3][49], MAIN[3][50], MAIN[3][53], MAIN[3][54], MAIN[3][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SE2[3] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[0] @[MAIN[1][0], MAIN[0][0], MAIN[0][3], MAIN[0][1], MAIN[0][2], MAIN[0][6], MAIN[0][5], MAIN[0][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_SS2_N3 = 0b01000010,
					DBL_SW2_N3 = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_SS4_N3 = 0b00000010,
					QUAD_SW4_N3 = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000010,
					OUT[19] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[1] @[MAIN[1][16], MAIN[0][16], MAIN[0][19], MAIN[0][17], MAIN[0][18], MAIN[0][22], MAIN[0][21], MAIN[0][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_SS4[0] = 0b00000010,
					QUAD_SW4[0] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000010,
					OUT[22] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[2] @[MAIN[1][32], MAIN[0][32], MAIN[0][35], MAIN[0][33], MAIN[0][34], MAIN[0][38], MAIN[0][37], MAIN[0][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_SS4[1] = 0b00000010,
					QUAD_SW4[1] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000100,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NW0[3] @[MAIN[1][48], MAIN[0][48], MAIN[0][51], MAIN[0][49], MAIN[0][50], MAIN[0][54], MAIN[0][53], MAIN[0][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_SS4[2] = 0b00000010,
					QUAD_SW4[2] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000100,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[0] @[MAIN[3][0], MAIN[2][0], MAIN[2][3], MAIN[2][1], MAIN[2][2], MAIN[2][5], MAIN[2][6], MAIN[2][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SE2[0] = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000100,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[1] @[MAIN[3][16], MAIN[2][16], MAIN[2][19], MAIN[2][17], MAIN[2][18], MAIN[2][21], MAIN[2][22], MAIN[2][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SE2[1] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000100,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[2] @[MAIN[3][32], MAIN[2][32], MAIN[2][35], MAIN[2][33], MAIN[2][34], MAIN[2][37], MAIN[2][38], MAIN[2][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SE2[2] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NE0[3] @[MAIN[3][48], MAIN[2][48], MAIN[2][51], MAIN[2][49], MAIN[2][50], MAIN[2][53], MAIN[2][54], MAIN[2][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SE2[3] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000100,
					off = 0b00000000,
				}
				mux IMUX_GFAN[0] @[MAIN[20][0], MAIN[20][1], MAIN[20][7], MAIN[20][4], MAIN[20][3], MAIN[20][2], MAIN[20][5], MAIN[20][6]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b10000100,
					HCLK[7] = 0b10001000,
					SNG_W1[5] = 0b01100000,
					SNG_E1[5] = 0b01001000,
					SNG_S1[5] = 0b01000100,
					SNG_N1[5] = 0b01010000,
					IMUX_LOGICIN[6] = 0b10000010,
					IMUX_LOGICIN[35] = 0b10000001,
					IMUX_LOGICIN[51] = 0b10100000,
					IMUX_LOGICIN[53] = 0b10010000,
				}
				mux IMUX_GFAN[1] @[MAIN[20][15], MAIN[20][14], MAIN[20][8], MAIN[20][9], MAIN[20][12], MAIN[20][13], MAIN[20][10], MAIN[20][11]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b10000100,
					HCLK[7] = 0b10001000,
					SNG_W1[5] = 0b01100000,
					SNG_E1[5] = 0b01001000,
					SNG_S1[5] = 0b01000100,
					SNG_N1[5] = 0b01010000,
					IMUX_LOGICIN[6] = 0b10000010,
					IMUX_LOGICIN[35] = 0b10000001,
					IMUX_LOGICIN[51] = 0b10100000,
					IMUX_LOGICIN[53] = 0b10010000,
				}
				mux IMUX_CLK[0] @[MAIN[20][38], MAIN[20][39], MAIN[20][32], MAIN[20][35], MAIN[20][36], MAIN[20][37], MAIN[20][34], MAIN[20][33]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b00000001,
					TIE_1 = 0b00000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b01000100,
					HCLK[7] = 0b01001000,
					HCLK[8] = 0b01010000,
					HCLK[9] = 0b01100000,
					HCLK[10] = 0b01000001,
					HCLK[11] = 0b01000010,
					HCLK[12] = 0b10000100,
					HCLK[13] = 0b10001000,
					HCLK[14] = 0b10010000,
					HCLK[15] = 0b10100000,
					SNG_W1[6] = 0b00001000,
					SNG_E1[5] = 0b00100000,
					SNG_S1[5] = 0b00010000,
					SNG_N1[6] = 0b00000100,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[53] = 0b10000001,
				}
				mux IMUX_CLK[1] @[MAIN[20][25], MAIN[20][24], MAIN[20][31], MAIN[20][30], MAIN[20][27], MAIN[20][26], MAIN[20][29], MAIN[20][28]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b00000001,
					TIE_1 = 0b00000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b01000100,
					HCLK[7] = 0b01001000,
					HCLK[8] = 0b01010000,
					HCLK[9] = 0b01100000,
					HCLK[10] = 0b01000001,
					HCLK[11] = 0b01000010,
					HCLK[12] = 0b10000100,
					HCLK[13] = 0b10001000,
					HCLK[14] = 0b10010000,
					HCLK[15] = 0b10100000,
					SNG_W1[6] = 0b00001000,
					SNG_E1[5] = 0b00100000,
					SNG_S1[5] = 0b00010000,
					SNG_N1[6] = 0b00000100,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[53] = 0b10000001,
				}
				mux IMUX_SR[0] @[MAIN[20][63], MAIN[20][62], MAIN[20][56], MAIN[20][59], MAIN[20][60], MAIN[20][61], MAIN[20][58], MAIN[20][57]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[8] = 0b11000100,
					HCLK[9] = 0b11001000,
					HCLK[10] = 0b11010000,
					HCLK[11] = 0b11100000,
					HCLK[12] = 0b11000001,
					HCLK[13] = 0b11000010,
					HCLK[14] = 0b10000100,
					HCLK[15] = 0b10001000,
					SNG_W1[6] = 0b01100000,
					SNG_E1[6] = 0b01001000,
					SNG_S1[6] = 0b01000100,
					SNG_N1[6] = 0b01010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[61] = 0b10010000,
					IMUX_LOGICIN[63] = 0b10100000,
				}
				mux IMUX_SR[1] @[MAIN[20][48], MAIN[20][49], MAIN[20][55], MAIN[20][54], MAIN[20][51], MAIN[20][50], MAIN[20][53], MAIN[20][52]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[8] = 0b11000100,
					HCLK[9] = 0b11001000,
					HCLK[10] = 0b11010000,
					HCLK[11] = 0b11100000,
					HCLK[12] = 0b11000001,
					HCLK[13] = 0b11000010,
					HCLK[14] = 0b10000100,
					HCLK[15] = 0b10001000,
					SNG_W1[6] = 0b01100000,
					SNG_E1[6] = 0b01001000,
					SNG_S1[6] = 0b01000100,
					SNG_N1[6] = 0b01010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[61] = 0b10010000,
					IMUX_LOGICIN[63] = 0b10100000,
				}
				mux IMUX_LOGICIN[0] @[MAIN[13][31], MAIN[12][31], MAIN[12][25], MAIN[12][26], MAIN[12][29], MAIN[12][27], MAIN[12][28], MAIN[12][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[1] @[MAIN[13][40], MAIN[12][40], MAIN[13][41], MAIN[13][42], MAIN[13][45], MAIN[13][43], MAIN[13][44], MAIN[13][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[2] @[MAIN[17][48], MAIN[16][48], MAIN[17][49], MAIN[17][50], MAIN[17][53], MAIN[17][51], MAIN[17][52], MAIN[17][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[3] @[MAIN[17][32], MAIN[16][32], MAIN[17][33], MAIN[17][34], MAIN[17][37], MAIN[17][35], MAIN[17][36], MAIN[17][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[5] @[MAIN[17][0], MAIN[16][0], MAIN[17][1], MAIN[17][2], MAIN[17][5], MAIN[17][3], MAIN[17][4], MAIN[17][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[6] @[MAIN[17][8], MAIN[16][8], MAIN[17][9], MAIN[17][10], MAIN[17][13], MAIN[17][11], MAIN[17][12], MAIN[17][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[7] @[MAIN[18][0], MAIN[19][0], MAIN[18][1], MAIN[18][2], MAIN[18][5], MAIN[18][4], MAIN[18][3], MAIN[18][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[8] @[MAIN[18][55], MAIN[19][55], MAIN[19][49], MAIN[19][50], MAIN[19][53], MAIN[19][51], MAIN[19][52], MAIN[19][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[9] @[MAIN[14][56], MAIN[15][56], MAIN[14][57], MAIN[14][58], MAIN[14][61], MAIN[14][59], MAIN[14][60], MAIN[14][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[11] @[MAIN[14][24], MAIN[15][24], MAIN[14][25], MAIN[14][26], MAIN[14][29], MAIN[14][27], MAIN[14][28], MAIN[14][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[12] @[MAIN[14][8], MAIN[15][8], MAIN[14][9], MAIN[14][10], MAIN[14][13], MAIN[14][11], MAIN[14][12], MAIN[14][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[13] @[MAIN[14][16], MAIN[15][16], MAIN[14][17], MAIN[14][18], MAIN[14][21], MAIN[14][19], MAIN[14][20], MAIN[14][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[14] @[MAIN[14][55], MAIN[15][55], MAIN[15][49], MAIN[15][50], MAIN[15][53], MAIN[15][51], MAIN[15][52], MAIN[15][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[15] @[MAIN[14][0], MAIN[15][0], MAIN[14][1], MAIN[14][2], MAIN[14][5], MAIN[14][3], MAIN[14][4], MAIN[14][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[16] @[MAIN[18][8], MAIN[19][8], MAIN[18][9], MAIN[18][10], MAIN[18][13], MAIN[18][12], MAIN[18][11], MAIN[18][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[17] @[MAIN[18][24], MAIN[19][24], MAIN[18][25], MAIN[18][26], MAIN[18][29], MAIN[18][27], MAIN[18][28], MAIN[18][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[18] @[MAIN[18][40], MAIN[19][40], MAIN[18][41], MAIN[18][42], MAIN[18][45], MAIN[18][43], MAIN[18][44], MAIN[18][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[19] @[MAIN[18][56], MAIN[19][56], MAIN[18][57], MAIN[18][58], MAIN[18][61], MAIN[18][59], MAIN[18][60], MAIN[18][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[20] @[MAIN[13][24], MAIN[12][24], MAIN[13][25], MAIN[13][26], MAIN[13][29], MAIN[13][27], MAIN[13][28], MAIN[13][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[21] @[MAIN[17][47], MAIN[16][47], MAIN[16][41], MAIN[16][42], MAIN[16][45], MAIN[16][43], MAIN[16][44], MAIN[16][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[22] @[MAIN[17][40], MAIN[16][40], MAIN[17][41], MAIN[17][42], MAIN[17][45], MAIN[17][43], MAIN[17][44], MAIN[17][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[23] @[MAIN[17][24], MAIN[16][24], MAIN[17][25], MAIN[17][26], MAIN[17][29], MAIN[17][27], MAIN[17][28], MAIN[17][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[24] @[MAIN[13][0], MAIN[12][0], MAIN[13][1], MAIN[13][2], MAIN[13][5], MAIN[13][3], MAIN[13][4], MAIN[13][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[25] @[MAIN[13][16], MAIN[12][16], MAIN[13][17], MAIN[13][18], MAIN[13][21], MAIN[13][19], MAIN[13][20], MAIN[13][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[26] @[MAIN[13][32], MAIN[12][32], MAIN[13][33], MAIN[13][34], MAIN[13][37], MAIN[13][35], MAIN[13][36], MAIN[13][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[27] @[MAIN[13][48], MAIN[12][48], MAIN[13][49], MAIN[13][50], MAIN[13][53], MAIN[13][51], MAIN[13][52], MAIN[13][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[28] @[MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[14][50], MAIN[14][53], MAIN[14][51], MAIN[14][52], MAIN[14][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[29] @[MAIN[18][39], MAIN[19][39], MAIN[19][33], MAIN[19][34], MAIN[19][37], MAIN[19][35], MAIN[19][36], MAIN[19][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[30] @[MAIN[18][23], MAIN[19][23], MAIN[19][17], MAIN[19][18], MAIN[19][21], MAIN[19][19], MAIN[19][20], MAIN[19][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[31] @[MAIN[14][63], MAIN[15][63], MAIN[15][57], MAIN[15][58], MAIN[15][61], MAIN[15][59], MAIN[15][60], MAIN[15][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[32] @[MAIN[14][47], MAIN[15][47], MAIN[15][41], MAIN[15][42], MAIN[15][45], MAIN[15][43], MAIN[15][44], MAIN[15][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[33] @[MAIN[14][31], MAIN[15][31], MAIN[15][25], MAIN[15][26], MAIN[15][29], MAIN[15][27], MAIN[15][28], MAIN[15][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[34] @[MAIN[14][15], MAIN[15][15], MAIN[15][9], MAIN[15][10], MAIN[15][13], MAIN[15][11], MAIN[15][12], MAIN[15][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[35] @[MAIN[14][7], MAIN[15][7], MAIN[15][1], MAIN[15][2], MAIN[15][5], MAIN[15][3], MAIN[15][4], MAIN[15][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[36] @[MAIN[18][7], MAIN[19][7], MAIN[19][1], MAIN[19][2], MAIN[19][5], MAIN[19][4], MAIN[19][3], MAIN[19][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[37] @[MAIN[13][63], MAIN[12][63], MAIN[12][57], MAIN[12][58], MAIN[12][61], MAIN[12][59], MAIN[12][60], MAIN[12][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[38] @[MAIN[13][15], MAIN[12][15], MAIN[12][9], MAIN[12][10], MAIN[12][13], MAIN[12][11], MAIN[12][12], MAIN[12][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[39] @[MAIN[17][55], MAIN[16][55], MAIN[16][49], MAIN[16][50], MAIN[16][53], MAIN[16][51], MAIN[16][52], MAIN[16][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[40] @[MAIN[17][39], MAIN[16][39], MAIN[16][33], MAIN[16][34], MAIN[16][37], MAIN[16][35], MAIN[16][36], MAIN[16][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[41] @[MAIN[17][23], MAIN[16][23], MAIN[16][17], MAIN[16][18], MAIN[16][21], MAIN[16][19], MAIN[16][20], MAIN[16][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[42] @[MAIN[17][7], MAIN[16][7], MAIN[16][1], MAIN[16][2], MAIN[16][5], MAIN[16][3], MAIN[16][4], MAIN[16][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[43] @[MAIN[17][31], MAIN[16][31], MAIN[16][25], MAIN[16][26], MAIN[16][29], MAIN[16][27], MAIN[16][28], MAIN[16][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[44] @[MAIN[18][16], MAIN[19][16], MAIN[18][17], MAIN[18][18], MAIN[18][21], MAIN[18][19], MAIN[18][20], MAIN[18][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[45] @[MAIN[17][15], MAIN[16][15], MAIN[16][9], MAIN[16][10], MAIN[16][13], MAIN[16][11], MAIN[16][12], MAIN[16][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[46] @[MAIN[17][63], MAIN[16][63], MAIN[16][57], MAIN[16][58], MAIN[16][61], MAIN[16][59], MAIN[16][60], MAIN[16][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[47] @[MAIN[13][7], MAIN[12][7], MAIN[12][1], MAIN[12][2], MAIN[12][5], MAIN[12][3], MAIN[12][4], MAIN[12][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[48] @[MAIN[13][23], MAIN[12][23], MAIN[12][17], MAIN[12][18], MAIN[12][21], MAIN[12][19], MAIN[12][20], MAIN[12][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[49] @[MAIN[13][39], MAIN[12][39], MAIN[12][33], MAIN[12][34], MAIN[12][37], MAIN[12][35], MAIN[12][36], MAIN[12][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[50] @[MAIN[13][55], MAIN[12][55], MAIN[12][49], MAIN[12][50], MAIN[12][53], MAIN[12][51], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[51] @[MAIN[18][32], MAIN[19][32], MAIN[18][33], MAIN[18][34], MAIN[18][37], MAIN[18][35], MAIN[18][36], MAIN[18][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[52] @[MAIN[14][39], MAIN[15][39], MAIN[15][33], MAIN[15][34], MAIN[15][37], MAIN[15][35], MAIN[15][36], MAIN[15][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[53] @[MAIN[13][47], MAIN[12][47], MAIN[12][41], MAIN[12][42], MAIN[12][45], MAIN[12][43], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[54] @[MAIN[14][23], MAIN[15][23], MAIN[15][17], MAIN[15][18], MAIN[15][21], MAIN[15][19], MAIN[15][20], MAIN[15][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[55] @[MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[14][34], MAIN[14][37], MAIN[14][35], MAIN[14][36], MAIN[14][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[56] @[MAIN[18][15], MAIN[19][15], MAIN[19][9], MAIN[19][10], MAIN[19][13], MAIN[19][12], MAIN[19][11], MAIN[19][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[57] @[MAIN[18][31], MAIN[19][31], MAIN[19][25], MAIN[19][26], MAIN[19][29], MAIN[19][27], MAIN[19][28], MAIN[19][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[58] @[MAIN[18][47], MAIN[19][47], MAIN[19][41], MAIN[19][42], MAIN[19][45], MAIN[19][43], MAIN[19][44], MAIN[19][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[59] @[MAIN[18][63], MAIN[19][63], MAIN[19][57], MAIN[19][58], MAIN[19][61], MAIN[19][59], MAIN[19][60], MAIN[19][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[60] @[MAIN[17][56], MAIN[16][56], MAIN[17][57], MAIN[17][58], MAIN[17][61], MAIN[17][59], MAIN[17][60], MAIN[17][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[61] @[MAIN[13][56], MAIN[12][56], MAIN[13][57], MAIN[13][58], MAIN[13][61], MAIN[13][59], MAIN[13][60], MAIN[13][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[62] @[MAIN[13][8], MAIN[12][8], MAIN[13][9], MAIN[13][10], MAIN[13][13], MAIN[13][11], MAIN[13][12], MAIN[13][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[63] @[MAIN[18][48], MAIN[19][48], MAIN[18][49], MAIN[18][50], MAIN[18][53], MAIN[18][51], MAIN[18][52], MAIN[18][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				permabuf IMUX_LOGICIN20_BOUNCE = IMUX_LOGICIN[20];
				permabuf IMUX_LOGICIN36_BOUNCE = IMUX_LOGICIN[36];
				permabuf IMUX_LOGICIN44_BOUNCE = IMUX_LOGICIN[44];
				permabuf IMUX_LOGICIN62_BOUNCE = IMUX_LOGICIN[62];
				permabuf IMUX_LOGICIN21_BOUNCE = IMUX_LOGICIN[21];
				permabuf IMUX_LOGICIN28_BOUNCE = IMUX_LOGICIN[28];
				permabuf IMUX_LOGICIN52_BOUNCE = IMUX_LOGICIN[52];
				permabuf IMUX_LOGICIN60_BOUNCE = IMUX_LOGICIN[60];
			}
		}
	}

	tile_slot INTF {
		bel_slot INTF_INT: routing;
		bel_slot INTF_TESTMUX: routing;

		tile_class INTF {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 64);

			switchbox INTF_INT {
				mux OUT_TEST[0] @[MAIN[21][15]] {
					IMUX_LOGICIN[20] = 0b0,
					IMUX_LOGICIN[45] = 0b1,
				}
				mux OUT_TEST[1] @[MAIN[21][37]] {
					IMUX_LOGICIN[30] = 0b0,
					IMUX_LOGICIN[41] = 0b1,
				}
				mux OUT_TEST[2] @[MAIN[21][1]] {
					IMUX_LOGICIN[15] = 0b1,
					IMUX_LOGICIN[24] = 0b0,
				}
				mux OUT_TEST[3] @[MAIN[21][30]] {
					IMUX_CLK[1] = 0b1,
					IMUX_LOGICIN[55] = 0b0,
				}
				mux OUT_TEST[4] @[MAIN[21][48]] {
					IMUX_LOGICIN[9] = 0b0,
					IMUX_LOGICIN[29] = 0b1,
				}
				mux OUT_TEST[5] @[MAIN[21][16]] {
					IMUX_LOGICIN[17] = 0b1,
					IMUX_LOGICIN[36] = 0b0,
				}
				mux OUT_TEST[6] @[MAIN[21][47]] {
					IMUX_SR[1] = 0b1,
					IMUX_LOGICIN[27] = 0b0,
				}
				mux OUT_TEST[7] @[MAIN[21][10]] {
					IMUX_LOGICIN[5] = 0b1,
					IMUX_LOGICIN[16] = 0b0,
				}
				mux OUT_TEST[8] @[MAIN[21][33]] {
					IMUX_CLK[0] = 0b0,
					IMUX_LOGICIN[26] = 0b1,
				}
				mux OUT_TEST[9] @[MAIN[21][62]] {
					IMUX_SR[0] = 0b1,
					IMUX_LOGICIN[31] = 0b0,
				}
				mux OUT_TEST[10] @[MAIN[21][20]] {
					IMUX_LOGICIN[25] = 0b0,
					IMUX_LOGICIN[34] = 0b1,
				}
				mux OUT_TEST[11] @[MAIN[21][57]] {
					IMUX_LOGICIN[8] = 0b1,
					IMUX_LOGICIN[39] = 0b0,
				}
				mux OUT_TEST[12] @[MAIN[21][11]] {
					IMUX_LOGICIN[12] = 0b0,
					IMUX_LOGICIN[47] = 0b1,
				}
				mux OUT_TEST[13] @[MAIN[21][43]] {
					IMUX_LOGICIN[19] = 0b0,
					IMUX_LOGICIN[28] = 0b1,
				}
				mux OUT_TEST[14] @[MAIN[21][6]] {
					IMUX_LOGICIN[7] = 0b0,
					IMUX_LOGICIN[42] = 0b1,
				}
				mux OUT_TEST[15] @[MAIN[21][26]] {
					IMUX_LOGICIN[4] = 0b1,
					IMUX_LOGICIN[44] = 0b0,
				}
				mux OUT_TEST[16] @[MAIN[21][52]] {
					IMUX_LOGICIN[32] = 0b0,
					IMUX_LOGICIN[59] = 0b1,
				}
				mux OUT_TEST[17] @[MAIN[21][21]] {
					IMUX_LOGICIN[48] = 0b1,
					IMUX_LOGICIN[54] = 0b0,
				}
				mux OUT_TEST[18] @[MAIN[21][39]] {
					IMUX_LOGICIN[1] = 0b1,
					IMUX_LOGICIN[10] = 0b0,
				}
				mux OUT_TEST[19] @[MAIN[21][7]] {
					IMUX_LOGICIN[38] = 0b0,
					IMUX_LOGICIN[62] = 0b1,
				}
				mux OUT_TEST[20] @[MAIN[21][42]] {
					IMUX_LOGICIN[3] = 0b1,
					IMUX_LOGICIN[58] = 0b0,
				}
				mux OUT_TEST[21] @[MAIN[21][53]] {
					IMUX_LOGICIN[2] = 0b0,
					IMUX_LOGICIN[52] = 0b1,
				}
				mux OUT_TEST[22] @[MAIN[21][24]] {
					IMUX_LOGICIN[23] = 0b0,
					IMUX_LOGICIN[57] = 0b1,
				}
				mux OUT_TEST[23] @[MAIN[21][56]] {
					IMUX_LOGICIN[14] = 0b1,
					IMUX_LOGICIN[37] = 0b0,
				}
			}

			test_mux INTF_TESTMUX @[MAIN[21][31]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT[0] = OUT_BEL[0] || [OUT_TEST[0]];
				OUT[1] = OUT_BEL[1] || [OUT_TEST[1]];
				OUT[2] = OUT_BEL[2] || [OUT_TEST[2]];
				OUT[3] = OUT_BEL[3] || [OUT_TEST[3]];
				OUT[4] = OUT_BEL[4] || [OUT_TEST[4]];
				OUT[5] = OUT_BEL[5] || [OUT_TEST[5]];
				OUT[6] = OUT_BEL[6] || [OUT_TEST[6]];
				OUT[7] = OUT_BEL[7] || [OUT_TEST[7]];
				OUT[8] = OUT_BEL[8] || [OUT_TEST[8]];
				OUT[9] = OUT_BEL[9] || [OUT_TEST[9]];
				OUT[10] = OUT_BEL[10] || [OUT_TEST[10]];
				OUT[11] = OUT_BEL[11] || [OUT_TEST[11]];
				OUT[12] = OUT_BEL[12] || [OUT_TEST[12]];
				OUT[13] = OUT_BEL[13] || [OUT_TEST[13]];
				OUT[14] = OUT_BEL[14] || [OUT_TEST[14]];
				OUT[15] = OUT_BEL[15] || [OUT_TEST[15]];
				OUT[16] = OUT_BEL[16] || [OUT_TEST[16]];
				OUT[17] = OUT_BEL[17] || [OUT_TEST[17]];
				OUT[18] = OUT_BEL[18] || [OUT_TEST[18]];
				OUT[19] = OUT_BEL[19] || [OUT_TEST[19]];
				OUT[20] = OUT_BEL[20] || [OUT_TEST[20]];
				OUT[21] = OUT_BEL[21] || [OUT_TEST[21]];
				OUT[22] = OUT_BEL[22] || [OUT_TEST[22]];
				OUT[23] = OUT_BEL[23] || [OUT_TEST[23]];
			}
		}

		tile_class INTF_IOI {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 64);

			switchbox INTF_INT {
				mux OUT_TEST[0] @[MAIN[21][15]] {
					IMUX_LOGICIN[20] = 0b0,
					IMUX_LOGICIN[45] = 0b1,
				}
				mux OUT_TEST[1] @[MAIN[21][37]] {
					IMUX_LOGICIN[30] = 0b0,
					IMUX_LOGICIN[41] = 0b1,
				}
				mux OUT_TEST[2] @[MAIN[21][1]] {
					IMUX_LOGICIN[15] = 0b1,
					IMUX_LOGICIN[24] = 0b0,
				}
				mux OUT_TEST[3] @[MAIN[21][30]] {
					IMUX_CLK[1] = 0b1,
					IMUX_LOGICIN[55] = 0b0,
				}
				mux OUT_TEST[4] @[MAIN[21][48]] {
					IMUX_LOGICIN[9] = 0b0,
					IMUX_LOGICIN[29] = 0b1,
				}
				mux OUT_TEST[5] @[MAIN[21][16]] {
					IMUX_LOGICIN[17] = 0b1,
					IMUX_LOGICIN[36] = 0b0,
				}
				mux OUT_TEST[6] @[MAIN[21][47]] {
					IMUX_SR[1] = 0b1,
					IMUX_LOGICIN[27] = 0b0,
				}
				mux OUT_TEST[7] @[MAIN[21][10]] {
					IMUX_LOGICIN[5] = 0b1,
					IMUX_LOGICIN[16] = 0b0,
				}
				mux OUT_TEST[8] @[MAIN[21][33]] {
					IMUX_CLK[0] = 0b0,
					IMUX_LOGICIN[26] = 0b1,
				}
				mux OUT_TEST[9] @[MAIN[21][62]] {
					IMUX_SR[0] = 0b1,
					IMUX_LOGICIN[31] = 0b0,
				}
				mux OUT_TEST[10] @[MAIN[21][20]] {
					IMUX_LOGICIN[25] = 0b0,
					IMUX_LOGICIN[34] = 0b1,
				}
				mux OUT_TEST[11] @[MAIN[21][57]] {
					IMUX_LOGICIN[8] = 0b1,
					IMUX_LOGICIN[39] = 0b0,
				}
				mux OUT_TEST[12] @[MAIN[21][11]] {
					IMUX_LOGICIN[12] = 0b0,
					IMUX_LOGICIN[47] = 0b1,
				}
				mux OUT_TEST[13] @[MAIN[21][43]] {
					IMUX_LOGICIN[19] = 0b0,
					IMUX_LOGICIN[28] = 0b1,
				}
				mux OUT_TEST[14] @[MAIN[21][6]] {
					IMUX_LOGICIN[7] = 0b0,
					IMUX_LOGICIN[42] = 0b1,
				}
				mux OUT_TEST[15] @[MAIN[21][26]] {
					IMUX_GFAN[0] = 0b1,
					IMUX_LOGICIN[44] = 0b0,
				}
				mux OUT_TEST[16] @[MAIN[21][52]] {
					IMUX_LOGICIN[32] = 0b0,
					IMUX_LOGICIN[59] = 0b1,
				}
				mux OUT_TEST[17] @[MAIN[21][21]] {
					IMUX_LOGICIN[48] = 0b1,
					IMUX_LOGICIN[54] = 0b0,
				}
				mux OUT_TEST[18] @[MAIN[21][39]] {
					IMUX_GFAN[1] = 0b0,
					IMUX_LOGICIN[1] = 0b1,
				}
				mux OUT_TEST[19] @[MAIN[21][7]] {
					IMUX_LOGICIN[38] = 0b0,
					IMUX_LOGICIN[62] = 0b1,
				}
				mux OUT_TEST[20] @[MAIN[21][42]] {
					IMUX_LOGICIN[3] = 0b1,
					IMUX_LOGICIN[58] = 0b0,
				}
				mux OUT_TEST[21] @[MAIN[21][53]] {
					IMUX_LOGICIN[2] = 0b0,
					IMUX_LOGICIN[52] = 0b1,
				}
				mux OUT_TEST[22] @[MAIN[21][24]] {
					IMUX_LOGICIN[23] = 0b0,
					IMUX_LOGICIN[57] = 0b1,
				}
				mux OUT_TEST[23] @[MAIN[21][56]] {
					IMUX_LOGICIN[14] = 0b1,
					IMUX_LOGICIN[37] = 0b0,
				}
			}

			test_mux INTF_TESTMUX @[MAIN[21][31]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT[0] = OUT_BEL[0] || [OUT_TEST[0]];
				OUT[1] = OUT_BEL[1] || [OUT_TEST[1]];
				OUT[2] = OUT_BEL[2] || [OUT_TEST[2]];
				OUT[3] = OUT_BEL[3] || [OUT_TEST[3]];
				OUT[4] = OUT_BEL[4] || [OUT_TEST[4]];
				OUT[5] = OUT_BEL[5] || [OUT_TEST[5]];
				OUT[6] = OUT_BEL[6] || [OUT_TEST[6]];
				OUT[7] = OUT_BEL[7] || [OUT_TEST[7]];
				OUT[8] = OUT_BEL[8] || [OUT_TEST[8]];
				OUT[9] = OUT_BEL[9] || [OUT_TEST[9]];
				OUT[10] = OUT_BEL[10] || [OUT_TEST[10]];
				OUT[11] = OUT_BEL[11] || [OUT_TEST[11]];
				OUT[12] = OUT_BEL[12] || [OUT_TEST[12]];
				OUT[13] = OUT_BEL[13] || [OUT_TEST[13]];
				OUT[14] = OUT_BEL[14] || [OUT_TEST[14]];
				OUT[15] = OUT_BEL[15] || [OUT_TEST[15]];
				OUT[16] = OUT_BEL[16] || [OUT_TEST[16]];
				OUT[17] = OUT_BEL[17] || [OUT_TEST[17]];
				OUT[18] = OUT_BEL[18] || [OUT_TEST[18]];
				OUT[19] = OUT_BEL[19] || [OUT_TEST[19]];
				OUT[20] = OUT_BEL[20] || [OUT_TEST[20]];
				OUT[21] = OUT_BEL[21] || [OUT_TEST[21]];
				OUT[22] = OUT_BEL[22] || [OUT_TEST[22]];
				OUT[23] = OUT_BEL[23] || [OUT_TEST[23]];
			}
		}

		tile_class INTF_CMT {
			cell CELL;
			bitrect MAIN: Vertical (31, rev 64);

			switchbox INTF_INT {
				mux OUT_TEST[0] @[MAIN[25][15]] {
					IMUX_LOGICIN[20] = 0b0,
					IMUX_LOGICIN[45] = 0b1,
				}
				mux OUT_TEST[1] @[MAIN[25][37]] {
					IMUX_LOGICIN[30] = 0b0,
					IMUX_LOGICIN[41] = 0b1,
				}
				mux OUT_TEST[2] @[MAIN[25][1]] {
					IMUX_LOGICIN[15] = 0b1,
					IMUX_LOGICIN[24] = 0b0,
				}
				mux OUT_TEST[3] @[MAIN[25][30]] {
					IMUX_CLK[1] = 0b1,
					IMUX_LOGICIN[55] = 0b0,
				}
				mux OUT_TEST[4] @[MAIN[25][48]] {
					IMUX_LOGICIN[9] = 0b0,
					IMUX_LOGICIN[29] = 0b1,
				}
				mux OUT_TEST[5] @[MAIN[25][16]] {
					IMUX_LOGICIN[17] = 0b1,
					IMUX_LOGICIN[36] = 0b0,
				}
				mux OUT_TEST[6] @[MAIN[25][47]] {
					IMUX_SR[1] = 0b1,
					IMUX_LOGICIN[27] = 0b0,
				}
				mux OUT_TEST[7] @[MAIN[25][10]] {
					IMUX_LOGICIN[5] = 0b1,
					IMUX_LOGICIN[16] = 0b0,
				}
				mux OUT_TEST[8] @[MAIN[25][33]] {
					IMUX_CLK[0] = 0b0,
					IMUX_LOGICIN[26] = 0b1,
				}
				mux OUT_TEST[9] @[MAIN[25][62]] {
					IMUX_SR[0] = 0b1,
					IMUX_LOGICIN[31] = 0b0,
				}
				mux OUT_TEST[10] @[MAIN[25][20]] {
					IMUX_LOGICIN[25] = 0b0,
					IMUX_LOGICIN[34] = 0b1,
				}
				mux OUT_TEST[11] @[MAIN[25][57]] {
					IMUX_LOGICIN[8] = 0b1,
					IMUX_LOGICIN[39] = 0b0,
				}
				mux OUT_TEST[12] @[MAIN[25][11]] {
					IMUX_LOGICIN[12] = 0b0,
					IMUX_LOGICIN[47] = 0b1,
				}
				mux OUT_TEST[13] @[MAIN[25][43]] {
					IMUX_LOGICIN[19] = 0b0,
					IMUX_LOGICIN[28] = 0b1,
				}
				mux OUT_TEST[14] @[MAIN[25][6]] {
					IMUX_LOGICIN[7] = 0b0,
					IMUX_LOGICIN[42] = 0b1,
				}
				mux OUT_TEST[15] @[MAIN[25][26]] {
					IMUX_LOGICIN[4] = 0b1,
					IMUX_LOGICIN[44] = 0b0,
				}
				mux OUT_TEST[16] @[MAIN[25][52]] {
					IMUX_LOGICIN[32] = 0b0,
					IMUX_LOGICIN[59] = 0b1,
				}
				mux OUT_TEST[17] @[MAIN[25][21]] {
					IMUX_LOGICIN[48] = 0b1,
					IMUX_LOGICIN[54] = 0b0,
				}
				mux OUT_TEST[18] @[MAIN[25][39]] {
					IMUX_LOGICIN[1] = 0b1,
					IMUX_LOGICIN[10] = 0b0,
				}
				mux OUT_TEST[19] @[MAIN[25][7]] {
					IMUX_LOGICIN[38] = 0b0,
					IMUX_LOGICIN[62] = 0b1,
				}
				mux OUT_TEST[20] @[MAIN[25][42]] {
					IMUX_LOGICIN[3] = 0b1,
					IMUX_LOGICIN[58] = 0b0,
				}
				mux OUT_TEST[21] @[MAIN[25][53]] {
					IMUX_LOGICIN[2] = 0b0,
					IMUX_LOGICIN[52] = 0b1,
				}
				mux OUT_TEST[22] @[MAIN[25][24]] {
					IMUX_LOGICIN[23] = 0b0,
					IMUX_LOGICIN[57] = 0b1,
				}
				mux OUT_TEST[23] @[MAIN[25][56]] {
					IMUX_LOGICIN[14] = 0b1,
					IMUX_LOGICIN[37] = 0b0,
				}
			}

			test_mux INTF_TESTMUX @[MAIN[25][31]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT[0] = OUT_BEL[0] || [OUT_TEST[0]];
				OUT[1] = OUT_BEL[1] || [OUT_TEST[1]];
				OUT[2] = OUT_BEL[2] || [OUT_TEST[2]];
				OUT[3] = OUT_BEL[3] || [OUT_TEST[3]];
				OUT[4] = OUT_BEL[4] || [OUT_TEST[4]];
				OUT[5] = OUT_BEL[5] || [OUT_TEST[5]];
				OUT[6] = OUT_BEL[6] || [OUT_TEST[6]];
				OUT[7] = OUT_BEL[7] || [OUT_TEST[7]];
				OUT[8] = OUT_BEL[8] || [OUT_TEST[8]];
				OUT[9] = OUT_BEL[9] || [OUT_TEST[9]];
				OUT[10] = OUT_BEL[10] || [OUT_TEST[10]];
				OUT[11] = OUT_BEL[11] || [OUT_TEST[11]];
				OUT[12] = OUT_BEL[12] || [OUT_TEST[12]];
				OUT[13] = OUT_BEL[13] || [OUT_TEST[13]];
				OUT[14] = OUT_BEL[14] || [OUT_TEST[14]];
				OUT[15] = OUT_BEL[15] || [OUT_TEST[15]];
				OUT[16] = OUT_BEL[16] || [OUT_TEST[16]];
				OUT[17] = OUT_BEL[17] || [OUT_TEST[17]];
				OUT[18] = OUT_BEL[18] || [OUT_TEST[18]];
				OUT[19] = OUT_BEL[19] || [OUT_TEST[19]];
				OUT[20] = OUT_BEL[20] || [OUT_TEST[20]];
				OUT[21] = OUT_BEL[21] || [OUT_TEST[21]];
				OUT[22] = OUT_BEL[22] || [OUT_TEST[22]];
				OUT[23] = OUT_BEL[23] || [OUT_TEST[23]];
			}
		}

		tile_class INTF_CMT_IOI {
			cell CELL;
			bitrect MAIN: Vertical (31, rev 64);

			switchbox INTF_INT {
				mux OUT_TEST[0] @[MAIN[25][15]] {
					IMUX_LOGICIN[20] = 0b0,
					IMUX_LOGICIN[45] = 0b1,
				}
				mux OUT_TEST[1] @[MAIN[25][37]] {
					IMUX_LOGICIN[30] = 0b0,
					IMUX_LOGICIN[41] = 0b1,
				}
				mux OUT_TEST[2] @[MAIN[25][1]] {
					IMUX_LOGICIN[15] = 0b1,
					IMUX_LOGICIN[24] = 0b0,
				}
				mux OUT_TEST[3] @[MAIN[25][30]] {
					IMUX_CLK[1] = 0b1,
					IMUX_LOGICIN[55] = 0b0,
				}
				mux OUT_TEST[4] @[MAIN[25][48]] {
					IMUX_LOGICIN[9] = 0b0,
					IMUX_LOGICIN[29] = 0b1,
				}
				mux OUT_TEST[5] @[MAIN[25][16]] {
					IMUX_LOGICIN[17] = 0b1,
					IMUX_LOGICIN[36] = 0b0,
				}
				mux OUT_TEST[6] @[MAIN[25][47]] {
					IMUX_SR[1] = 0b1,
					IMUX_LOGICIN[27] = 0b0,
				}
				mux OUT_TEST[7] @[MAIN[25][10]] {
					IMUX_LOGICIN[5] = 0b1,
					IMUX_LOGICIN[16] = 0b0,
				}
				mux OUT_TEST[8] @[MAIN[25][33]] {
					IMUX_CLK[0] = 0b0,
					IMUX_LOGICIN[26] = 0b1,
				}
				mux OUT_TEST[9] @[MAIN[25][62]] {
					IMUX_SR[0] = 0b1,
					IMUX_LOGICIN[31] = 0b0,
				}
				mux OUT_TEST[10] @[MAIN[25][20]] {
					IMUX_LOGICIN[25] = 0b0,
					IMUX_LOGICIN[34] = 0b1,
				}
				mux OUT_TEST[11] @[MAIN[25][57]] {
					IMUX_LOGICIN[8] = 0b1,
					IMUX_LOGICIN[39] = 0b0,
				}
				mux OUT_TEST[12] @[MAIN[25][11]] {
					IMUX_LOGICIN[12] = 0b0,
					IMUX_LOGICIN[47] = 0b1,
				}
				mux OUT_TEST[13] @[MAIN[25][43]] {
					IMUX_LOGICIN[19] = 0b0,
					IMUX_LOGICIN[28] = 0b1,
				}
				mux OUT_TEST[14] @[MAIN[25][6]] {
					IMUX_LOGICIN[7] = 0b0,
					IMUX_LOGICIN[42] = 0b1,
				}
				mux OUT_TEST[15] @[MAIN[25][26]] {
					IMUX_GFAN[0] = 0b1,
					IMUX_LOGICIN[44] = 0b0,
				}
				mux OUT_TEST[16] @[MAIN[25][52]] {
					IMUX_LOGICIN[32] = 0b0,
					IMUX_LOGICIN[59] = 0b1,
				}
				mux OUT_TEST[17] @[MAIN[25][21]] {
					IMUX_LOGICIN[48] = 0b1,
					IMUX_LOGICIN[54] = 0b0,
				}
				mux OUT_TEST[18] @[MAIN[25][39]] {
					IMUX_GFAN[1] = 0b0,
					IMUX_LOGICIN[1] = 0b1,
				}
				mux OUT_TEST[19] @[MAIN[25][7]] {
					IMUX_LOGICIN[38] = 0b0,
					IMUX_LOGICIN[62] = 0b1,
				}
				mux OUT_TEST[20] @[MAIN[25][42]] {
					IMUX_LOGICIN[3] = 0b1,
					IMUX_LOGICIN[58] = 0b0,
				}
				mux OUT_TEST[21] @[MAIN[25][53]] {
					IMUX_LOGICIN[2] = 0b0,
					IMUX_LOGICIN[52] = 0b1,
				}
				mux OUT_TEST[22] @[MAIN[25][24]] {
					IMUX_LOGICIN[23] = 0b0,
					IMUX_LOGICIN[57] = 0b1,
				}
				mux OUT_TEST[23] @[MAIN[25][56]] {
					IMUX_LOGICIN[14] = 0b1,
					IMUX_LOGICIN[37] = 0b0,
				}
			}

			test_mux INTF_TESTMUX @[MAIN[25][31]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT[0] = OUT_BEL[0] || [OUT_TEST[0]];
				OUT[1] = OUT_BEL[1] || [OUT_TEST[1]];
				OUT[2] = OUT_BEL[2] || [OUT_TEST[2]];
				OUT[3] = OUT_BEL[3] || [OUT_TEST[3]];
				OUT[4] = OUT_BEL[4] || [OUT_TEST[4]];
				OUT[5] = OUT_BEL[5] || [OUT_TEST[5]];
				OUT[6] = OUT_BEL[6] || [OUT_TEST[6]];
				OUT[7] = OUT_BEL[7] || [OUT_TEST[7]];
				OUT[8] = OUT_BEL[8] || [OUT_TEST[8]];
				OUT[9] = OUT_BEL[9] || [OUT_TEST[9]];
				OUT[10] = OUT_BEL[10] || [OUT_TEST[10]];
				OUT[11] = OUT_BEL[11] || [OUT_TEST[11]];
				OUT[12] = OUT_BEL[12] || [OUT_TEST[12]];
				OUT[13] = OUT_BEL[13] || [OUT_TEST[13]];
				OUT[14] = OUT_BEL[14] || [OUT_TEST[14]];
				OUT[15] = OUT_BEL[15] || [OUT_TEST[15]];
				OUT[16] = OUT_BEL[16] || [OUT_TEST[16]];
				OUT[17] = OUT_BEL[17] || [OUT_TEST[17]];
				OUT[18] = OUT_BEL[18] || [OUT_TEST[18]];
				OUT[19] = OUT_BEL[19] || [OUT_TEST[19]];
				OUT[20] = OUT_BEL[20] || [OUT_TEST[20]];
				OUT[21] = OUT_BEL[21] || [OUT_TEST[21]];
				OUT[22] = OUT_BEL[22] || [OUT_TEST[22]];
				OUT[23] = OUT_BEL[23] || [OUT_TEST[23]];
			}
		}
	}

	tile_slot BEL {
		bel_slot SLICE[0]: SLICE;
		bel_slot SLICE[1]: SLICE;
		bel_slot BRAM_F: legacy;
		bel_slot BRAM_H[0]: legacy;
		bel_slot BRAM_H[1]: legacy;
		bel_slot DSP: DSP;
		bel_slot ILOGIC[0]: legacy;
		bel_slot ILOGIC[1]: legacy;
		bel_slot OLOGIC[0]: legacy;
		bel_slot OLOGIC[1]: legacy;
		bel_slot IODELAY[0]: legacy;
		bel_slot IODELAY[1]: legacy;
		bel_slot IOICLK[0]: legacy;
		bel_slot IOICLK[1]: legacy;
		bel_slot IOI: legacy;
		bel_slot DCM[0]: DCM;
		bel_slot DCM[1]: DCM;
		bel_slot CMT_VREG: CMT_VREG;
		bel_slot PLL: PLL;
		bel_slot CMT_INT: routing;
		bel_slot MCB: MCB;
		bel_slot PCIE: PCIE;
		bel_slot GTP: GTP;
		bel_slot PCILOGICSE: PCILOGICSE;
		bel_slot OCT_CAL[0]: OCT_CAL;
		bel_slot OCT_CAL[1]: OCT_CAL;
		bel_slot OCT_CAL[2]: OCT_CAL;
		bel_slot OCT_CAL[3]: OCT_CAL;
		bel_slot OCT_CAL[4]: OCT_CAL;
		bel_slot OCT_CAL[5]: OCT_CAL;
		bel_slot PMV: PMV;
		bel_slot DNA_PORT: DNA_PORT;
		bel_slot ICAP: ICAP;
		bel_slot SPI_ACCESS: SPI_ACCESS;
		bel_slot SUSPEND_SYNC: SUSPEND_SYNC;
		bel_slot POST_CRC_INTERNAL: POST_CRC_INTERNAL;
		bel_slot STARTUP: STARTUP;
		bel_slot SLAVE_SPI: SLAVE_SPI;
		bel_slot BSCAN[0]: BSCAN;
		bel_slot BSCAN[1]: BSCAN;
		bel_slot BSCAN[2]: BSCAN;
		bel_slot BSCAN[3]: BSCAN;
		bel_slot MISR_CNR_H: MISR;
		bel_slot MISR_CNR_V: MISR;
		bel_slot BANK[0]: BANK;
		bel_slot BANK[1]: BANK;
		bel_slot BANK[2]: BANK;
		bel_slot BANK[3]: BANK;
		bel_slot BANK[4]: BANK;
		bel_slot BANK[5]: BANK;
		bel_slot MISC_SW: MISC_SW;
		bel_slot MISC_SE: MISC_SE;
		bel_slot MISC_NW: MISC_NW;
		bel_slot MISC_NE: MISC_NE;
		bel_slot BUFGMUX[0]: BUFGMUX;
		bel_slot BUFGMUX[1]: BUFGMUX;
		bel_slot BUFGMUX[2]: BUFGMUX;
		bel_slot BUFGMUX[3]: BUFGMUX;
		bel_slot BUFGMUX[4]: BUFGMUX;
		bel_slot BUFGMUX[5]: BUFGMUX;
		bel_slot BUFGMUX[6]: BUFGMUX;
		bel_slot BUFGMUX[7]: BUFGMUX;
		bel_slot BUFGMUX[8]: BUFGMUX;
		bel_slot BUFGMUX[9]: BUFGMUX;
		bel_slot BUFGMUX[10]: BUFGMUX;
		bel_slot BUFGMUX[11]: BUFGMUX;
		bel_slot BUFGMUX[12]: BUFGMUX;
		bel_slot BUFGMUX[13]: BUFGMUX;
		bel_slot BUFGMUX[14]: BUFGMUX;
		bel_slot BUFGMUX[15]: BUFGMUX;
		bel_slot CLKC_INT: routing;
		bel_slot TIEOFF_IOI: legacy;

		tile_class CLEXL {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel SLICE[0] {
				input A1 = IMUX_LOGICIN[29];
				input A2 = IMUX_LOGICIN[30];
				input A3 = IMUX_LOGICIN[31];
				input A4 = IMUX_LOGICIN[32];
				input A5 = IMUX_LOGICIN[33];
				input A6 = IMUX_LOGICIN[34];
				input B1 = IMUX_LOGICIN[37];
				input B2 = IMUX_LOGICIN[38];
				input B3 = IMUX_LOGICIN[39];
				input B4 = IMUX_LOGICIN[40];
				input B5 = IMUX_LOGICIN[41];
				input B6 = IMUX_LOGICIN[42];
				input C1 = IMUX_LOGICIN[45];
				input C2 = IMUX_LOGICIN[46];
				input C3 = IMUX_LOGICIN[47];
				input C4 = IMUX_LOGICIN[48];
				input C5 = IMUX_LOGICIN[49];
				input C6 = IMUX_LOGICIN[50];
				input D1 = IMUX_LOGICIN[54];
				input D2 = IMUX_LOGICIN[55];
				input D3 = IMUX_LOGICIN[56];
				input D4 = IMUX_LOGICIN[57];
				input D5 = IMUX_LOGICIN[58];
				input D6 = IMUX_LOGICIN[59];
				input AX = IMUX_LOGICIN[35];
				input BX = IMUX_LOGICIN[43];
				input CX = IMUX_LOGICIN[52];
				input DX = IMUX_LOGICIN[60];
				input CLK = IMUX_CLK[1];
				input SR = IMUX_SR[1];
				input CE = IMUX_LOGICIN[51];
				output A = OUT[12];
				output B = OUT[15];
				output C = OUT[18];
				output D = OUT[21];
				output AQ = OUT[14];
				output BQ = OUT[17];
				output CQ = OUT[20];
				output DQ = OUT[23];
				output AMUX = OUT[13];
				output BMUX = OUT[16];
				output CMUX = OUT[19];
				output DMUX = OUT[22];
			}

			bel SLICE[1] {
				input A1 = IMUX_LOGICIN[0];
				input A2 = IMUX_LOGICIN[1];
				input A3 = IMUX_LOGICIN[2];
				input A4 = IMUX_LOGICIN[3];
				input A5 = IMUX_LOGICIN[4];
				input A6 = IMUX_LOGICIN[5];
				input B1 = IMUX_LOGICIN[7];
				input B2 = IMUX_LOGICIN[8];
				input B3 = IMUX_LOGICIN[9];
				input B4 = IMUX_LOGICIN[10];
				input B5 = IMUX_LOGICIN[11];
				input B6 = IMUX_LOGICIN[12];
				input C1 = IMUX_LOGICIN[14];
				input C2 = IMUX_LOGICIN[15];
				input C3 = IMUX_LOGICIN[16];
				input C4 = IMUX_LOGICIN[17];
				input C5 = IMUX_LOGICIN[18];
				input C6 = IMUX_LOGICIN[19];
				input D1 = IMUX_LOGICIN[22];
				input D2 = IMUX_LOGICIN[23];
				input D3 = IMUX_LOGICIN[24];
				input D4 = IMUX_LOGICIN[25];
				input D5 = IMUX_LOGICIN[26];
				input D6 = IMUX_LOGICIN[27];
				input AX = IMUX_LOGICIN[6];
				input BX = IMUX_LOGICIN[13];
				input CX = IMUX_LOGICIN[21];
				input DX = IMUX_LOGICIN[28];
				input CLK = IMUX_CLK[0];
				input SR = IMUX_SR[0];
				input CE = IMUX_LOGICIN[20];
				output A = OUT[0];
				output B = OUT[3];
				output C = OUT[6];
				output D = OUT[9];
				output AQ = OUT[2];
				output BQ = OUT[5];
				output CQ = OUT[8];
				output DQ = OUT[11];
				output AMUX = OUT[1];
				output BMUX = OUT[4];
				output CMUX = OUT[7];
				output DMUX = OUT[10];
			}

			// wire IMUX_CLK[0]                    SLICE[1].CLK
			// wire IMUX_CLK[1]                    SLICE[0].CLK
			// wire IMUX_SR[0]                     SLICE[1].SR
			// wire IMUX_SR[1]                     SLICE[0].SR
			// wire IMUX_LOGICIN[0]                SLICE[1].A1
			// wire IMUX_LOGICIN[1]                SLICE[1].A2
			// wire IMUX_LOGICIN[2]                SLICE[1].A3
			// wire IMUX_LOGICIN[3]                SLICE[1].A4
			// wire IMUX_LOGICIN[4]                SLICE[1].A5
			// wire IMUX_LOGICIN[5]                SLICE[1].A6
			// wire IMUX_LOGICIN[6]                SLICE[1].AX
			// wire IMUX_LOGICIN[7]                SLICE[1].B1
			// wire IMUX_LOGICIN[8]                SLICE[1].B2
			// wire IMUX_LOGICIN[9]                SLICE[1].B3
			// wire IMUX_LOGICIN[10]               SLICE[1].B4
			// wire IMUX_LOGICIN[11]               SLICE[1].B5
			// wire IMUX_LOGICIN[12]               SLICE[1].B6
			// wire IMUX_LOGICIN[13]               SLICE[1].BX
			// wire IMUX_LOGICIN[14]               SLICE[1].C1
			// wire IMUX_LOGICIN[15]               SLICE[1].C2
			// wire IMUX_LOGICIN[16]               SLICE[1].C3
			// wire IMUX_LOGICIN[17]               SLICE[1].C4
			// wire IMUX_LOGICIN[18]               SLICE[1].C5
			// wire IMUX_LOGICIN[19]               SLICE[1].C6
			// wire IMUX_LOGICIN[20]               SLICE[1].CE
			// wire IMUX_LOGICIN[21]               SLICE[1].CX
			// wire IMUX_LOGICIN[22]               SLICE[1].D1
			// wire IMUX_LOGICIN[23]               SLICE[1].D2
			// wire IMUX_LOGICIN[24]               SLICE[1].D3
			// wire IMUX_LOGICIN[25]               SLICE[1].D4
			// wire IMUX_LOGICIN[26]               SLICE[1].D5
			// wire IMUX_LOGICIN[27]               SLICE[1].D6
			// wire IMUX_LOGICIN[28]               SLICE[1].DX
			// wire IMUX_LOGICIN[29]               SLICE[0].A1
			// wire IMUX_LOGICIN[30]               SLICE[0].A2
			// wire IMUX_LOGICIN[31]               SLICE[0].A3
			// wire IMUX_LOGICIN[32]               SLICE[0].A4
			// wire IMUX_LOGICIN[33]               SLICE[0].A5
			// wire IMUX_LOGICIN[34]               SLICE[0].A6
			// wire IMUX_LOGICIN[35]               SLICE[0].AX
			// wire IMUX_LOGICIN[37]               SLICE[0].B1
			// wire IMUX_LOGICIN[38]               SLICE[0].B2
			// wire IMUX_LOGICIN[39]               SLICE[0].B3
			// wire IMUX_LOGICIN[40]               SLICE[0].B4
			// wire IMUX_LOGICIN[41]               SLICE[0].B5
			// wire IMUX_LOGICIN[42]               SLICE[0].B6
			// wire IMUX_LOGICIN[43]               SLICE[0].BX
			// wire IMUX_LOGICIN[45]               SLICE[0].C1
			// wire IMUX_LOGICIN[46]               SLICE[0].C2
			// wire IMUX_LOGICIN[47]               SLICE[0].C3
			// wire IMUX_LOGICIN[48]               SLICE[0].C4
			// wire IMUX_LOGICIN[49]               SLICE[0].C5
			// wire IMUX_LOGICIN[50]               SLICE[0].C6
			// wire IMUX_LOGICIN[51]               SLICE[0].CE
			// wire IMUX_LOGICIN[52]               SLICE[0].CX
			// wire IMUX_LOGICIN[54]               SLICE[0].D1
			// wire IMUX_LOGICIN[55]               SLICE[0].D2
			// wire IMUX_LOGICIN[56]               SLICE[0].D3
			// wire IMUX_LOGICIN[57]               SLICE[0].D4
			// wire IMUX_LOGICIN[58]               SLICE[0].D5
			// wire IMUX_LOGICIN[59]               SLICE[0].D6
			// wire IMUX_LOGICIN[60]               SLICE[0].DX
			// wire OUT[0]                         SLICE[1].A
			// wire OUT[1]                         SLICE[1].AMUX
			// wire OUT[2]                         SLICE[1].AQ
			// wire OUT[3]                         SLICE[1].B
			// wire OUT[4]                         SLICE[1].BMUX
			// wire OUT[5]                         SLICE[1].BQ
			// wire OUT[6]                         SLICE[1].C
			// wire OUT[7]                         SLICE[1].CMUX
			// wire OUT[8]                         SLICE[1].CQ
			// wire OUT[9]                         SLICE[1].D
			// wire OUT[10]                        SLICE[1].DMUX
			// wire OUT[11]                        SLICE[1].DQ
			// wire OUT[12]                        SLICE[0].A
			// wire OUT[13]                        SLICE[0].AMUX
			// wire OUT[14]                        SLICE[0].AQ
			// wire OUT[15]                        SLICE[0].B
			// wire OUT[16]                        SLICE[0].BMUX
			// wire OUT[17]                        SLICE[0].BQ
			// wire OUT[18]                        SLICE[0].C
			// wire OUT[19]                        SLICE[0].CMUX
			// wire OUT[20]                        SLICE[0].CQ
			// wire OUT[21]                        SLICE[0].D
			// wire OUT[22]                        SLICE[0].DMUX
			// wire OUT[23]                        SLICE[0].DQ
		}

		tile_class CLEXM {
			cell CELL;
			bitrect MAIN: Vertical (31, rev 64);

			bel SLICE[0] {
				input A1 = IMUX_LOGICIN[29];
				input A2 = IMUX_LOGICIN[30];
				input A3 = IMUX_LOGICIN[31];
				input A4 = IMUX_LOGICIN[32];
				input A5 = IMUX_LOGICIN[33];
				input A6 = IMUX_LOGICIN[34];
				input B1 = IMUX_LOGICIN[37];
				input B2 = IMUX_LOGICIN[38];
				input B3 = IMUX_LOGICIN[39];
				input B4 = IMUX_LOGICIN[40];
				input B5 = IMUX_LOGICIN[41];
				input B6 = IMUX_LOGICIN[42];
				input C1 = IMUX_LOGICIN[45];
				input C2 = IMUX_LOGICIN[46];
				input C3 = IMUX_LOGICIN[47];
				input C4 = IMUX_LOGICIN[48];
				input C5 = IMUX_LOGICIN[49];
				input C6 = IMUX_LOGICIN[50];
				input D1 = IMUX_LOGICIN[54];
				input D2 = IMUX_LOGICIN[55];
				input D3 = IMUX_LOGICIN[56];
				input D4 = IMUX_LOGICIN[57];
				input D5 = IMUX_LOGICIN[58];
				input D6 = IMUX_LOGICIN[59];
				input AX = IMUX_LOGICIN[35];
				input BX = IMUX_LOGICIN[43];
				input CX = IMUX_LOGICIN[52];
				input DX = IMUX_LOGICIN[60];
				input AI = IMUX_LOGICIN[36];
				input BI = IMUX_LOGICIN[44];
				input CI = IMUX_LOGICIN[53];
				input DI = IMUX_LOGICIN[61];
				input CLK = IMUX_CLK[1];
				input SR = IMUX_SR[1];
				input CE = IMUX_LOGICIN[51];
				input WE = IMUX_LOGICIN[62];
				output A = OUT[12];
				output B = OUT[15];
				output C = OUT[18];
				output D = OUT[21];
				output AQ = OUT[14];
				output BQ = OUT[17];
				output CQ = OUT[20];
				output DQ = OUT[23];
				output AMUX = OUT[13];
				output BMUX = OUT[16];
				output CMUX = OUT[19];
				output DMUX = OUT[22];
			}

			bel SLICE[1] {
				input A1 = IMUX_LOGICIN[0];
				input A2 = IMUX_LOGICIN[1];
				input A3 = IMUX_LOGICIN[2];
				input A4 = IMUX_LOGICIN[3];
				input A5 = IMUX_LOGICIN[4];
				input A6 = IMUX_LOGICIN[5];
				input B1 = IMUX_LOGICIN[7];
				input B2 = IMUX_LOGICIN[8];
				input B3 = IMUX_LOGICIN[9];
				input B4 = IMUX_LOGICIN[10];
				input B5 = IMUX_LOGICIN[11];
				input B6 = IMUX_LOGICIN[12];
				input C1 = IMUX_LOGICIN[14];
				input C2 = IMUX_LOGICIN[15];
				input C3 = IMUX_LOGICIN[16];
				input C4 = IMUX_LOGICIN[17];
				input C5 = IMUX_LOGICIN[18];
				input C6 = IMUX_LOGICIN[19];
				input D1 = IMUX_LOGICIN[22];
				input D2 = IMUX_LOGICIN[23];
				input D3 = IMUX_LOGICIN[24];
				input D4 = IMUX_LOGICIN[25];
				input D5 = IMUX_LOGICIN[26];
				input D6 = IMUX_LOGICIN[27];
				input AX = IMUX_LOGICIN[6];
				input BX = IMUX_LOGICIN[13];
				input CX = IMUX_LOGICIN[21];
				input DX = IMUX_LOGICIN[28];
				input CLK = IMUX_CLK[0];
				input SR = IMUX_SR[0];
				input CE = IMUX_LOGICIN[20];
				output A = OUT[0];
				output B = OUT[3];
				output C = OUT[6];
				output D = OUT[9];
				output AQ = OUT[2];
				output BQ = OUT[5];
				output CQ = OUT[8];
				output DQ = OUT[11];
				output AMUX = OUT[1];
				output BMUX = OUT[4];
				output CMUX = OUT[7];
				output DMUX = OUT[10];
			}

			// wire IMUX_CLK[0]                    SLICE[1].CLK
			// wire IMUX_CLK[1]                    SLICE[0].CLK
			// wire IMUX_SR[0]                     SLICE[1].SR
			// wire IMUX_SR[1]                     SLICE[0].SR
			// wire IMUX_LOGICIN[0]                SLICE[1].A1
			// wire IMUX_LOGICIN[1]                SLICE[1].A2
			// wire IMUX_LOGICIN[2]                SLICE[1].A3
			// wire IMUX_LOGICIN[3]                SLICE[1].A4
			// wire IMUX_LOGICIN[4]                SLICE[1].A5
			// wire IMUX_LOGICIN[5]                SLICE[1].A6
			// wire IMUX_LOGICIN[6]                SLICE[1].AX
			// wire IMUX_LOGICIN[7]                SLICE[1].B1
			// wire IMUX_LOGICIN[8]                SLICE[1].B2
			// wire IMUX_LOGICIN[9]                SLICE[1].B3
			// wire IMUX_LOGICIN[10]               SLICE[1].B4
			// wire IMUX_LOGICIN[11]               SLICE[1].B5
			// wire IMUX_LOGICIN[12]               SLICE[1].B6
			// wire IMUX_LOGICIN[13]               SLICE[1].BX
			// wire IMUX_LOGICIN[14]               SLICE[1].C1
			// wire IMUX_LOGICIN[15]               SLICE[1].C2
			// wire IMUX_LOGICIN[16]               SLICE[1].C3
			// wire IMUX_LOGICIN[17]               SLICE[1].C4
			// wire IMUX_LOGICIN[18]               SLICE[1].C5
			// wire IMUX_LOGICIN[19]               SLICE[1].C6
			// wire IMUX_LOGICIN[20]               SLICE[1].CE
			// wire IMUX_LOGICIN[21]               SLICE[1].CX
			// wire IMUX_LOGICIN[22]               SLICE[1].D1
			// wire IMUX_LOGICIN[23]               SLICE[1].D2
			// wire IMUX_LOGICIN[24]               SLICE[1].D3
			// wire IMUX_LOGICIN[25]               SLICE[1].D4
			// wire IMUX_LOGICIN[26]               SLICE[1].D5
			// wire IMUX_LOGICIN[27]               SLICE[1].D6
			// wire IMUX_LOGICIN[28]               SLICE[1].DX
			// wire IMUX_LOGICIN[29]               SLICE[0].A1
			// wire IMUX_LOGICIN[30]               SLICE[0].A2
			// wire IMUX_LOGICIN[31]               SLICE[0].A3
			// wire IMUX_LOGICIN[32]               SLICE[0].A4
			// wire IMUX_LOGICIN[33]               SLICE[0].A5
			// wire IMUX_LOGICIN[34]               SLICE[0].A6
			// wire IMUX_LOGICIN[35]               SLICE[0].AX
			// wire IMUX_LOGICIN[36]               SLICE[0].AI
			// wire IMUX_LOGICIN[37]               SLICE[0].B1
			// wire IMUX_LOGICIN[38]               SLICE[0].B2
			// wire IMUX_LOGICIN[39]               SLICE[0].B3
			// wire IMUX_LOGICIN[40]               SLICE[0].B4
			// wire IMUX_LOGICIN[41]               SLICE[0].B5
			// wire IMUX_LOGICIN[42]               SLICE[0].B6
			// wire IMUX_LOGICIN[43]               SLICE[0].BX
			// wire IMUX_LOGICIN[44]               SLICE[0].BI
			// wire IMUX_LOGICIN[45]               SLICE[0].C1
			// wire IMUX_LOGICIN[46]               SLICE[0].C2
			// wire IMUX_LOGICIN[47]               SLICE[0].C3
			// wire IMUX_LOGICIN[48]               SLICE[0].C4
			// wire IMUX_LOGICIN[49]               SLICE[0].C5
			// wire IMUX_LOGICIN[50]               SLICE[0].C6
			// wire IMUX_LOGICIN[51]               SLICE[0].CE
			// wire IMUX_LOGICIN[52]               SLICE[0].CX
			// wire IMUX_LOGICIN[53]               SLICE[0].CI
			// wire IMUX_LOGICIN[54]               SLICE[0].D1
			// wire IMUX_LOGICIN[55]               SLICE[0].D2
			// wire IMUX_LOGICIN[56]               SLICE[0].D3
			// wire IMUX_LOGICIN[57]               SLICE[0].D4
			// wire IMUX_LOGICIN[58]               SLICE[0].D5
			// wire IMUX_LOGICIN[59]               SLICE[0].D6
			// wire IMUX_LOGICIN[60]               SLICE[0].DX
			// wire IMUX_LOGICIN[61]               SLICE[0].DI
			// wire IMUX_LOGICIN[62]               SLICE[0].WE
			// wire OUT[0]                         SLICE[1].A
			// wire OUT[1]                         SLICE[1].AMUX
			// wire OUT[2]                         SLICE[1].AQ
			// wire OUT[3]                         SLICE[1].B
			// wire OUT[4]                         SLICE[1].BMUX
			// wire OUT[5]                         SLICE[1].BQ
			// wire OUT[6]                         SLICE[1].C
			// wire OUT[7]                         SLICE[1].CMUX
			// wire OUT[8]                         SLICE[1].CQ
			// wire OUT[9]                         SLICE[1].D
			// wire OUT[10]                        SLICE[1].DMUX
			// wire OUT[11]                        SLICE[1].DQ
			// wire OUT[12]                        SLICE[0].A
			// wire OUT[13]                        SLICE[0].AMUX
			// wire OUT[14]                        SLICE[0].AQ
			// wire OUT[15]                        SLICE[0].B
			// wire OUT[16]                        SLICE[0].BMUX
			// wire OUT[17]                        SLICE[0].BQ
			// wire OUT[18]                        SLICE[0].C
			// wire OUT[19]                        SLICE[0].CMUX
			// wire OUT[20]                        SLICE[0].CQ
			// wire OUT[21]                        SLICE[0].D
			// wire OUT[22]                        SLICE[0].DMUX
			// wire OUT[23]                        SLICE[0].DQ
		}

		tile_class BRAM {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (25, rev 64);
			bitrect MAIN[1]: Vertical (25, rev 64);
			bitrect MAIN[2]: Vertical (25, rev 64);
			bitrect MAIN[3]: Vertical (25, rev 64);
			bitrect DATA: Vertical (1, 18720);

			bel BRAM_F {
				input ADDRA0 = CELL[1].IMUX_LOGICIN[34];
				input ADDRA1 = CELL[1].IMUX_LOGICIN[54];
				input ADDRA10 = CELL[1].IMUX_LOGICIN[39];
				input ADDRA11 = CELL[1].IMUX_LOGICIN[8];
				input ADDRA12 = CELL[1].IMUX_LOGICIN[31];
				input ADDRA13 = CELL[0].IMUX_LOGICIN[31];
				input ADDRA2 = CELL[1].IMUX_LOGICIN[44];
				input ADDRA3 = CELL[1].IMUX_LOGICIN[10];
				input ADDRA4 = CELL[1].IMUX_LOGICIN[58];
				input ADDRA5 = CELL[1].IMUX_LOGICIN[1];
				input ADDRA6 = CELL[1].IMUX_LOGICIN[27];
				input ADDRA7 = CELL[1].IMUX_LOGICIN[32];
				input ADDRA8 = CELL[1].IMUX_LOGICIN[9];
				input ADDRA9 = CELL[1].IMUX_LOGICIN[52];
				input ADDRB0 = CELL[2].IMUX_LOGICIN[24];
				input ADDRB1 = CELL[2].IMUX_LOGICIN[42];
				input ADDRB10 = CELL[2].IMUX_LOGICIN[4];
				input ADDRB11 = CELL[2].IMUX_LOGICIN[58];
				input ADDRB12 = CELL[2].IMUX_LOGICIN[10];
				input ADDRB13 = CELL[3].IMUX_LOGICIN[24];
				input ADDRB2 = CELL[2].IMUX_LOGICIN[5];
				input ADDRB3 = CELL[2].IMUX_LOGICIN[12];
				input ADDRB4 = CELL[2].IMUX_LOGICIN[62];
				input ADDRB5 = CELL[2].IMUX_LOGICIN[47];
				input ADDRB6 = CELL[2].IMUX_LOGICIN[45];
				input ADDRB7 = CELL[2].IMUX_LOGICIN[17];
				input ADDRB8 = CELL[2].IMUX_LOGICIN[57];
				input ADDRB9 = CELL[2].IMUX_LOGICIN[25];
				input CLKA = CELL[1].IMUX_CLK[0];
				input CLKB = CELL[1].IMUX_CLK[1];
				input DIA0 = CELL[0].IMUX_LOGICIN[15];
				input DIA1 = CELL[0].IMUX_LOGICIN[7];
				input DIA10 = CELL[0].IMUX_LOGICIN[10];
				input DIA11 = CELL[0].IMUX_LOGICIN[3];
				input DIA12 = CELL[0].IMUX_LOGICIN[19];
				input DIA13 = CELL[0].IMUX_LOGICIN[27];
				input DIA14 = CELL[0].IMUX_LOGICIN[32];
				input DIA15 = CELL[0].IMUX_LOGICIN[9];
				input DIA16 = CELL[2].IMUX_LOGICIN[15];
				input DIA17 = CELL[2].IMUX_LOGICIN[7];
				input DIA18 = CELL[2].IMUX_LOGICIN[36];
				input DIA19 = CELL[2].IMUX_LOGICIN[16];
				input DIA2 = CELL[0].IMUX_LOGICIN[36];
				input DIA20 = CELL[2].IMUX_LOGICIN[20];
				input DIA21 = CELL[2].IMUX_LOGICIN[38];
				input DIA22 = CELL[2].IMUX_LOGICIN[23];
				input DIA23 = CELL[2].IMUX_LOGICIN[48];
				input DIA24 = CELL[2].IMUX_LOGICIN[26];
				input DIA25 = CELL[2].IMUX_LOGICIN[30];
				input DIA26 = CELL[2].IMUX_LOGICIN[41];
				input DIA27 = CELL[2].IMUX_LOGICIN[3];
				input DIA28 = CELL[2].IMUX_LOGICIN[19];
				input DIA29 = CELL[2].IMUX_LOGICIN[28];
				input DIA3 = CELL[0].IMUX_LOGICIN[16];
				input DIA30 = CELL[2].IMUX_LOGICIN[27];
				input DIA31 = CELL[2].IMUX_LOGICIN[9];
				input DIA4 = CELL[0].IMUX_LOGICIN[20];
				input DIA5 = CELL[0].IMUX_LOGICIN[38];
				input DIA6 = CELL[0].IMUX_LOGICIN[23];
				input DIA7 = CELL[0].IMUX_LOGICIN[48];
				input DIA8 = CELL[0].IMUX_LOGICIN[26];
				input DIA9 = CELL[0].IMUX_LOGICIN[30];
				input DIB0 = CELL[1].IMUX_LOGICIN[12];
				input DIB1 = CELL[1].IMUX_LOGICIN[47];
				input DIB10 = CELL[1].IMUX_LOGICIN[28];
				input DIB11 = CELL[1].IMUX_LOGICIN[29];
				input DIB12 = CELL[1].IMUX_LOGICIN[59];
				input DIB13 = CELL[1].IMUX_LOGICIN[2];
				input DIB14 = CELL[1].IMUX_LOGICIN[14];
				input DIB15 = CELL[1].IMUX_LOGICIN[37];
				input DIB16 = CELL[3].IMUX_LOGICIN[62];
				input DIB17 = CELL[3].IMUX_LOGICIN[47];
				input DIB18 = CELL[3].IMUX_LOGICIN[38];
				input DIB19 = CELL[3].IMUX_LOGICIN[23];
				input DIB2 = CELL[1].IMUX_LOGICIN[38];
				input DIB20 = CELL[3].IMUX_LOGICIN[54];
				input DIB21 = CELL[3].IMUX_LOGICIN[57];
				input DIB22 = CELL[3].IMUX_LOGICIN[4];
				input DIB23 = CELL[3].IMUX_LOGICIN[55];
				input DIB24 = CELL[3].IMUX_LOGICIN[3];
				input DIB25 = CELL[3].IMUX_LOGICIN[1];
				input DIB26 = CELL[3].IMUX_LOGICIN[19];
				input DIB27 = CELL[3].IMUX_LOGICIN[27];
				input DIB28 = CELL[3].IMUX_LOGICIN[59];
				input DIB29 = CELL[3].IMUX_LOGICIN[9];
				input DIB3 = CELL[1].IMUX_LOGICIN[23];
				input DIB30 = CELL[3].IMUX_LOGICIN[39];
				input DIB31 = CELL[3].IMUX_LOGICIN[8];
				input DIB4 = CELL[1].IMUX_LOGICIN[57];
				input DIB5 = CELL[1].IMUX_LOGICIN[4];
				input DIB6 = CELL[1].IMUX_LOGICIN[55];
				input DIB7 = CELL[1].IMUX_LOGICIN[26];
				input DIB8 = CELL[1].IMUX_LOGICIN[3];
				input DIB9 = CELL[1].IMUX_LOGICIN[19];
				input DIPA0 = CELL[0].IMUX_LOGICIN[57];
				input DIPA1 = CELL[0].IMUX_LOGICIN[55];
				input DIPA2 = CELL[2].IMUX_LOGICIN[44];
				input DIPA3 = CELL[2].IMUX_LOGICIN[55];
				input DIPB0 = CELL[1].IMUX_LOGICIN[41];
				input DIPB1 = CELL[1].IMUX_LOGICIN[30];
				input DIPB2 = CELL[3].IMUX_LOGICIN[26];
				input DIPB3 = CELL[3].IMUX_LOGICIN[41];
				output DOA0 = CELL[0].OUT_BEL[2];
				output DOA1 = CELL[0].OUT_BEL[7];
				output DOA10 = CELL[1].OUT_BEL[17];
				output DOA11 = CELL[1].OUT_BEL[3];
				output DOA12 = CELL[1].OUT_BEL[20];
				output DOA13 = CELL[1].OUT_BEL[6];
				output DOA14 = CELL[1].OUT_BEL[16];
				output DOA15 = CELL[1].OUT_BEL[11];
				output DOA16 = CELL[2].OUT_BEL[2];
				output DOA17 = CELL[2].OUT_BEL[14];
				output DOA18 = CELL[2].OUT_BEL[0];
				output DOA19 = CELL[2].OUT_BEL[10];
				output DOA2 = CELL[0].OUT_BEL[0];
				output DOA20 = CELL[2].OUT_BEL[8];
				output DOA21 = CELL[2].OUT_BEL[18];
				output DOA22 = CELL[2].OUT_BEL[13];
				output DOA23 = CELL[2].OUT_BEL[4];
				output DOA24 = CELL[3].OUT_BEL[7];
				output DOA25 = CELL[3].OUT_BEL[5];
				output DOA26 = CELL[3].OUT_BEL[17];
				output DOA27 = CELL[3].OUT_BEL[15];
				output DOA28 = CELL[3].OUT_BEL[18];
				output DOA29 = CELL[3].OUT_BEL[4];
				output DOA3 = CELL[0].OUT_BEL[10];
				output DOA30 = CELL[3].OUT_BEL[16];
				output DOA31 = CELL[3].OUT_BEL[11];
				output DOA4 = CELL[0].OUT_BEL[8];
				output DOA5 = CELL[0].OUT_BEL[18];
				output DOA6 = CELL[0].OUT_BEL[6];
				output DOA7 = CELL[0].OUT_BEL[16];
				output DOA8 = CELL[1].OUT_BEL[12];
				output DOA9 = CELL[1].OUT_BEL[5];
				output DOB0 = CELL[0].OUT_BEL[14];
				output DOB1 = CELL[0].OUT_BEL[12];
				output DOB10 = CELL[1].OUT_BEL[22];
				output DOB11 = CELL[1].OUT_BEL[8];
				output DOB12 = CELL[1].OUT_BEL[13];
				output DOB13 = CELL[1].OUT_BEL[4];
				output DOB14 = CELL[1].OUT_BEL[21];
				output DOB15 = CELL[1].OUT_BEL[9];
				output DOB16 = CELL[2].OUT_BEL[19];
				output DOB17 = CELL[2].OUT_BEL[12];
				output DOB18 = CELL[2].OUT_BEL[5];
				output DOB19 = CELL[2].OUT_BEL[17];
				output DOB2 = CELL[0].OUT_BEL[5];
				output DOB20 = CELL[2].OUT_BEL[1];
				output DOB21 = CELL[2].OUT_BEL[20];
				output DOB22 = CELL[2].OUT_BEL[6];
				output DOB23 = CELL[2].OUT_BEL[16];
				output DOB24 = CELL[3].OUT_BEL[12];
				output DOB25 = CELL[3].OUT_BEL[10];
				output DOB26 = CELL[3].OUT_BEL[22];
				output DOB27 = CELL[3].OUT_BEL[3];
				output DOB28 = CELL[3].OUT_BEL[20];
				output DOB29 = CELL[3].OUT_BEL[6];
				output DOB3 = CELL[0].OUT_BEL[17];
				output DOB30 = CELL[3].OUT_BEL[21];
				output DOB31 = CELL[3].OUT_BEL[9];
				output DOB4 = CELL[0].OUT_BEL[1];
				output DOB5 = CELL[0].OUT_BEL[13];
				output DOB6 = CELL[0].OUT_BEL[4];
				output DOB7 = CELL[0].OUT_BEL[21];
				output DOB8 = CELL[1].OUT_BEL[0];
				output DOB9 = CELL[1].OUT_BEL[10];
				output DOPA0 = CELL[0].OUT_BEL[15];
				output DOPA1 = CELL[1].OUT_BEL[1];
				output DOPA2 = CELL[2].OUT_BEL[22];
				output DOPA3 = CELL[3].OUT_BEL[8];
				output DOPB0 = CELL[0].OUT_BEL[3];
				output DOPB1 = CELL[1].OUT_BEL[18];
				output DOPB2 = CELL[2].OUT_BEL[3];
				output DOPB3 = CELL[3].OUT_BEL[1];
				input ENA = CELL[1].IMUX_LOGICIN[48];
				input ENB = CELL[2].IMUX_LOGICIN[54];
				input REGCEA = CELL[2].IMUX_LOGICIN[32];
				input REGCEB = CELL[3].IMUX_LOGICIN[25];
				input RSTA = CELL[1].IMUX_SR[0];
				input RSTB = CELL[1].IMUX_SR[1];
				input WEA0 = CELL[3].IMUX_LOGICIN[10];
				input WEA1 = CELL[3].IMUX_LOGICIN[30];
				input WEA2 = CELL[3].IMUX_LOGICIN[58];
				input WEA3 = CELL[3].IMUX_LOGICIN[44];
				input WEB0 = CELL[0].IMUX_LOGICIN[4];
				input WEB1 = CELL[0].IMUX_LOGICIN[25];
				input WEB2 = CELL[0].IMUX_LOGICIN[54];
				input WEB3 = CELL[0].IMUX_LOGICIN[34];
			}

			bel BRAM_H[0] {
				input ADDRAWRADDR0 = CELL[1].IMUX_LOGICIN[34];
				input ADDRAWRADDR1 = CELL[1].IMUX_LOGICIN[54];
				input ADDRAWRADDR10 = CELL[1].IMUX_LOGICIN[39];
				input ADDRAWRADDR11 = CELL[1].IMUX_LOGICIN[8];
				input ADDRAWRADDR12 = CELL[1].IMUX_LOGICIN[31];
				input ADDRAWRADDR2 = CELL[1].IMUX_LOGICIN[44];
				input ADDRAWRADDR3 = CELL[1].IMUX_LOGICIN[10];
				input ADDRAWRADDR4 = CELL[1].IMUX_LOGICIN[58];
				input ADDRAWRADDR5 = CELL[1].IMUX_LOGICIN[1];
				input ADDRAWRADDR6 = CELL[1].IMUX_LOGICIN[27];
				input ADDRAWRADDR7 = CELL[1].IMUX_LOGICIN[32];
				input ADDRAWRADDR8 = CELL[1].IMUX_LOGICIN[9];
				input ADDRAWRADDR9 = CELL[1].IMUX_LOGICIN[52];
				input ADDRBRDADDR0 = CELL[2].IMUX_LOGICIN[24];
				input ADDRBRDADDR1 = CELL[2].IMUX_LOGICIN[42];
				input ADDRBRDADDR10 = CELL[2].IMUX_LOGICIN[4];
				input ADDRBRDADDR11 = CELL[2].IMUX_LOGICIN[58];
				input ADDRBRDADDR12 = CELL[2].IMUX_LOGICIN[10];
				input ADDRBRDADDR2 = CELL[2].IMUX_LOGICIN[5];
				input ADDRBRDADDR3 = CELL[2].IMUX_LOGICIN[12];
				input ADDRBRDADDR4 = CELL[2].IMUX_LOGICIN[62];
				input ADDRBRDADDR5 = CELL[2].IMUX_LOGICIN[47];
				input ADDRBRDADDR6 = CELL[2].IMUX_LOGICIN[45];
				input ADDRBRDADDR7 = CELL[2].IMUX_LOGICIN[17];
				input ADDRBRDADDR8 = CELL[2].IMUX_LOGICIN[57];
				input ADDRBRDADDR9 = CELL[2].IMUX_LOGICIN[25];
				input CLKAWRCLK = CELL[1].IMUX_CLK[0];
				input CLKBRDCLK = CELL[1].IMUX_CLK[1];
				input DIADI0 = CELL[0].IMUX_LOGICIN[15];
				input DIADI1 = CELL[0].IMUX_LOGICIN[7];
				input DIADI10 = CELL[0].IMUX_LOGICIN[10];
				input DIADI11 = CELL[0].IMUX_LOGICIN[3];
				input DIADI12 = CELL[0].IMUX_LOGICIN[19];
				input DIADI13 = CELL[0].IMUX_LOGICIN[27];
				input DIADI14 = CELL[0].IMUX_LOGICIN[32];
				input DIADI15 = CELL[0].IMUX_LOGICIN[9];
				input DIADI2 = CELL[0].IMUX_LOGICIN[36];
				input DIADI3 = CELL[0].IMUX_LOGICIN[16];
				input DIADI4 = CELL[0].IMUX_LOGICIN[20];
				input DIADI5 = CELL[0].IMUX_LOGICIN[38];
				input DIADI6 = CELL[0].IMUX_LOGICIN[23];
				input DIADI7 = CELL[0].IMUX_LOGICIN[48];
				input DIADI8 = CELL[0].IMUX_LOGICIN[26];
				input DIADI9 = CELL[0].IMUX_LOGICIN[30];
				input DIBDI0 = CELL[1].IMUX_LOGICIN[12];
				input DIBDI1 = CELL[1].IMUX_LOGICIN[47];
				input DIBDI10 = CELL[1].IMUX_LOGICIN[28];
				input DIBDI11 = CELL[1].IMUX_LOGICIN[29];
				input DIBDI12 = CELL[1].IMUX_LOGICIN[59];
				input DIBDI13 = CELL[1].IMUX_LOGICIN[2];
				input DIBDI14 = CELL[1].IMUX_LOGICIN[14];
				input DIBDI15 = CELL[1].IMUX_LOGICIN[37];
				input DIBDI2 = CELL[1].IMUX_LOGICIN[38];
				input DIBDI3 = CELL[1].IMUX_LOGICIN[23];
				input DIBDI4 = CELL[1].IMUX_LOGICIN[57];
				input DIBDI5 = CELL[1].IMUX_LOGICIN[4];
				input DIBDI6 = CELL[1].IMUX_LOGICIN[55];
				input DIBDI7 = CELL[1].IMUX_LOGICIN[26];
				input DIBDI8 = CELL[1].IMUX_LOGICIN[3];
				input DIBDI9 = CELL[1].IMUX_LOGICIN[19];
				input DIPADIP0 = CELL[0].IMUX_LOGICIN[57];
				input DIPADIP1 = CELL[0].IMUX_LOGICIN[55];
				input DIPBDIP0 = CELL[1].IMUX_LOGICIN[41];
				input DIPBDIP1 = CELL[1].IMUX_LOGICIN[30];
				output DOADO0 = CELL[0].OUT_BEL[2];
				output DOADO1 = CELL[0].OUT_BEL[7];
				output DOADO10 = CELL[1].OUT_BEL[17];
				output DOADO11 = CELL[1].OUT_BEL[3];
				output DOADO12 = CELL[1].OUT_BEL[20];
				output DOADO13 = CELL[1].OUT_BEL[6];
				output DOADO14 = CELL[1].OUT_BEL[16];
				output DOADO15 = CELL[1].OUT_BEL[11];
				output DOADO2 = CELL[0].OUT_BEL[0];
				output DOADO3 = CELL[0].OUT_BEL[10];
				output DOADO4 = CELL[0].OUT_BEL[8];
				output DOADO5 = CELL[0].OUT_BEL[18];
				output DOADO6 = CELL[0].OUT_BEL[6];
				output DOADO7 = CELL[0].OUT_BEL[16];
				output DOADO8 = CELL[1].OUT_BEL[12];
				output DOADO9 = CELL[1].OUT_BEL[5];
				output DOBDO0 = CELL[0].OUT_BEL[14];
				output DOBDO1 = CELL[0].OUT_BEL[12];
				output DOBDO10 = CELL[1].OUT_BEL[22];
				output DOBDO11 = CELL[1].OUT_BEL[8];
				output DOBDO12 = CELL[1].OUT_BEL[13];
				output DOBDO13 = CELL[1].OUT_BEL[4];
				output DOBDO14 = CELL[1].OUT_BEL[21];
				output DOBDO15 = CELL[1].OUT_BEL[9];
				output DOBDO2 = CELL[0].OUT_BEL[5];
				output DOBDO3 = CELL[0].OUT_BEL[17];
				output DOBDO4 = CELL[0].OUT_BEL[1];
				output DOBDO5 = CELL[0].OUT_BEL[13];
				output DOBDO6 = CELL[0].OUT_BEL[4];
				output DOBDO7 = CELL[0].OUT_BEL[21];
				output DOBDO8 = CELL[1].OUT_BEL[0];
				output DOBDO9 = CELL[1].OUT_BEL[10];
				output DOPADOP0 = CELL[0].OUT_BEL[15];
				output DOPADOP1 = CELL[1].OUT_BEL[1];
				output DOPBDOP0 = CELL[0].OUT_BEL[3];
				output DOPBDOP1 = CELL[1].OUT_BEL[18];
				input ENAWREN = CELL[1].IMUX_LOGICIN[48];
				input ENBRDEN = CELL[2].IMUX_LOGICIN[54];
				input REGCEA = CELL[2].IMUX_LOGICIN[32];
				input REGCEBREGCE = CELL[3].IMUX_LOGICIN[25];
				input RSTA = CELL[1].IMUX_SR[0];
				input RSTBRST = CELL[1].IMUX_SR[1];
				input WEAWEL0 = CELL[3].IMUX_LOGICIN[10];
				input WEAWEL1 = CELL[3].IMUX_LOGICIN[30];
				input WEBWEU0 = CELL[0].IMUX_LOGICIN[4];
				input WEBWEU1 = CELL[0].IMUX_LOGICIN[25];
			}

			bel BRAM_H[1] {
				input ADDRAWRADDR0 = CELL[0].IMUX_LOGICIN[31];
				input ADDRAWRADDR1 = CELL[0].IMUX_LOGICIN[41];
				input ADDRAWRADDR10 = CELL[0].IMUX_LOGICIN[39];
				input ADDRAWRADDR11 = CELL[0].IMUX_LOGICIN[37];
				input ADDRAWRADDR12 = CELL[0].IMUX_LOGICIN[8];
				input ADDRAWRADDR2 = CELL[0].IMUX_LOGICIN[58];
				input ADDRAWRADDR3 = CELL[0].IMUX_LOGICIN[1];
				input ADDRAWRADDR4 = CELL[0].IMUX_LOGICIN[28];
				input ADDRAWRADDR5 = CELL[0].IMUX_LOGICIN[29];
				input ADDRAWRADDR6 = CELL[0].IMUX_LOGICIN[59];
				input ADDRAWRADDR7 = CELL[0].IMUX_LOGICIN[52];
				input ADDRAWRADDR8 = CELL[0].IMUX_LOGICIN[2];
				input ADDRAWRADDR9 = CELL[0].IMUX_LOGICIN[14];
				input ADDRBRDADDR0 = CELL[3].IMUX_LOGICIN[24];
				input ADDRBRDADDR1 = CELL[3].IMUX_LOGICIN[15];
				input ADDRBRDADDR10 = CELL[3].IMUX_LOGICIN[17];
				input ADDRBRDADDR11 = CELL[3].IMUX_LOGICIN[34];
				input ADDRBRDADDR12 = CELL[3].IMUX_LOGICIN[48];
				input ADDRBRDADDR2 = CELL[3].IMUX_LOGICIN[7];
				input ADDRBRDADDR3 = CELL[3].IMUX_LOGICIN[42];
				input ADDRBRDADDR4 = CELL[3].IMUX_LOGICIN[5];
				input ADDRBRDADDR5 = CELL[3].IMUX_LOGICIN[36];
				input ADDRBRDADDR6 = CELL[3].IMUX_LOGICIN[12];
				input ADDRBRDADDR7 = CELL[3].IMUX_LOGICIN[20];
				input ADDRBRDADDR8 = CELL[3].IMUX_LOGICIN[16];
				input ADDRBRDADDR9 = CELL[3].IMUX_LOGICIN[45];
				input CLKAWRCLK = CELL[2].IMUX_CLK[0];
				input CLKBRDCLK = CELL[2].IMUX_CLK[1];
				input DIADI0 = CELL[2].IMUX_LOGICIN[15];
				input DIADI1 = CELL[2].IMUX_LOGICIN[7];
				input DIADI10 = CELL[2].IMUX_LOGICIN[41];
				input DIADI11 = CELL[2].IMUX_LOGICIN[3];
				input DIADI12 = CELL[2].IMUX_LOGICIN[19];
				input DIADI13 = CELL[2].IMUX_LOGICIN[28];
				input DIADI14 = CELL[2].IMUX_LOGICIN[27];
				input DIADI15 = CELL[2].IMUX_LOGICIN[9];
				input DIADI2 = CELL[2].IMUX_LOGICIN[36];
				input DIADI3 = CELL[2].IMUX_LOGICIN[16];
				input DIADI4 = CELL[2].IMUX_LOGICIN[20];
				input DIADI5 = CELL[2].IMUX_LOGICIN[38];
				input DIADI6 = CELL[2].IMUX_LOGICIN[23];
				input DIADI7 = CELL[2].IMUX_LOGICIN[48];
				input DIADI8 = CELL[2].IMUX_LOGICIN[26];
				input DIADI9 = CELL[2].IMUX_LOGICIN[30];
				input DIBDI0 = CELL[3].IMUX_LOGICIN[62];
				input DIBDI1 = CELL[3].IMUX_LOGICIN[47];
				input DIBDI10 = CELL[3].IMUX_LOGICIN[19];
				input DIBDI11 = CELL[3].IMUX_LOGICIN[27];
				input DIBDI12 = CELL[3].IMUX_LOGICIN[59];
				input DIBDI13 = CELL[3].IMUX_LOGICIN[9];
				input DIBDI14 = CELL[3].IMUX_LOGICIN[39];
				input DIBDI15 = CELL[3].IMUX_LOGICIN[8];
				input DIBDI2 = CELL[3].IMUX_LOGICIN[38];
				input DIBDI3 = CELL[3].IMUX_LOGICIN[23];
				input DIBDI4 = CELL[3].IMUX_LOGICIN[54];
				input DIBDI5 = CELL[3].IMUX_LOGICIN[57];
				input DIBDI6 = CELL[3].IMUX_LOGICIN[4];
				input DIBDI7 = CELL[3].IMUX_LOGICIN[55];
				input DIBDI8 = CELL[3].IMUX_LOGICIN[3];
				input DIBDI9 = CELL[3].IMUX_LOGICIN[1];
				input DIPADIP0 = CELL[2].IMUX_LOGICIN[44];
				input DIPADIP1 = CELL[2].IMUX_LOGICIN[55];
				input DIPBDIP0 = CELL[3].IMUX_LOGICIN[26];
				input DIPBDIP1 = CELL[3].IMUX_LOGICIN[41];
				output DOADO0 = CELL[2].OUT_BEL[2];
				output DOADO1 = CELL[2].OUT_BEL[14];
				output DOADO10 = CELL[3].OUT_BEL[17];
				output DOADO11 = CELL[3].OUT_BEL[15];
				output DOADO12 = CELL[3].OUT_BEL[18];
				output DOADO13 = CELL[3].OUT_BEL[4];
				output DOADO14 = CELL[3].OUT_BEL[16];
				output DOADO15 = CELL[3].OUT_BEL[11];
				output DOADO2 = CELL[2].OUT_BEL[0];
				output DOADO3 = CELL[2].OUT_BEL[10];
				output DOADO4 = CELL[2].OUT_BEL[8];
				output DOADO5 = CELL[2].OUT_BEL[18];
				output DOADO6 = CELL[2].OUT_BEL[13];
				output DOADO7 = CELL[2].OUT_BEL[4];
				output DOADO8 = CELL[3].OUT_BEL[7];
				output DOADO9 = CELL[3].OUT_BEL[5];
				output DOBDO0 = CELL[2].OUT_BEL[19];
				output DOBDO1 = CELL[2].OUT_BEL[12];
				output DOBDO10 = CELL[3].OUT_BEL[22];
				output DOBDO11 = CELL[3].OUT_BEL[3];
				output DOBDO12 = CELL[3].OUT_BEL[20];
				output DOBDO13 = CELL[3].OUT_BEL[6];
				output DOBDO14 = CELL[3].OUT_BEL[21];
				output DOBDO15 = CELL[3].OUT_BEL[9];
				output DOBDO2 = CELL[2].OUT_BEL[5];
				output DOBDO3 = CELL[2].OUT_BEL[17];
				output DOBDO4 = CELL[2].OUT_BEL[1];
				output DOBDO5 = CELL[2].OUT_BEL[20];
				output DOBDO6 = CELL[2].OUT_BEL[6];
				output DOBDO7 = CELL[2].OUT_BEL[16];
				output DOBDO8 = CELL[3].OUT_BEL[12];
				output DOBDO9 = CELL[3].OUT_BEL[10];
				output DOPADOP0 = CELL[2].OUT_BEL[22];
				output DOPADOP1 = CELL[3].OUT_BEL[8];
				output DOPBDOP0 = CELL[2].OUT_BEL[3];
				output DOPBDOP1 = CELL[3].OUT_BEL[1];
				input ENAWREN = CELL[1].IMUX_LOGICIN[25];
				input ENBRDEN = CELL[2].IMUX_LOGICIN[34];
				input REGCEA = CELL[2].IMUX_LOGICIN[29];
				input REGCEBREGCE = CELL[2].IMUX_LOGICIN[59];
				input RSTA = CELL[2].IMUX_SR[0];
				input RSTBRST = CELL[2].IMUX_SR[1];
				input WEAWEL0 = CELL[3].IMUX_LOGICIN[58];
				input WEAWEL1 = CELL[3].IMUX_LOGICIN[44];
				input WEBWEU0 = CELL[0].IMUX_LOGICIN[54];
				input WEBWEU1 = CELL[0].IMUX_LOGICIN[34];
			}

			// wire CELL[0].IMUX_LOGICIN[1]        BRAM_H[1].ADDRAWRADDR3
			// wire CELL[0].IMUX_LOGICIN[2]        BRAM_H[1].ADDRAWRADDR8
			// wire CELL[0].IMUX_LOGICIN[3]        BRAM_F.DIA11 BRAM_H[0].DIADI11
			// wire CELL[0].IMUX_LOGICIN[4]        BRAM_F.WEB0 BRAM_H[0].WEBWEU0
			// wire CELL[0].IMUX_LOGICIN[7]        BRAM_F.DIA1 BRAM_H[0].DIADI1
			// wire CELL[0].IMUX_LOGICIN[8]        BRAM_H[1].ADDRAWRADDR12
			// wire CELL[0].IMUX_LOGICIN[9]        BRAM_F.DIA15 BRAM_H[0].DIADI15
			// wire CELL[0].IMUX_LOGICIN[10]       BRAM_F.DIA10 BRAM_H[0].DIADI10
			// wire CELL[0].IMUX_LOGICIN[14]       BRAM_H[1].ADDRAWRADDR9
			// wire CELL[0].IMUX_LOGICIN[15]       BRAM_F.DIA0 BRAM_H[0].DIADI0
			// wire CELL[0].IMUX_LOGICIN[16]       BRAM_F.DIA3 BRAM_H[0].DIADI3
			// wire CELL[0].IMUX_LOGICIN[19]       BRAM_F.DIA12 BRAM_H[0].DIADI12
			// wire CELL[0].IMUX_LOGICIN[20]       BRAM_F.DIA4 BRAM_H[0].DIADI4
			// wire CELL[0].IMUX_LOGICIN[23]       BRAM_F.DIA6 BRAM_H[0].DIADI6
			// wire CELL[0].IMUX_LOGICIN[25]       BRAM_F.WEB1 BRAM_H[0].WEBWEU1
			// wire CELL[0].IMUX_LOGICIN[26]       BRAM_F.DIA8 BRAM_H[0].DIADI8
			// wire CELL[0].IMUX_LOGICIN[27]       BRAM_F.DIA13 BRAM_H[0].DIADI13
			// wire CELL[0].IMUX_LOGICIN[28]       BRAM_H[1].ADDRAWRADDR4
			// wire CELL[0].IMUX_LOGICIN[29]       BRAM_H[1].ADDRAWRADDR5
			// wire CELL[0].IMUX_LOGICIN[30]       BRAM_F.DIA9 BRAM_H[0].DIADI9
			// wire CELL[0].IMUX_LOGICIN[31]       BRAM_F.ADDRA13 BRAM_H[1].ADDRAWRADDR0
			// wire CELL[0].IMUX_LOGICIN[32]       BRAM_F.DIA14 BRAM_H[0].DIADI14
			// wire CELL[0].IMUX_LOGICIN[34]       BRAM_F.WEB3 BRAM_H[1].WEBWEU1
			// wire CELL[0].IMUX_LOGICIN[36]       BRAM_F.DIA2 BRAM_H[0].DIADI2
			// wire CELL[0].IMUX_LOGICIN[37]       BRAM_H[1].ADDRAWRADDR11
			// wire CELL[0].IMUX_LOGICIN[38]       BRAM_F.DIA5 BRAM_H[0].DIADI5
			// wire CELL[0].IMUX_LOGICIN[39]       BRAM_H[1].ADDRAWRADDR10
			// wire CELL[0].IMUX_LOGICIN[41]       BRAM_H[1].ADDRAWRADDR1
			// wire CELL[0].IMUX_LOGICIN[48]       BRAM_F.DIA7 BRAM_H[0].DIADI7
			// wire CELL[0].IMUX_LOGICIN[52]       BRAM_H[1].ADDRAWRADDR7
			// wire CELL[0].IMUX_LOGICIN[54]       BRAM_F.WEB2 BRAM_H[1].WEBWEU0
			// wire CELL[0].IMUX_LOGICIN[55]       BRAM_F.DIPA1 BRAM_H[0].DIPADIP1
			// wire CELL[0].IMUX_LOGICIN[57]       BRAM_F.DIPA0 BRAM_H[0].DIPADIP0
			// wire CELL[0].IMUX_LOGICIN[58]       BRAM_H[1].ADDRAWRADDR2
			// wire CELL[0].IMUX_LOGICIN[59]       BRAM_H[1].ADDRAWRADDR6
			// wire CELL[0].OUT_BEL[0]             BRAM_F.DOA2 BRAM_H[0].DOADO2
			// wire CELL[0].OUT_BEL[1]             BRAM_F.DOB4 BRAM_H[0].DOBDO4
			// wire CELL[0].OUT_BEL[2]             BRAM_F.DOA0 BRAM_H[0].DOADO0
			// wire CELL[0].OUT_BEL[3]             BRAM_F.DOPB0 BRAM_H[0].DOPBDOP0
			// wire CELL[0].OUT_BEL[4]             BRAM_F.DOB6 BRAM_H[0].DOBDO6
			// wire CELL[0].OUT_BEL[5]             BRAM_F.DOB2 BRAM_H[0].DOBDO2
			// wire CELL[0].OUT_BEL[6]             BRAM_F.DOA6 BRAM_H[0].DOADO6
			// wire CELL[0].OUT_BEL[7]             BRAM_F.DOA1 BRAM_H[0].DOADO1
			// wire CELL[0].OUT_BEL[8]             BRAM_F.DOA4 BRAM_H[0].DOADO4
			// wire CELL[0].OUT_BEL[10]            BRAM_F.DOA3 BRAM_H[0].DOADO3
			// wire CELL[0].OUT_BEL[12]            BRAM_F.DOB1 BRAM_H[0].DOBDO1
			// wire CELL[0].OUT_BEL[13]            BRAM_F.DOB5 BRAM_H[0].DOBDO5
			// wire CELL[0].OUT_BEL[14]            BRAM_F.DOB0 BRAM_H[0].DOBDO0
			// wire CELL[0].OUT_BEL[15]            BRAM_F.DOPA0 BRAM_H[0].DOPADOP0
			// wire CELL[0].OUT_BEL[16]            BRAM_F.DOA7 BRAM_H[0].DOADO7
			// wire CELL[0].OUT_BEL[17]            BRAM_F.DOB3 BRAM_H[0].DOBDO3
			// wire CELL[0].OUT_BEL[18]            BRAM_F.DOA5 BRAM_H[0].DOADO5
			// wire CELL[0].OUT_BEL[21]            BRAM_F.DOB7 BRAM_H[0].DOBDO7
			// wire CELL[1].IMUX_CLK[0]            BRAM_F.CLKA BRAM_H[0].CLKAWRCLK
			// wire CELL[1].IMUX_CLK[1]            BRAM_F.CLKB BRAM_H[0].CLKBRDCLK
			// wire CELL[1].IMUX_SR[0]             BRAM_F.RSTA BRAM_H[0].RSTA
			// wire CELL[1].IMUX_SR[1]             BRAM_F.RSTB BRAM_H[0].RSTBRST
			// wire CELL[1].IMUX_LOGICIN[1]        BRAM_F.ADDRA5 BRAM_H[0].ADDRAWRADDR5
			// wire CELL[1].IMUX_LOGICIN[2]        BRAM_F.DIB13 BRAM_H[0].DIBDI13
			// wire CELL[1].IMUX_LOGICIN[3]        BRAM_F.DIB8 BRAM_H[0].DIBDI8
			// wire CELL[1].IMUX_LOGICIN[4]        BRAM_F.DIB5 BRAM_H[0].DIBDI5
			// wire CELL[1].IMUX_LOGICIN[8]        BRAM_F.ADDRA11 BRAM_H[0].ADDRAWRADDR11
			// wire CELL[1].IMUX_LOGICIN[9]        BRAM_F.ADDRA8 BRAM_H[0].ADDRAWRADDR8
			// wire CELL[1].IMUX_LOGICIN[10]       BRAM_F.ADDRA3 BRAM_H[0].ADDRAWRADDR3
			// wire CELL[1].IMUX_LOGICIN[12]       BRAM_F.DIB0 BRAM_H[0].DIBDI0
			// wire CELL[1].IMUX_LOGICIN[14]       BRAM_F.DIB14 BRAM_H[0].DIBDI14
			// wire CELL[1].IMUX_LOGICIN[19]       BRAM_F.DIB9 BRAM_H[0].DIBDI9
			// wire CELL[1].IMUX_LOGICIN[23]       BRAM_F.DIB3 BRAM_H[0].DIBDI3
			// wire CELL[1].IMUX_LOGICIN[25]       BRAM_H[1].ENAWREN
			// wire CELL[1].IMUX_LOGICIN[26]       BRAM_F.DIB7 BRAM_H[0].DIBDI7
			// wire CELL[1].IMUX_LOGICIN[27]       BRAM_F.ADDRA6 BRAM_H[0].ADDRAWRADDR6
			// wire CELL[1].IMUX_LOGICIN[28]       BRAM_F.DIB10 BRAM_H[0].DIBDI10
			// wire CELL[1].IMUX_LOGICIN[29]       BRAM_F.DIB11 BRAM_H[0].DIBDI11
			// wire CELL[1].IMUX_LOGICIN[30]       BRAM_F.DIPB1 BRAM_H[0].DIPBDIP1
			// wire CELL[1].IMUX_LOGICIN[31]       BRAM_F.ADDRA12 BRAM_H[0].ADDRAWRADDR12
			// wire CELL[1].IMUX_LOGICIN[32]       BRAM_F.ADDRA7 BRAM_H[0].ADDRAWRADDR7
			// wire CELL[1].IMUX_LOGICIN[34]       BRAM_F.ADDRA0 BRAM_H[0].ADDRAWRADDR0
			// wire CELL[1].IMUX_LOGICIN[37]       BRAM_F.DIB15 BRAM_H[0].DIBDI15
			// wire CELL[1].IMUX_LOGICIN[38]       BRAM_F.DIB2 BRAM_H[0].DIBDI2
			// wire CELL[1].IMUX_LOGICIN[39]       BRAM_F.ADDRA10 BRAM_H[0].ADDRAWRADDR10
			// wire CELL[1].IMUX_LOGICIN[41]       BRAM_F.DIPB0 BRAM_H[0].DIPBDIP0
			// wire CELL[1].IMUX_LOGICIN[44]       BRAM_F.ADDRA2 BRAM_H[0].ADDRAWRADDR2
			// wire CELL[1].IMUX_LOGICIN[47]       BRAM_F.DIB1 BRAM_H[0].DIBDI1
			// wire CELL[1].IMUX_LOGICIN[48]       BRAM_F.ENA BRAM_H[0].ENAWREN
			// wire CELL[1].IMUX_LOGICIN[52]       BRAM_F.ADDRA9 BRAM_H[0].ADDRAWRADDR9
			// wire CELL[1].IMUX_LOGICIN[54]       BRAM_F.ADDRA1 BRAM_H[0].ADDRAWRADDR1
			// wire CELL[1].IMUX_LOGICIN[55]       BRAM_F.DIB6 BRAM_H[0].DIBDI6
			// wire CELL[1].IMUX_LOGICIN[57]       BRAM_F.DIB4 BRAM_H[0].DIBDI4
			// wire CELL[1].IMUX_LOGICIN[58]       BRAM_F.ADDRA4 BRAM_H[0].ADDRAWRADDR4
			// wire CELL[1].IMUX_LOGICIN[59]       BRAM_F.DIB12 BRAM_H[0].DIBDI12
			// wire CELL[1].OUT_BEL[0]             BRAM_F.DOB8 BRAM_H[0].DOBDO8
			// wire CELL[1].OUT_BEL[1]             BRAM_F.DOPA1 BRAM_H[0].DOPADOP1
			// wire CELL[1].OUT_BEL[3]             BRAM_F.DOA11 BRAM_H[0].DOADO11
			// wire CELL[1].OUT_BEL[4]             BRAM_F.DOB13 BRAM_H[0].DOBDO13
			// wire CELL[1].OUT_BEL[5]             BRAM_F.DOA9 BRAM_H[0].DOADO9
			// wire CELL[1].OUT_BEL[6]             BRAM_F.DOA13 BRAM_H[0].DOADO13
			// wire CELL[1].OUT_BEL[8]             BRAM_F.DOB11 BRAM_H[0].DOBDO11
			// wire CELL[1].OUT_BEL[9]             BRAM_F.DOB15 BRAM_H[0].DOBDO15
			// wire CELL[1].OUT_BEL[10]            BRAM_F.DOB9 BRAM_H[0].DOBDO9
			// wire CELL[1].OUT_BEL[11]            BRAM_F.DOA15 BRAM_H[0].DOADO15
			// wire CELL[1].OUT_BEL[12]            BRAM_F.DOA8 BRAM_H[0].DOADO8
			// wire CELL[1].OUT_BEL[13]            BRAM_F.DOB12 BRAM_H[0].DOBDO12
			// wire CELL[1].OUT_BEL[16]            BRAM_F.DOA14 BRAM_H[0].DOADO14
			// wire CELL[1].OUT_BEL[17]            BRAM_F.DOA10 BRAM_H[0].DOADO10
			// wire CELL[1].OUT_BEL[18]            BRAM_F.DOPB1 BRAM_H[0].DOPBDOP1
			// wire CELL[1].OUT_BEL[20]            BRAM_F.DOA12 BRAM_H[0].DOADO12
			// wire CELL[1].OUT_BEL[21]            BRAM_F.DOB14 BRAM_H[0].DOBDO14
			// wire CELL[1].OUT_BEL[22]            BRAM_F.DOB10 BRAM_H[0].DOBDO10
			// wire CELL[2].IMUX_CLK[0]            BRAM_H[1].CLKAWRCLK
			// wire CELL[2].IMUX_CLK[1]            BRAM_H[1].CLKBRDCLK
			// wire CELL[2].IMUX_SR[0]             BRAM_H[1].RSTA
			// wire CELL[2].IMUX_SR[1]             BRAM_H[1].RSTBRST
			// wire CELL[2].IMUX_LOGICIN[3]        BRAM_F.DIA27 BRAM_H[1].DIADI11
			// wire CELL[2].IMUX_LOGICIN[4]        BRAM_F.ADDRB10 BRAM_H[0].ADDRBRDADDR10
			// wire CELL[2].IMUX_LOGICIN[5]        BRAM_F.ADDRB2 BRAM_H[0].ADDRBRDADDR2
			// wire CELL[2].IMUX_LOGICIN[7]        BRAM_F.DIA17 BRAM_H[1].DIADI1
			// wire CELL[2].IMUX_LOGICIN[9]        BRAM_F.DIA31 BRAM_H[1].DIADI15
			// wire CELL[2].IMUX_LOGICIN[10]       BRAM_F.ADDRB12 BRAM_H[0].ADDRBRDADDR12
			// wire CELL[2].IMUX_LOGICIN[12]       BRAM_F.ADDRB3 BRAM_H[0].ADDRBRDADDR3
			// wire CELL[2].IMUX_LOGICIN[15]       BRAM_F.DIA16 BRAM_H[1].DIADI0
			// wire CELL[2].IMUX_LOGICIN[16]       BRAM_F.DIA19 BRAM_H[1].DIADI3
			// wire CELL[2].IMUX_LOGICIN[17]       BRAM_F.ADDRB7 BRAM_H[0].ADDRBRDADDR7
			// wire CELL[2].IMUX_LOGICIN[19]       BRAM_F.DIA28 BRAM_H[1].DIADI12
			// wire CELL[2].IMUX_LOGICIN[20]       BRAM_F.DIA20 BRAM_H[1].DIADI4
			// wire CELL[2].IMUX_LOGICIN[23]       BRAM_F.DIA22 BRAM_H[1].DIADI6
			// wire CELL[2].IMUX_LOGICIN[24]       BRAM_F.ADDRB0 BRAM_H[0].ADDRBRDADDR0
			// wire CELL[2].IMUX_LOGICIN[25]       BRAM_F.ADDRB9 BRAM_H[0].ADDRBRDADDR9
			// wire CELL[2].IMUX_LOGICIN[26]       BRAM_F.DIA24 BRAM_H[1].DIADI8
			// wire CELL[2].IMUX_LOGICIN[27]       BRAM_F.DIA30 BRAM_H[1].DIADI14
			// wire CELL[2].IMUX_LOGICIN[28]       BRAM_F.DIA29 BRAM_H[1].DIADI13
			// wire CELL[2].IMUX_LOGICIN[29]       BRAM_H[1].REGCEA
			// wire CELL[2].IMUX_LOGICIN[30]       BRAM_F.DIA25 BRAM_H[1].DIADI9
			// wire CELL[2].IMUX_LOGICIN[32]       BRAM_F.REGCEA BRAM_H[0].REGCEA
			// wire CELL[2].IMUX_LOGICIN[34]       BRAM_H[1].ENBRDEN
			// wire CELL[2].IMUX_LOGICIN[36]       BRAM_F.DIA18 BRAM_H[1].DIADI2
			// wire CELL[2].IMUX_LOGICIN[38]       BRAM_F.DIA21 BRAM_H[1].DIADI5
			// wire CELL[2].IMUX_LOGICIN[41]       BRAM_F.DIA26 BRAM_H[1].DIADI10
			// wire CELL[2].IMUX_LOGICIN[42]       BRAM_F.ADDRB1 BRAM_H[0].ADDRBRDADDR1
			// wire CELL[2].IMUX_LOGICIN[44]       BRAM_F.DIPA2 BRAM_H[1].DIPADIP0
			// wire CELL[2].IMUX_LOGICIN[45]       BRAM_F.ADDRB6 BRAM_H[0].ADDRBRDADDR6
			// wire CELL[2].IMUX_LOGICIN[47]       BRAM_F.ADDRB5 BRAM_H[0].ADDRBRDADDR5
			// wire CELL[2].IMUX_LOGICIN[48]       BRAM_F.DIA23 BRAM_H[1].DIADI7
			// wire CELL[2].IMUX_LOGICIN[54]       BRAM_F.ENB BRAM_H[0].ENBRDEN
			// wire CELL[2].IMUX_LOGICIN[55]       BRAM_F.DIPA3 BRAM_H[1].DIPADIP1
			// wire CELL[2].IMUX_LOGICIN[57]       BRAM_F.ADDRB8 BRAM_H[0].ADDRBRDADDR8
			// wire CELL[2].IMUX_LOGICIN[58]       BRAM_F.ADDRB11 BRAM_H[0].ADDRBRDADDR11
			// wire CELL[2].IMUX_LOGICIN[59]       BRAM_H[1].REGCEBREGCE
			// wire CELL[2].IMUX_LOGICIN[62]       BRAM_F.ADDRB4 BRAM_H[0].ADDRBRDADDR4
			// wire CELL[2].OUT_BEL[0]             BRAM_F.DOA18 BRAM_H[1].DOADO2
			// wire CELL[2].OUT_BEL[1]             BRAM_F.DOB20 BRAM_H[1].DOBDO4
			// wire CELL[2].OUT_BEL[2]             BRAM_F.DOA16 BRAM_H[1].DOADO0
			// wire CELL[2].OUT_BEL[3]             BRAM_F.DOPB2 BRAM_H[1].DOPBDOP0
			// wire CELL[2].OUT_BEL[4]             BRAM_F.DOA23 BRAM_H[1].DOADO7
			// wire CELL[2].OUT_BEL[5]             BRAM_F.DOB18 BRAM_H[1].DOBDO2
			// wire CELL[2].OUT_BEL[6]             BRAM_F.DOB22 BRAM_H[1].DOBDO6
			// wire CELL[2].OUT_BEL[8]             BRAM_F.DOA20 BRAM_H[1].DOADO4
			// wire CELL[2].OUT_BEL[10]            BRAM_F.DOA19 BRAM_H[1].DOADO3
			// wire CELL[2].OUT_BEL[12]            BRAM_F.DOB17 BRAM_H[1].DOBDO1
			// wire CELL[2].OUT_BEL[13]            BRAM_F.DOA22 BRAM_H[1].DOADO6
			// wire CELL[2].OUT_BEL[14]            BRAM_F.DOA17 BRAM_H[1].DOADO1
			// wire CELL[2].OUT_BEL[16]            BRAM_F.DOB23 BRAM_H[1].DOBDO7
			// wire CELL[2].OUT_BEL[17]            BRAM_F.DOB19 BRAM_H[1].DOBDO3
			// wire CELL[2].OUT_BEL[18]            BRAM_F.DOA21 BRAM_H[1].DOADO5
			// wire CELL[2].OUT_BEL[19]            BRAM_F.DOB16 BRAM_H[1].DOBDO0
			// wire CELL[2].OUT_BEL[20]            BRAM_F.DOB21 BRAM_H[1].DOBDO5
			// wire CELL[2].OUT_BEL[22]            BRAM_F.DOPA2 BRAM_H[1].DOPADOP0
			// wire CELL[3].IMUX_LOGICIN[1]        BRAM_F.DIB25 BRAM_H[1].DIBDI9
			// wire CELL[3].IMUX_LOGICIN[3]        BRAM_F.DIB24 BRAM_H[1].DIBDI8
			// wire CELL[3].IMUX_LOGICIN[4]        BRAM_F.DIB22 BRAM_H[1].DIBDI6
			// wire CELL[3].IMUX_LOGICIN[5]        BRAM_H[1].ADDRBRDADDR4
			// wire CELL[3].IMUX_LOGICIN[7]        BRAM_H[1].ADDRBRDADDR2
			// wire CELL[3].IMUX_LOGICIN[8]        BRAM_F.DIB31 BRAM_H[1].DIBDI15
			// wire CELL[3].IMUX_LOGICIN[9]        BRAM_F.DIB29 BRAM_H[1].DIBDI13
			// wire CELL[3].IMUX_LOGICIN[10]       BRAM_F.WEA0 BRAM_H[0].WEAWEL0
			// wire CELL[3].IMUX_LOGICIN[12]       BRAM_H[1].ADDRBRDADDR6
			// wire CELL[3].IMUX_LOGICIN[15]       BRAM_H[1].ADDRBRDADDR1
			// wire CELL[3].IMUX_LOGICIN[16]       BRAM_H[1].ADDRBRDADDR8
			// wire CELL[3].IMUX_LOGICIN[17]       BRAM_H[1].ADDRBRDADDR10
			// wire CELL[3].IMUX_LOGICIN[19]       BRAM_F.DIB26 BRAM_H[1].DIBDI10
			// wire CELL[3].IMUX_LOGICIN[20]       BRAM_H[1].ADDRBRDADDR7
			// wire CELL[3].IMUX_LOGICIN[23]       BRAM_F.DIB19 BRAM_H[1].DIBDI3
			// wire CELL[3].IMUX_LOGICIN[24]       BRAM_F.ADDRB13 BRAM_H[1].ADDRBRDADDR0
			// wire CELL[3].IMUX_LOGICIN[25]       BRAM_F.REGCEB BRAM_H[0].REGCEBREGCE
			// wire CELL[3].IMUX_LOGICIN[26]       BRAM_F.DIPB2 BRAM_H[1].DIPBDIP0
			// wire CELL[3].IMUX_LOGICIN[27]       BRAM_F.DIB27 BRAM_H[1].DIBDI11
			// wire CELL[3].IMUX_LOGICIN[30]       BRAM_F.WEA1 BRAM_H[0].WEAWEL1
			// wire CELL[3].IMUX_LOGICIN[34]       BRAM_H[1].ADDRBRDADDR11
			// wire CELL[3].IMUX_LOGICIN[36]       BRAM_H[1].ADDRBRDADDR5
			// wire CELL[3].IMUX_LOGICIN[38]       BRAM_F.DIB18 BRAM_H[1].DIBDI2
			// wire CELL[3].IMUX_LOGICIN[39]       BRAM_F.DIB30 BRAM_H[1].DIBDI14
			// wire CELL[3].IMUX_LOGICIN[41]       BRAM_F.DIPB3 BRAM_H[1].DIPBDIP1
			// wire CELL[3].IMUX_LOGICIN[42]       BRAM_H[1].ADDRBRDADDR3
			// wire CELL[3].IMUX_LOGICIN[44]       BRAM_F.WEA3 BRAM_H[1].WEAWEL1
			// wire CELL[3].IMUX_LOGICIN[45]       BRAM_H[1].ADDRBRDADDR9
			// wire CELL[3].IMUX_LOGICIN[47]       BRAM_F.DIB17 BRAM_H[1].DIBDI1
			// wire CELL[3].IMUX_LOGICIN[48]       BRAM_H[1].ADDRBRDADDR12
			// wire CELL[3].IMUX_LOGICIN[54]       BRAM_F.DIB20 BRAM_H[1].DIBDI4
			// wire CELL[3].IMUX_LOGICIN[55]       BRAM_F.DIB23 BRAM_H[1].DIBDI7
			// wire CELL[3].IMUX_LOGICIN[57]       BRAM_F.DIB21 BRAM_H[1].DIBDI5
			// wire CELL[3].IMUX_LOGICIN[58]       BRAM_F.WEA2 BRAM_H[1].WEAWEL0
			// wire CELL[3].IMUX_LOGICIN[59]       BRAM_F.DIB28 BRAM_H[1].DIBDI12
			// wire CELL[3].IMUX_LOGICIN[62]       BRAM_F.DIB16 BRAM_H[1].DIBDI0
			// wire CELL[3].OUT_BEL[1]             BRAM_F.DOPB3 BRAM_H[1].DOPBDOP1
			// wire CELL[3].OUT_BEL[3]             BRAM_F.DOB27 BRAM_H[1].DOBDO11
			// wire CELL[3].OUT_BEL[4]             BRAM_F.DOA29 BRAM_H[1].DOADO13
			// wire CELL[3].OUT_BEL[5]             BRAM_F.DOA25 BRAM_H[1].DOADO9
			// wire CELL[3].OUT_BEL[6]             BRAM_F.DOB29 BRAM_H[1].DOBDO13
			// wire CELL[3].OUT_BEL[7]             BRAM_F.DOA24 BRAM_H[1].DOADO8
			// wire CELL[3].OUT_BEL[8]             BRAM_F.DOPA3 BRAM_H[1].DOPADOP1
			// wire CELL[3].OUT_BEL[9]             BRAM_F.DOB31 BRAM_H[1].DOBDO15
			// wire CELL[3].OUT_BEL[10]            BRAM_F.DOB25 BRAM_H[1].DOBDO9
			// wire CELL[3].OUT_BEL[11]            BRAM_F.DOA31 BRAM_H[1].DOADO15
			// wire CELL[3].OUT_BEL[12]            BRAM_F.DOB24 BRAM_H[1].DOBDO8
			// wire CELL[3].OUT_BEL[15]            BRAM_F.DOA27 BRAM_H[1].DOADO11
			// wire CELL[3].OUT_BEL[16]            BRAM_F.DOA30 BRAM_H[1].DOADO14
			// wire CELL[3].OUT_BEL[17]            BRAM_F.DOA26 BRAM_H[1].DOADO10
			// wire CELL[3].OUT_BEL[18]            BRAM_F.DOA28 BRAM_H[1].DOADO12
			// wire CELL[3].OUT_BEL[20]            BRAM_F.DOB28 BRAM_H[1].DOBDO12
			// wire CELL[3].OUT_BEL[21]            BRAM_F.DOB30 BRAM_H[1].DOBDO14
			// wire CELL[3].OUT_BEL[22]            BRAM_F.DOB26 BRAM_H[1].DOBDO10
		}

		tile_class DSP {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (24, rev 64);
			bitrect MAIN[1]: Vertical (24, rev 64);
			bitrect MAIN[2]: Vertical (24, rev 64);
			bitrect MAIN[3]: Vertical (24, rev 64);

			bel DSP {
				input A[0] = CELL[2].IMUX_LOGICIN[19];
				input A[1] = CELL[2].IMUX_LOGICIN[29];
				input A[2] = CELL[2].IMUX_LOGICIN[52];
				input A[3] = CELL[2].IMUX_LOGICIN[39];
				input A[4] = CELL[2].IMUX_LOGICIN[8];
				input A[5] = CELL[3].IMUX_LOGICIN[15];
				input A[6] = CELL[3].IMUX_LOGICIN[7];
				input A[7] = CELL[3].IMUX_LOGICIN[16];
				input A[8] = CELL[3].IMUX_LOGICIN[23];
				input A[9] = CELL[3].IMUX_LOGICIN[44];
				input A[10] = CELL[3].IMUX_LOGICIN[26];
				input A[11] = CELL[3].IMUX_LOGICIN[30];
				input A[12] = CELL[3].IMUX_LOGICIN[1];
				input A[13] = CELL[3].IMUX_LOGICIN[19];
				input A[14] = CELL[3].IMUX_LOGICIN[29];
				input A[15] = CELL[3].IMUX_LOGICIN[52];
				input A[16] = CELL[3].IMUX_LOGICIN[14];
				input A[17] = CELL[3].IMUX_LOGICIN[8];
				input B[0] = CELL[0].IMUX_LOGICIN[42];
				input B[1] = CELL[0].IMUX_LOGICIN[38];
				input B[2] = CELL[0].IMUX_LOGICIN[34];
				input B[3] = CELL[0].IMUX_LOGICIN[44];
				input B[4] = CELL[0].IMUX_LOGICIN[30];
				input B[5] = CELL[0].IMUX_LOGICIN[58];
				input B[6] = CELL[0].IMUX_LOGICIN[29];
				input B[7] = CELL[0].IMUX_LOGICIN[37];
				input B[8] = CELL[0].IMUX_LOGICIN[31];
				input B[9] = CELL[1].IMUX_LOGICIN[34];
				input B[10] = CELL[1].IMUX_LOGICIN[57];
				input B[11] = CELL[1].IMUX_LOGICIN[55];
				input B[12] = CELL[1].IMUX_LOGICIN[1];
				input B[13] = CELL[1].IMUX_LOGICIN[27];
				input B[14] = CELL[1].IMUX_LOGICIN[52];
				input B[15] = CELL[1].IMUX_LOGICIN[39];
				input B[16] = CELL[2].IMUX_LOGICIN[36];
				input B[17] = CELL[2].IMUX_LOGICIN[47];
				input C[0] = CELL[0].IMUX_LOGICIN[15];
				input C[1] = CELL[0].IMUX_LOGICIN[62];
				input C[2] = CELL[0].IMUX_LOGICIN[20];
				input C[3] = CELL[0].IMUX_LOGICIN[17];
				input C[4] = CELL[0].IMUX_LOGICIN[23];
				input C[5] = CELL[0].IMUX_LOGICIN[4];
				input C[6] = CELL[0].IMUX_LOGICIN[55];
				input C[7] = CELL[0].IMUX_LOGICIN[41];
				input C[8] = CELL[0].IMUX_LOGICIN[3];
				input C[9] = CELL[0].IMUX_LOGICIN[28];
				input C[10] = CELL[0].IMUX_LOGICIN[32];
				input C[11] = CELL[0].IMUX_LOGICIN[14];
				input C[12] = CELL[1].IMUX_LOGICIN[15];
				input C[13] = CELL[1].IMUX_LOGICIN[36];
				input C[14] = CELL[1].IMUX_LOGICIN[47];
				input C[15] = CELL[1].IMUX_LOGICIN[17];
				input C[16] = CELL[1].IMUX_LOGICIN[48];
				input C[17] = CELL[1].IMUX_LOGICIN[44];
				input C[18] = CELL[1].IMUX_LOGICIN[26];
				input C[19] = CELL[1].IMUX_LOGICIN[41];
				input C[20] = CELL[1].IMUX_LOGICIN[58];
				input C[21] = CELL[1].IMUX_LOGICIN[19];
				input C[22] = CELL[1].IMUX_LOGICIN[32];
				input C[23] = CELL[1].IMUX_LOGICIN[9];
				input C[24] = CELL[2].IMUX_LOGICIN[16];
				input C[25] = CELL[2].IMUX_LOGICIN[20];
				input C[26] = CELL[2].IMUX_LOGICIN[23];
				input C[27] = CELL[2].IMUX_LOGICIN[48];
				input C[28] = CELL[2].IMUX_LOGICIN[4];
				input C[29] = CELL[2].IMUX_LOGICIN[26];
				input C[30] = CELL[2].IMUX_LOGICIN[10];
				input C[31] = CELL[2].IMUX_LOGICIN[3];
				input C[32] = CELL[2].IMUX_LOGICIN[27];
				input C[33] = CELL[2].IMUX_LOGICIN[59];
				input C[34] = CELL[2].IMUX_LOGICIN[14];
				input C[35] = CELL[2].IMUX_LOGICIN[31];
				input C[36] = CELL[3].IMUX_LOGICIN[36];
				input C[37] = CELL[3].IMUX_LOGICIN[47];
				input C[38] = CELL[3].IMUX_LOGICIN[17];
				input C[39] = CELL[3].IMUX_LOGICIN[57];
				input C[40] = CELL[3].IMUX_LOGICIN[4];
				input C[41] = CELL[3].IMUX_LOGICIN[55];
				input C[42] = CELL[3].IMUX_LOGICIN[10];
				input C[43] = CELL[3].IMUX_LOGICIN[3];
				input C[44] = CELL[3].IMUX_LOGICIN[27];
				input C[45] = CELL[3].IMUX_LOGICIN[32];
				input C[46] = CELL[3].IMUX_LOGICIN[39];
				input C[47] = CELL[3].IMUX_LOGICIN[37];
				input D[0] = CELL[0].IMUX_LOGICIN[7];
				input D[1] = CELL[0].IMUX_LOGICIN[47];
				input D[2] = CELL[0].IMUX_LOGICIN[25];
				input D[3] = CELL[0].IMUX_LOGICIN[57];
				input D[4] = CELL[0].IMUX_LOGICIN[26];
				input D[5] = CELL[0].IMUX_LOGICIN[1];
				input D[6] = CELL[0].IMUX_LOGICIN[59];
				input D[7] = CELL[0].IMUX_LOGICIN[39];
				input D[8] = CELL[0].IMUX_LOGICIN[8];
				input D[9] = CELL[1].IMUX_LOGICIN[45];
				input D[10] = CELL[1].IMUX_LOGICIN[23];
				input D[11] = CELL[1].IMUX_LOGICIN[4];
				input D[12] = CELL[1].IMUX_LOGICIN[10];
				input D[13] = CELL[1].IMUX_LOGICIN[28];
				input D[14] = CELL[1].IMUX_LOGICIN[2];
				input D[15] = CELL[1].IMUX_LOGICIN[14];
				input D[16] = CELL[2].IMUX_LOGICIN[7];
				input D[17] = CELL[2].IMUX_LOGICIN[12];
				input OPMODE[0] = CELL[1].IMUX_LOGICIN[31];
				input OPMODE[1] = CELL[1].IMUX_LOGICIN[8];
				input OPMODE[2] = CELL[2].IMUX_LOGICIN[42];
				input OPMODE[3] = CELL[2].IMUX_LOGICIN[15];
				input OPMODE[4] = CELL[1].IMUX_LOGICIN[5];
				input OPMODE[5] = CELL[2].IMUX_LOGICIN[62];
				input OPMODE[6] = CELL[1].IMUX_LOGICIN[16];
				input OPMODE[7] = CELL[2].IMUX_LOGICIN[24];
				input CLK = ^CELL[2].IMUX_CLK[0] @MAIN[3][23][19];
				input CEA = ^CELL[2].IMUX_LOGICIN[30] @MAIN[3][23][17];
				input CEB = ^CELL[2].IMUX_LOGICIN[41] @MAIN[3][23][15];
				input CEC = ^CELL[2].IMUX_LOGICIN[57] @MAIN[3][23][13];
				input CED = ^CELL[2].IMUX_LOGICIN[17] @MAIN[3][22][14];
				input CEOPMODE = ^CELL[2].IMUX_LOGICIN[55] @MAIN[3][23][12];
				input CECARRYIN = ^CELL[2].IMUX_LOGICIN[34] @MAIN[3][22][15];
				input CEM = ^CELL[2].IMUX_LOGICIN[58] @MAIN[3][23][18];
				input CEP = ^CELL[2].IMUX_LOGICIN[44] @MAIN[3][22][20];
				input RSTA = ^CELL[3].IMUX_SR[0] @MAIN[3][23][21];
				input RSTB = ^CELL[3].IMUX_SR[1] @MAIN[3][23][20];
				input RSTC = ^CELL[2].IMUX_SR[0] @MAIN[3][23][14];
				input RSTD = ^CELL[0].IMUX_SR[0] @MAIN[3][22][18];
				input RSTOPMODE = ^CELL[1].IMUX_SR[1] @MAIN[3][22][23];
				input RSTCARRYIN = ^CELL[0].IMUX_SR[1] @MAIN[3][22][17];
				input RSTM = ^CELL[2].IMUX_SR[1] @MAIN[3][22][21];
				input RSTP = ^CELL[1].IMUX_SR[0] @MAIN[3][22][19];
				output M[0] = CELL[0].OUT_BEL[12];
				output M[1] = CELL[0].OUT_BEL[10];
				output M[2] = CELL[0].OUT_BEL[17];
				output M[3] = CELL[0].OUT_BEL[3];
				output M[4] = CELL[0].OUT_BEL[8];
				output M[5] = CELL[0].OUT_BEL[13];
				output M[6] = CELL[0].OUT_BEL[6];
				output M[7] = CELL[0].OUT_BEL[21];
				output M[8] = CELL[0].OUT_BEL[23];
				output M[9] = CELL[1].OUT_BEL[14];
				output M[10] = CELL[1].OUT_BEL[19];
				output M[11] = CELL[1].OUT_BEL[0];
				output M[12] = CELL[1].OUT_BEL[5];
				output M[13] = CELL[1].OUT_BEL[15];
				output M[14] = CELL[1].OUT_BEL[3];
				output M[15] = CELL[1].OUT_BEL[18];
				output M[16] = CELL[1].OUT_BEL[20];
				output M[17] = CELL[1].OUT_BEL[23];
				output M[18] = CELL[2].OUT_BEL[2];
				output M[19] = CELL[2].OUT_BEL[14];
				output M[20] = CELL[2].OUT_BEL[12];
				output M[21] = CELL[2].OUT_BEL[0];
				output M[22] = CELL[2].OUT_BEL[15];
				output M[23] = CELL[2].OUT_BEL[3];
				output M[24] = CELL[2].OUT_BEL[20];
				output M[25] = CELL[2].OUT_BEL[13];
				output M[26] = CELL[2].OUT_BEL[23];
				output M[27] = CELL[2].OUT_BEL[11];
				output M[28] = CELL[3].OUT_BEL[19];
				output M[29] = CELL[3].OUT_BEL[7];
				output M[30] = CELL[3].OUT_BEL[10];
				output M[31] = CELL[3].OUT_BEL[17];
				output M[32] = CELL[3].OUT_BEL[8];
				output M[33] = CELL[3].OUT_BEL[1];
				output M[34] = CELL[3].OUT_BEL[4];
				output M[35] = CELL[3].OUT_BEL[16];
				output P[0] = CELL[0].OUT_BEL[14];
				output P[1] = CELL[0].OUT_BEL[7];
				output P[2] = CELL[0].OUT_BEL[0];
				output P[3] = CELL[0].OUT_BEL[5];
				output P[4] = CELL[0].OUT_BEL[22];
				output P[5] = CELL[0].OUT_BEL[15];
				output P[6] = CELL[0].OUT_BEL[1];
				output P[7] = CELL[0].OUT_BEL[18];
				output P[8] = CELL[0].OUT_BEL[20];
				output P[9] = CELL[0].OUT_BEL[4];
				output P[10] = CELL[0].OUT_BEL[16];
				output P[11] = CELL[0].OUT_BEL[9];
				output P[12] = CELL[1].OUT_BEL[2];
				output P[13] = CELL[1].OUT_BEL[7];
				output P[14] = CELL[1].OUT_BEL[12];
				output P[15] = CELL[1].OUT_BEL[10];
				output P[16] = CELL[1].OUT_BEL[17];
				output P[17] = CELL[1].OUT_BEL[22];
				output P[18] = CELL[1].OUT_BEL[8];
				output P[19] = CELL[1].OUT_BEL[1];
				output P[20] = CELL[1].OUT_BEL[13];
				output P[21] = CELL[1].OUT_BEL[4];
				output P[22] = CELL[1].OUT_BEL[16];
				output P[23] = CELL[1].OUT_BEL[11];
				output P[24] = CELL[2].OUT_BEL[7];
				output P[25] = CELL[2].OUT_BEL[10];
				output P[26] = CELL[2].OUT_BEL[17];
				output P[27] = CELL[2].OUT_BEL[22];
				output P[28] = CELL[2].OUT_BEL[8];
				output P[29] = CELL[2].OUT_BEL[1];
				output P[30] = CELL[2].OUT_BEL[18];
				output P[31] = CELL[2].OUT_BEL[6];
				output P[32] = CELL[2].OUT_BEL[4];
				output P[33] = CELL[2].OUT_BEL[21];
				output P[34] = CELL[2].OUT_BEL[9];
				output P[35] = CELL[3].OUT_BEL[2];
				output P[36] = CELL[3].OUT_BEL[12];
				output P[37] = CELL[3].OUT_BEL[0];
				output P[38] = CELL[3].OUT_BEL[5];
				output P[39] = CELL[3].OUT_BEL[22];
				output P[40] = CELL[3].OUT_BEL[15];
				output P[41] = CELL[3].OUT_BEL[3];
				output P[42] = CELL[3].OUT_BEL[18];
				output P[43] = CELL[3].OUT_BEL[20];
				output P[44] = CELL[3].OUT_BEL[6];
				output P[45] = CELL[3].OUT_BEL[21];
				output P[46] = CELL[3].OUT_BEL[23];
				output P[47] = CELL[3].OUT_BEL[11];
				output CARRYOUTF = CELL[3].OUT_BEL[9];
				attribute B_INPUT @[MAIN[3][22][3]] {
					DIRECT = 0b0,
					CASCADE = 0b1,
				}
				attribute CARRYINSEL @[MAIN[3][22][4]] {
					CARRYIN = 0b0,
					OPMODE5 = 0b1,
				}
				attribute A0REG @MAIN[3][23][4];
				attribute A1REG @MAIN[2][23][61];
				attribute B0REG @MAIN[3][23][5];
				attribute B1REG @MAIN[3][23][3];
				attribute CREG @MAIN[2][22][62];
				attribute DREG @MAIN[3][22][0];
				attribute MREG @MAIN[2][23][62];
				attribute PREG @MAIN[3][22][5];
				attribute OPMODEREG @MAIN[2][22][61];
				attribute CARRYINREG @MAIN[3][22][13];
				attribute CARRYOUTREG @MAIN[3][22][12];
				attribute RSTTYPE @[MAIN[3][23][0]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			// wire CELL[0].IMUX_SR[0]             DSP.RSTD
			// wire CELL[0].IMUX_SR[1]             DSP.RSTCARRYIN
			// wire CELL[0].IMUX_LOGICIN[1]        DSP.D[5]
			// wire CELL[0].IMUX_LOGICIN[3]        DSP.C[8]
			// wire CELL[0].IMUX_LOGICIN[4]        DSP.C[5]
			// wire CELL[0].IMUX_LOGICIN[7]        DSP.D[0]
			// wire CELL[0].IMUX_LOGICIN[8]        DSP.D[8]
			// wire CELL[0].IMUX_LOGICIN[14]       DSP.C[11]
			// wire CELL[0].IMUX_LOGICIN[15]       DSP.C[0]
			// wire CELL[0].IMUX_LOGICIN[17]       DSP.C[3]
			// wire CELL[0].IMUX_LOGICIN[20]       DSP.C[2]
			// wire CELL[0].IMUX_LOGICIN[23]       DSP.C[4]
			// wire CELL[0].IMUX_LOGICIN[25]       DSP.D[2]
			// wire CELL[0].IMUX_LOGICIN[26]       DSP.D[4]
			// wire CELL[0].IMUX_LOGICIN[28]       DSP.C[9]
			// wire CELL[0].IMUX_LOGICIN[29]       DSP.B[6]
			// wire CELL[0].IMUX_LOGICIN[30]       DSP.B[4]
			// wire CELL[0].IMUX_LOGICIN[31]       DSP.B[8]
			// wire CELL[0].IMUX_LOGICIN[32]       DSP.C[10]
			// wire CELL[0].IMUX_LOGICIN[34]       DSP.B[2]
			// wire CELL[0].IMUX_LOGICIN[37]       DSP.B[7]
			// wire CELL[0].IMUX_LOGICIN[38]       DSP.B[1]
			// wire CELL[0].IMUX_LOGICIN[39]       DSP.D[7]
			// wire CELL[0].IMUX_LOGICIN[41]       DSP.C[7]
			// wire CELL[0].IMUX_LOGICIN[42]       DSP.B[0]
			// wire CELL[0].IMUX_LOGICIN[44]       DSP.B[3]
			// wire CELL[0].IMUX_LOGICIN[47]       DSP.D[1]
			// wire CELL[0].IMUX_LOGICIN[55]       DSP.C[6]
			// wire CELL[0].IMUX_LOGICIN[57]       DSP.D[3]
			// wire CELL[0].IMUX_LOGICIN[58]       DSP.B[5]
			// wire CELL[0].IMUX_LOGICIN[59]       DSP.D[6]
			// wire CELL[0].IMUX_LOGICIN[62]       DSP.C[1]
			// wire CELL[0].OUT_BEL[0]             DSP.P[2]
			// wire CELL[0].OUT_BEL[1]             DSP.P[6]
			// wire CELL[0].OUT_BEL[3]             DSP.M[3]
			// wire CELL[0].OUT_BEL[4]             DSP.P[9]
			// wire CELL[0].OUT_BEL[5]             DSP.P[3]
			// wire CELL[0].OUT_BEL[6]             DSP.M[6]
			// wire CELL[0].OUT_BEL[7]             DSP.P[1]
			// wire CELL[0].OUT_BEL[8]             DSP.M[4]
			// wire CELL[0].OUT_BEL[9]             DSP.P[11]
			// wire CELL[0].OUT_BEL[10]            DSP.M[1]
			// wire CELL[0].OUT_BEL[12]            DSP.M[0]
			// wire CELL[0].OUT_BEL[13]            DSP.M[5]
			// wire CELL[0].OUT_BEL[14]            DSP.P[0]
			// wire CELL[0].OUT_BEL[15]            DSP.P[5]
			// wire CELL[0].OUT_BEL[16]            DSP.P[10]
			// wire CELL[0].OUT_BEL[17]            DSP.M[2]
			// wire CELL[0].OUT_BEL[18]            DSP.P[7]
			// wire CELL[0].OUT_BEL[20]            DSP.P[8]
			// wire CELL[0].OUT_BEL[21]            DSP.M[7]
			// wire CELL[0].OUT_BEL[22]            DSP.P[4]
			// wire CELL[0].OUT_BEL[23]            DSP.M[8]
			// wire CELL[1].IMUX_SR[0]             DSP.RSTP
			// wire CELL[1].IMUX_SR[1]             DSP.RSTOPMODE
			// wire CELL[1].IMUX_LOGICIN[1]        DSP.B[12]
			// wire CELL[1].IMUX_LOGICIN[2]        DSP.D[14]
			// wire CELL[1].IMUX_LOGICIN[4]        DSP.D[11]
			// wire CELL[1].IMUX_LOGICIN[5]        DSP.OPMODE[4]
			// wire CELL[1].IMUX_LOGICIN[8]        DSP.OPMODE[1]
			// wire CELL[1].IMUX_LOGICIN[9]        DSP.C[23]
			// wire CELL[1].IMUX_LOGICIN[10]       DSP.D[12]
			// wire CELL[1].IMUX_LOGICIN[14]       DSP.D[15]
			// wire CELL[1].IMUX_LOGICIN[15]       DSP.C[12]
			// wire CELL[1].IMUX_LOGICIN[16]       DSP.OPMODE[6]
			// wire CELL[1].IMUX_LOGICIN[17]       DSP.C[15]
			// wire CELL[1].IMUX_LOGICIN[19]       DSP.C[21]
			// wire CELL[1].IMUX_LOGICIN[23]       DSP.D[10]
			// wire CELL[1].IMUX_LOGICIN[26]       DSP.C[18]
			// wire CELL[1].IMUX_LOGICIN[27]       DSP.B[13]
			// wire CELL[1].IMUX_LOGICIN[28]       DSP.D[13]
			// wire CELL[1].IMUX_LOGICIN[31]       DSP.OPMODE[0]
			// wire CELL[1].IMUX_LOGICIN[32]       DSP.C[22]
			// wire CELL[1].IMUX_LOGICIN[34]       DSP.B[9]
			// wire CELL[1].IMUX_LOGICIN[36]       DSP.C[13]
			// wire CELL[1].IMUX_LOGICIN[39]       DSP.B[15]
			// wire CELL[1].IMUX_LOGICIN[41]       DSP.C[19]
			// wire CELL[1].IMUX_LOGICIN[44]       DSP.C[17]
			// wire CELL[1].IMUX_LOGICIN[45]       DSP.D[9]
			// wire CELL[1].IMUX_LOGICIN[47]       DSP.C[14]
			// wire CELL[1].IMUX_LOGICIN[48]       DSP.C[16]
			// wire CELL[1].IMUX_LOGICIN[52]       DSP.B[14]
			// wire CELL[1].IMUX_LOGICIN[55]       DSP.B[11]
			// wire CELL[1].IMUX_LOGICIN[57]       DSP.B[10]
			// wire CELL[1].IMUX_LOGICIN[58]       DSP.C[20]
			// wire CELL[1].OUT_BEL[0]             DSP.M[11]
			// wire CELL[1].OUT_BEL[1]             DSP.P[19]
			// wire CELL[1].OUT_BEL[2]             DSP.P[12]
			// wire CELL[1].OUT_BEL[3]             DSP.M[14]
			// wire CELL[1].OUT_BEL[4]             DSP.P[21]
			// wire CELL[1].OUT_BEL[5]             DSP.M[12]
			// wire CELL[1].OUT_BEL[7]             DSP.P[13]
			// wire CELL[1].OUT_BEL[8]             DSP.P[18]
			// wire CELL[1].OUT_BEL[10]            DSP.P[15]
			// wire CELL[1].OUT_BEL[11]            DSP.P[23]
			// wire CELL[1].OUT_BEL[12]            DSP.P[14]
			// wire CELL[1].OUT_BEL[13]            DSP.P[20]
			// wire CELL[1].OUT_BEL[14]            DSP.M[9]
			// wire CELL[1].OUT_BEL[15]            DSP.M[13]
			// wire CELL[1].OUT_BEL[16]            DSP.P[22]
			// wire CELL[1].OUT_BEL[17]            DSP.P[16]
			// wire CELL[1].OUT_BEL[18]            DSP.M[15]
			// wire CELL[1].OUT_BEL[19]            DSP.M[10]
			// wire CELL[1].OUT_BEL[20]            DSP.M[16]
			// wire CELL[1].OUT_BEL[22]            DSP.P[17]
			// wire CELL[1].OUT_BEL[23]            DSP.M[17]
			// wire CELL[2].IMUX_CLK[0]            DSP.CLK
			// wire CELL[2].IMUX_SR[0]             DSP.RSTC
			// wire CELL[2].IMUX_SR[1]             DSP.RSTM
			// wire CELL[2].IMUX_LOGICIN[3]        DSP.C[31]
			// wire CELL[2].IMUX_LOGICIN[4]        DSP.C[28]
			// wire CELL[2].IMUX_LOGICIN[7]        DSP.D[16]
			// wire CELL[2].IMUX_LOGICIN[8]        DSP.A[4]
			// wire CELL[2].IMUX_LOGICIN[10]       DSP.C[30]
			// wire CELL[2].IMUX_LOGICIN[12]       DSP.D[17]
			// wire CELL[2].IMUX_LOGICIN[14]       DSP.C[34]
			// wire CELL[2].IMUX_LOGICIN[15]       DSP.OPMODE[3]
			// wire CELL[2].IMUX_LOGICIN[16]       DSP.C[24]
			// wire CELL[2].IMUX_LOGICIN[17]       DSP.CED
			// wire CELL[2].IMUX_LOGICIN[19]       DSP.A[0]
			// wire CELL[2].IMUX_LOGICIN[20]       DSP.C[25]
			// wire CELL[2].IMUX_LOGICIN[23]       DSP.C[26]
			// wire CELL[2].IMUX_LOGICIN[24]       DSP.OPMODE[7]
			// wire CELL[2].IMUX_LOGICIN[26]       DSP.C[29]
			// wire CELL[2].IMUX_LOGICIN[27]       DSP.C[32]
			// wire CELL[2].IMUX_LOGICIN[29]       DSP.A[1]
			// wire CELL[2].IMUX_LOGICIN[30]       DSP.CEA
			// wire CELL[2].IMUX_LOGICIN[31]       DSP.C[35]
			// wire CELL[2].IMUX_LOGICIN[34]       DSP.CECARRYIN
			// wire CELL[2].IMUX_LOGICIN[36]       DSP.B[16]
			// wire CELL[2].IMUX_LOGICIN[39]       DSP.A[3]
			// wire CELL[2].IMUX_LOGICIN[41]       DSP.CEB
			// wire CELL[2].IMUX_LOGICIN[42]       DSP.OPMODE[2]
			// wire CELL[2].IMUX_LOGICIN[44]       DSP.CEP
			// wire CELL[2].IMUX_LOGICIN[47]       DSP.B[17]
			// wire CELL[2].IMUX_LOGICIN[48]       DSP.C[27]
			// wire CELL[2].IMUX_LOGICIN[52]       DSP.A[2]
			// wire CELL[2].IMUX_LOGICIN[55]       DSP.CEOPMODE
			// wire CELL[2].IMUX_LOGICIN[57]       DSP.CEC
			// wire CELL[2].IMUX_LOGICIN[58]       DSP.CEM
			// wire CELL[2].IMUX_LOGICIN[59]       DSP.C[33]
			// wire CELL[2].IMUX_LOGICIN[62]       DSP.OPMODE[5]
			// wire CELL[2].OUT_BEL[0]             DSP.M[21]
			// wire CELL[2].OUT_BEL[1]             DSP.P[29]
			// wire CELL[2].OUT_BEL[2]             DSP.M[18]
			// wire CELL[2].OUT_BEL[3]             DSP.M[23]
			// wire CELL[2].OUT_BEL[4]             DSP.P[32]
			// wire CELL[2].OUT_BEL[6]             DSP.P[31]
			// wire CELL[2].OUT_BEL[7]             DSP.P[24]
			// wire CELL[2].OUT_BEL[8]             DSP.P[28]
			// wire CELL[2].OUT_BEL[9]             DSP.P[34]
			// wire CELL[2].OUT_BEL[10]            DSP.P[25]
			// wire CELL[2].OUT_BEL[11]            DSP.M[27]
			// wire CELL[2].OUT_BEL[12]            DSP.M[20]
			// wire CELL[2].OUT_BEL[13]            DSP.M[25]
			// wire CELL[2].OUT_BEL[14]            DSP.M[19]
			// wire CELL[2].OUT_BEL[15]            DSP.M[22]
			// wire CELL[2].OUT_BEL[17]            DSP.P[26]
			// wire CELL[2].OUT_BEL[18]            DSP.P[30]
			// wire CELL[2].OUT_BEL[20]            DSP.M[24]
			// wire CELL[2].OUT_BEL[21]            DSP.P[33]
			// wire CELL[2].OUT_BEL[22]            DSP.P[27]
			// wire CELL[2].OUT_BEL[23]            DSP.M[26]
			// wire CELL[3].IMUX_SR[0]             DSP.RSTA
			// wire CELL[3].IMUX_SR[1]             DSP.RSTB
			// wire CELL[3].IMUX_LOGICIN[1]        DSP.A[12]
			// wire CELL[3].IMUX_LOGICIN[3]        DSP.C[43]
			// wire CELL[3].IMUX_LOGICIN[4]        DSP.C[40]
			// wire CELL[3].IMUX_LOGICIN[7]        DSP.A[6]
			// wire CELL[3].IMUX_LOGICIN[8]        DSP.A[17]
			// wire CELL[3].IMUX_LOGICIN[10]       DSP.C[42]
			// wire CELL[3].IMUX_LOGICIN[14]       DSP.A[16]
			// wire CELL[3].IMUX_LOGICIN[15]       DSP.A[5]
			// wire CELL[3].IMUX_LOGICIN[16]       DSP.A[7]
			// wire CELL[3].IMUX_LOGICIN[17]       DSP.C[38]
			// wire CELL[3].IMUX_LOGICIN[19]       DSP.A[13]
			// wire CELL[3].IMUX_LOGICIN[23]       DSP.A[8]
			// wire CELL[3].IMUX_LOGICIN[26]       DSP.A[10]
			// wire CELL[3].IMUX_LOGICIN[27]       DSP.C[44]
			// wire CELL[3].IMUX_LOGICIN[29]       DSP.A[14]
			// wire CELL[3].IMUX_LOGICIN[30]       DSP.A[11]
			// wire CELL[3].IMUX_LOGICIN[32]       DSP.C[45]
			// wire CELL[3].IMUX_LOGICIN[36]       DSP.C[36]
			// wire CELL[3].IMUX_LOGICIN[37]       DSP.C[47]
			// wire CELL[3].IMUX_LOGICIN[39]       DSP.C[46]
			// wire CELL[3].IMUX_LOGICIN[44]       DSP.A[9]
			// wire CELL[3].IMUX_LOGICIN[47]       DSP.C[37]
			// wire CELL[3].IMUX_LOGICIN[52]       DSP.A[15]
			// wire CELL[3].IMUX_LOGICIN[55]       DSP.C[41]
			// wire CELL[3].IMUX_LOGICIN[57]       DSP.C[39]
			// wire CELL[3].OUT_BEL[0]             DSP.P[37]
			// wire CELL[3].OUT_BEL[1]             DSP.M[33]
			// wire CELL[3].OUT_BEL[2]             DSP.P[35]
			// wire CELL[3].OUT_BEL[3]             DSP.P[41]
			// wire CELL[3].OUT_BEL[4]             DSP.M[34]
			// wire CELL[3].OUT_BEL[5]             DSP.P[38]
			// wire CELL[3].OUT_BEL[6]             DSP.P[44]
			// wire CELL[3].OUT_BEL[7]             DSP.M[29]
			// wire CELL[3].OUT_BEL[8]             DSP.M[32]
			// wire CELL[3].OUT_BEL[9]             DSP.CARRYOUTF
			// wire CELL[3].OUT_BEL[10]            DSP.M[30]
			// wire CELL[3].OUT_BEL[11]            DSP.P[47]
			// wire CELL[3].OUT_BEL[12]            DSP.P[36]
			// wire CELL[3].OUT_BEL[15]            DSP.P[40]
			// wire CELL[3].OUT_BEL[16]            DSP.M[35]
			// wire CELL[3].OUT_BEL[17]            DSP.M[31]
			// wire CELL[3].OUT_BEL[18]            DSP.P[42]
			// wire CELL[3].OUT_BEL[19]            DSP.M[28]
			// wire CELL[3].OUT_BEL[20]            DSP.P[43]
			// wire CELL[3].OUT_BEL[21]            DSP.P[45]
			// wire CELL[3].OUT_BEL[22]            DSP.P[39]
			// wire CELL[3].OUT_BEL[23]            DSP.P[46]
		}

		tile_class IOI_WE {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel ILOGIC[0] {
				input BITSLIP = IMUX_LOGICIN[19];
				input CE0 = IMUX_LOGICIN[62];
				output CFB0 = OUT_CLKPAD_CFB0[0];
				output CFB1 = OUT_CLKPAD_CFB1[0];
				input CLKDIV = IMUX_CLK[1];
				output DFB = OUT_CLKPAD_DFB[0];
				output FABRICOUT = OUT_BEL[7];
				output Q1 = OUT_BEL[8];
				output Q2 = OUT_BEL[9];
				output Q3 = OUT_BEL[10];
				output Q4 = OUT_BEL[11];
				input REV = IMUX_LOGICIN[59];
				input SR_INT = IMUX_LOGICIN[20];
			}

			bel ILOGIC[1] {
				input BITSLIP = IMUX_LOGICIN[57];
				input CE0 = IMUX_LOGICIN[38];
				output CFB0 = OUT_CLKPAD_CFB0[1];
				output CFB1 = OUT_CLKPAD_CFB1[1];
				input CLKDIV = IMUX_CLK[0];
				output DFB = OUT_CLKPAD_DFB[1];
				output FABRICOUT = OUT_BEL[0];
				output INCDEC = OUT_BEL[5];
				output Q1 = OUT_BEL[1];
				output Q2 = OUT_BEL[2];
				output Q3 = OUT_BEL[3];
				output Q4 = OUT_BEL[4];
				input REV = IMUX_LOGICIN[37];
				input SR_INT = IMUX_LOGICIN[36];
				output VALID = OUT_BEL[6];
			}

			bel OLOGIC[0] {
				input CLKDIV = IMUX_CLK[1];
				input D1 = IMUX_LOGICIN[15];
				input D2 = IMUX_LOGICIN[16];
				input D3 = IMUX_LOGICIN[17];
				input D4 = IMUX_LOGICIN[48];
				input OCE = IMUX_LOGICIN[39];
				input REV = IMUX_LOGICIN[14];
				input SR = IMUX_SR[1];
				input T1 = IMUX_LOGICIN[45];
				input T2 = IMUX_LOGICIN[42];
				input T3 = IMUX_LOGICIN[12];
				input T4 = IMUX_LOGICIN[54];
				input TCE = IMUX_LOGICIN[9];
				input TRAIN = IMUX_LOGICIN[28];
			}

			bel OLOGIC[1] {
				input CLKDIV = IMUX_CLK[0];
				input D1 = IMUX_LOGICIN[31];
				input D2 = IMUX_LOGICIN[32];
				input D3 = IMUX_LOGICIN[44];
				input D4 = IMUX_LOGICIN[34];
				input OCE = IMUX_LOGICIN[30];
				input REV = IMUX_LOGICIN[29];
				input SR = IMUX_SR[0];
				input T1 = IMUX_LOGICIN[24];
				input T2 = IMUX_LOGICIN[25];
				input T3 = IMUX_LOGICIN[26];
				input T4 = IMUX_LOGICIN[27];
				input TCE = IMUX_LOGICIN[23];
				input TRAIN = IMUX_LOGICIN[8];
			}

			bel IODELAY[0] {
				output BUSY = OUT_BEL[15];
				input CAL = IMUX_LOGICIN[3];
				input CE = IMUX_LOGICIN[5];
				input CIN = IMUX_LOGICIN[52];
				input CLK = IMUX_CLK[1];
				input INC = IMUX_LOGICIN[7];
				output LOAD = OUT_BEL[17];
				output RCLK = OUT_BEL[13];
				input RST = IMUX_LOGICIN[41];
			}

			bel IODELAY[1] {
				output BUSY = OUT_BEL[14];
				input CAL = IMUX_LOGICIN[2];
				input CE = IMUX_LOGICIN[47];
				input CIN = IMUX_LOGICIN[1];
				input CLK = IMUX_CLK[0];
				output DQSOUTN = OUT_CLKPAD_DQSN;
				output DQSOUTP = OUT_CLKPAD_DQSP;
				input INC = IMUX_LOGICIN[58];
				output LOAD = OUT_BEL[16];
				output RCLK = OUT_BEL[12];
				input RST = IMUX_LOGICIN[55];
			}

			bel IOICLK[0] {
				input CKINT0 = IMUX_CLK[1];
				input CKINT1 = IMUX_GFAN[1];
			}

			bel IOICLK[1] {
				input CKINT0 = IMUX_CLK[0];
				input CKINT1 = IMUX_GFAN[0];
			}

			bel IOI {
				input IOCE0 = IOCE[0];
				input IOCE1 = IOCE[1];
				input IOCE2 = IOCE[2];
				input IOCE3 = IOCE[3];
				input IOCLK0 = IOCLK[0];
				input IOCLK1 = IOCLK[1];
				input IOCLK2 = IOCLK[2];
				input IOCLK3 = IOCLK[3];
				input PLLCE0 = PLLCE[0];
				input PLLCE1 = PLLCE[1];
				input PLLCLK0 = PLLCLK[0];
				input PLLCLK1 = PLLCLK[1];
			}

			bel TIEOFF_IOI {
			}

			// wire IMUX_GFAN[0]                   IOICLK[1].CKINT1
			// wire IMUX_GFAN[1]                   IOICLK[0].CKINT1
			// wire IMUX_CLK[0]                    ILOGIC[1].CLKDIV OLOGIC[1].CLKDIV IODELAY[1].CLK IOICLK[1].CKINT0
			// wire IMUX_CLK[1]                    ILOGIC[0].CLKDIV OLOGIC[0].CLKDIV IODELAY[0].CLK IOICLK[0].CKINT0
			// wire IMUX_SR[0]                     OLOGIC[1].SR
			// wire IMUX_SR[1]                     OLOGIC[0].SR
			// wire IMUX_LOGICIN[1]                IODELAY[1].CIN
			// wire IMUX_LOGICIN[2]                IODELAY[1].CAL
			// wire IMUX_LOGICIN[3]                IODELAY[0].CAL
			// wire IMUX_LOGICIN[5]                IODELAY[0].CE
			// wire IMUX_LOGICIN[7]                IODELAY[0].INC
			// wire IMUX_LOGICIN[8]                OLOGIC[1].TRAIN
			// wire IMUX_LOGICIN[9]                OLOGIC[0].TCE
			// wire IMUX_LOGICIN[12]               OLOGIC[0].T3
			// wire IMUX_LOGICIN[14]               OLOGIC[0].REV
			// wire IMUX_LOGICIN[15]               OLOGIC[0].D1
			// wire IMUX_LOGICIN[16]               OLOGIC[0].D2
			// wire IMUX_LOGICIN[17]               OLOGIC[0].D3
			// wire IMUX_LOGICIN[19]               ILOGIC[0].BITSLIP
			// wire IMUX_LOGICIN[20]               ILOGIC[0].SR_INT
			// wire IMUX_LOGICIN[23]               OLOGIC[1].TCE
			// wire IMUX_LOGICIN[24]               OLOGIC[1].T1
			// wire IMUX_LOGICIN[25]               OLOGIC[1].T2
			// wire IMUX_LOGICIN[26]               OLOGIC[1].T3
			// wire IMUX_LOGICIN[27]               OLOGIC[1].T4
			// wire IMUX_LOGICIN[28]               OLOGIC[0].TRAIN
			// wire IMUX_LOGICIN[29]               OLOGIC[1].REV
			// wire IMUX_LOGICIN[30]               OLOGIC[1].OCE
			// wire IMUX_LOGICIN[31]               OLOGIC[1].D1
			// wire IMUX_LOGICIN[32]               OLOGIC[1].D2
			// wire IMUX_LOGICIN[34]               OLOGIC[1].D4
			// wire IMUX_LOGICIN[36]               ILOGIC[1].SR_INT
			// wire IMUX_LOGICIN[37]               ILOGIC[1].REV
			// wire IMUX_LOGICIN[38]               ILOGIC[1].CE0
			// wire IMUX_LOGICIN[39]               OLOGIC[0].OCE
			// wire IMUX_LOGICIN[41]               IODELAY[0].RST
			// wire IMUX_LOGICIN[42]               OLOGIC[0].T2
			// wire IMUX_LOGICIN[44]               OLOGIC[1].D3
			// wire IMUX_LOGICIN[45]               OLOGIC[0].T1
			// wire IMUX_LOGICIN[47]               IODELAY[1].CE
			// wire IMUX_LOGICIN[48]               OLOGIC[0].D4
			// wire IMUX_LOGICIN[52]               IODELAY[0].CIN
			// wire IMUX_LOGICIN[54]               OLOGIC[0].T4
			// wire IMUX_LOGICIN[55]               IODELAY[1].RST
			// wire IMUX_LOGICIN[57]               ILOGIC[1].BITSLIP
			// wire IMUX_LOGICIN[58]               IODELAY[1].INC
			// wire IMUX_LOGICIN[59]               ILOGIC[0].REV
			// wire IMUX_LOGICIN[62]               ILOGIC[0].CE0
			// wire OUT_BEL[0]                     ILOGIC[1].FABRICOUT
			// wire OUT_BEL[1]                     ILOGIC[1].Q1
			// wire OUT_BEL[2]                     ILOGIC[1].Q2
			// wire OUT_BEL[3]                     ILOGIC[1].Q3
			// wire OUT_BEL[4]                     ILOGIC[1].Q4
			// wire OUT_BEL[5]                     ILOGIC[1].INCDEC
			// wire OUT_BEL[6]                     ILOGIC[1].VALID
			// wire OUT_BEL[7]                     ILOGIC[0].FABRICOUT
			// wire OUT_BEL[8]                     ILOGIC[0].Q1
			// wire OUT_BEL[9]                     ILOGIC[0].Q2
			// wire OUT_BEL[10]                    ILOGIC[0].Q3
			// wire OUT_BEL[11]                    ILOGIC[0].Q4
			// wire OUT_BEL[12]                    IODELAY[1].RCLK
			// wire OUT_BEL[13]                    IODELAY[0].RCLK
			// wire OUT_BEL[14]                    IODELAY[1].BUSY
			// wire OUT_BEL[15]                    IODELAY[0].BUSY
			// wire OUT_BEL[16]                    IODELAY[1].LOAD
			// wire OUT_BEL[17]                    IODELAY[0].LOAD
			// wire IOCLK[0]                       IOI.IOCLK0
			// wire IOCLK[1]                       IOI.IOCLK1
			// wire IOCLK[2]                       IOI.IOCLK2
			// wire IOCLK[3]                       IOI.IOCLK3
			// wire IOCE[0]                        IOI.IOCE0
			// wire IOCE[1]                        IOI.IOCE1
			// wire IOCE[2]                        IOI.IOCE2
			// wire IOCE[3]                        IOI.IOCE3
			// wire PLLCLK[0]                      IOI.PLLCLK0
			// wire PLLCLK[1]                      IOI.PLLCLK1
			// wire PLLCE[0]                       IOI.PLLCE0
			// wire PLLCE[1]                       IOI.PLLCE1
			// wire OUT_CLKPAD_DFB[0]              ILOGIC[0].DFB
			// wire OUT_CLKPAD_DFB[1]              ILOGIC[1].DFB
			// wire OUT_CLKPAD_CFB0[0]             ILOGIC[0].CFB0
			// wire OUT_CLKPAD_CFB0[1]             ILOGIC[1].CFB0
			// wire OUT_CLKPAD_CFB1[0]             ILOGIC[0].CFB1
			// wire OUT_CLKPAD_CFB1[1]             ILOGIC[1].CFB1
			// wire OUT_CLKPAD_DQSP                IODELAY[1].DQSOUTP
			// wire OUT_CLKPAD_DQSN                IODELAY[1].DQSOUTN
		}

		tile_class IOI_SN {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel ILOGIC[0] {
				input BITSLIP = IMUX_LOGICIN[19];
				input CE0 = IMUX_LOGICIN[62];
				output CFB0 = OUT_CLKPAD_CFB0[0];
				output CFB1 = OUT_CLKPAD_CFB1[0];
				input CLKDIV = IMUX_CLK[1];
				output DFB = OUT_CLKPAD_DFB[0];
				output FABRICOUT = OUT_BEL[7];
				output Q1 = OUT_BEL[8];
				output Q2 = OUT_BEL[9];
				output Q3 = OUT_BEL[10];
				output Q4 = OUT_BEL[11];
				input REV = IMUX_LOGICIN[59];
				input SR_INT = IMUX_LOGICIN[20];
			}

			bel ILOGIC[1] {
				input BITSLIP = IMUX_LOGICIN[57];
				input CE0 = IMUX_LOGICIN[38];
				output CFB0 = OUT_CLKPAD_CFB0[1];
				output CFB1 = OUT_CLKPAD_CFB1[1];
				input CLKDIV = IMUX_CLK[0];
				output DFB = OUT_CLKPAD_DFB[1];
				output FABRICOUT = OUT_BEL[0];
				output INCDEC = OUT_BEL[5];
				output Q1 = OUT_BEL[1];
				output Q2 = OUT_BEL[2];
				output Q3 = OUT_BEL[3];
				output Q4 = OUT_BEL[4];
				input REV = IMUX_LOGICIN[37];
				input SR_INT = IMUX_LOGICIN[36];
				output VALID = OUT_BEL[6];
			}

			bel OLOGIC[0] {
				input CLKDIV = IMUX_CLK[1];
				input D1 = IMUX_LOGICIN[15];
				input D2 = IMUX_LOGICIN[16];
				input D3 = IMUX_LOGICIN[17];
				input D4 = IMUX_LOGICIN[48];
				input OCE = IMUX_LOGICIN[39];
				input REV = IMUX_LOGICIN[14];
				input SR = IMUX_SR[1];
				input T1 = IMUX_LOGICIN[45];
				input T2 = IMUX_LOGICIN[42];
				input T3 = IMUX_LOGICIN[12];
				input T4 = IMUX_LOGICIN[54];
				input TCE = IMUX_LOGICIN[9];
				input TRAIN = IMUX_LOGICIN[28];
			}

			bel OLOGIC[1] {
				input CLKDIV = IMUX_CLK[0];
				input D1 = IMUX_LOGICIN[31];
				input D2 = IMUX_LOGICIN[32];
				input D3 = IMUX_LOGICIN[44];
				input D4 = IMUX_LOGICIN[34];
				input OCE = IMUX_LOGICIN[30];
				input REV = IMUX_LOGICIN[29];
				input SR = IMUX_SR[0];
				input T1 = IMUX_LOGICIN[24];
				input T2 = IMUX_LOGICIN[25];
				input T3 = IMUX_LOGICIN[26];
				input T4 = IMUX_LOGICIN[27];
				input TCE = IMUX_LOGICIN[23];
				input TRAIN = IMUX_LOGICIN[8];
			}

			bel IODELAY[0] {
				output BUSY = OUT_BEL[15];
				input CAL = IMUX_LOGICIN[3];
				input CE = IMUX_LOGICIN[5];
				input CIN = IMUX_LOGICIN[52];
				input CLK = IMUX_CLK[1];
				input INC = IMUX_LOGICIN[7];
				output LOAD = OUT_BEL[17];
				output RCLK = OUT_BEL[13];
				input RST = IMUX_LOGICIN[41];
			}

			bel IODELAY[1] {
				output BUSY = OUT_BEL[14];
				input CAL = IMUX_LOGICIN[2];
				input CE = IMUX_LOGICIN[47];
				input CIN = IMUX_LOGICIN[1];
				input CLK = IMUX_CLK[0];
				output DQSOUTN = OUT_CLKPAD_DQSN;
				output DQSOUTP = OUT_CLKPAD_DQSP;
				input INC = IMUX_LOGICIN[58];
				output LOAD = OUT_BEL[16];
				output RCLK = OUT_BEL[12];
				input RST = IMUX_LOGICIN[55];
			}

			bel IOICLK[0] {
				input CKINT0 = IMUX_CLK[1];
				input CKINT1 = IMUX_GFAN[1];
			}

			bel IOICLK[1] {
				input CKINT0 = IMUX_CLK[0];
				input CKINT1 = IMUX_GFAN[0];
			}

			bel IOI {
				input IOCE0 = IOCE[0];
				input IOCE1 = IOCE[1];
				input IOCE2 = IOCE[2];
				input IOCE3 = IOCE[3];
				input IOCLK0 = IOCLK[0];
				input IOCLK1 = IOCLK[1];
				input IOCLK2 = IOCLK[2];
				input IOCLK3 = IOCLK[3];
				input PLLCE0 = PLLCE[0];
				input PLLCE1 = PLLCE[1];
				input PLLCLK0 = PLLCLK[0];
				input PLLCLK1 = PLLCLK[1];
			}

			bel TIEOFF_IOI {
			}

			// wire IMUX_GFAN[0]                   IOICLK[1].CKINT1
			// wire IMUX_GFAN[1]                   IOICLK[0].CKINT1
			// wire IMUX_CLK[0]                    ILOGIC[1].CLKDIV OLOGIC[1].CLKDIV IODELAY[1].CLK IOICLK[1].CKINT0
			// wire IMUX_CLK[1]                    ILOGIC[0].CLKDIV OLOGIC[0].CLKDIV IODELAY[0].CLK IOICLK[0].CKINT0
			// wire IMUX_SR[0]                     OLOGIC[1].SR
			// wire IMUX_SR[1]                     OLOGIC[0].SR
			// wire IMUX_LOGICIN[1]                IODELAY[1].CIN
			// wire IMUX_LOGICIN[2]                IODELAY[1].CAL
			// wire IMUX_LOGICIN[3]                IODELAY[0].CAL
			// wire IMUX_LOGICIN[5]                IODELAY[0].CE
			// wire IMUX_LOGICIN[7]                IODELAY[0].INC
			// wire IMUX_LOGICIN[8]                OLOGIC[1].TRAIN
			// wire IMUX_LOGICIN[9]                OLOGIC[0].TCE
			// wire IMUX_LOGICIN[12]               OLOGIC[0].T3
			// wire IMUX_LOGICIN[14]               OLOGIC[0].REV
			// wire IMUX_LOGICIN[15]               OLOGIC[0].D1
			// wire IMUX_LOGICIN[16]               OLOGIC[0].D2
			// wire IMUX_LOGICIN[17]               OLOGIC[0].D3
			// wire IMUX_LOGICIN[19]               ILOGIC[0].BITSLIP
			// wire IMUX_LOGICIN[20]               ILOGIC[0].SR_INT
			// wire IMUX_LOGICIN[23]               OLOGIC[1].TCE
			// wire IMUX_LOGICIN[24]               OLOGIC[1].T1
			// wire IMUX_LOGICIN[25]               OLOGIC[1].T2
			// wire IMUX_LOGICIN[26]               OLOGIC[1].T3
			// wire IMUX_LOGICIN[27]               OLOGIC[1].T4
			// wire IMUX_LOGICIN[28]               OLOGIC[0].TRAIN
			// wire IMUX_LOGICIN[29]               OLOGIC[1].REV
			// wire IMUX_LOGICIN[30]               OLOGIC[1].OCE
			// wire IMUX_LOGICIN[31]               OLOGIC[1].D1
			// wire IMUX_LOGICIN[32]               OLOGIC[1].D2
			// wire IMUX_LOGICIN[34]               OLOGIC[1].D4
			// wire IMUX_LOGICIN[36]               ILOGIC[1].SR_INT
			// wire IMUX_LOGICIN[37]               ILOGIC[1].REV
			// wire IMUX_LOGICIN[38]               ILOGIC[1].CE0
			// wire IMUX_LOGICIN[39]               OLOGIC[0].OCE
			// wire IMUX_LOGICIN[41]               IODELAY[0].RST
			// wire IMUX_LOGICIN[42]               OLOGIC[0].T2
			// wire IMUX_LOGICIN[44]               OLOGIC[1].D3
			// wire IMUX_LOGICIN[45]               OLOGIC[0].T1
			// wire IMUX_LOGICIN[47]               IODELAY[1].CE
			// wire IMUX_LOGICIN[48]               OLOGIC[0].D4
			// wire IMUX_LOGICIN[52]               IODELAY[0].CIN
			// wire IMUX_LOGICIN[54]               OLOGIC[0].T4
			// wire IMUX_LOGICIN[55]               IODELAY[1].RST
			// wire IMUX_LOGICIN[57]               ILOGIC[1].BITSLIP
			// wire IMUX_LOGICIN[58]               IODELAY[1].INC
			// wire IMUX_LOGICIN[59]               ILOGIC[0].REV
			// wire IMUX_LOGICIN[62]               ILOGIC[0].CE0
			// wire OUT_BEL[0]                     ILOGIC[1].FABRICOUT
			// wire OUT_BEL[1]                     ILOGIC[1].Q1
			// wire OUT_BEL[2]                     ILOGIC[1].Q2
			// wire OUT_BEL[3]                     ILOGIC[1].Q3
			// wire OUT_BEL[4]                     ILOGIC[1].Q4
			// wire OUT_BEL[5]                     ILOGIC[1].INCDEC
			// wire OUT_BEL[6]                     ILOGIC[1].VALID
			// wire OUT_BEL[7]                     ILOGIC[0].FABRICOUT
			// wire OUT_BEL[8]                     ILOGIC[0].Q1
			// wire OUT_BEL[9]                     ILOGIC[0].Q2
			// wire OUT_BEL[10]                    ILOGIC[0].Q3
			// wire OUT_BEL[11]                    ILOGIC[0].Q4
			// wire OUT_BEL[12]                    IODELAY[1].RCLK
			// wire OUT_BEL[13]                    IODELAY[0].RCLK
			// wire OUT_BEL[14]                    IODELAY[1].BUSY
			// wire OUT_BEL[15]                    IODELAY[0].BUSY
			// wire OUT_BEL[16]                    IODELAY[1].LOAD
			// wire OUT_BEL[17]                    IODELAY[0].LOAD
			// wire IOCLK[0]                       IOI.IOCLK0
			// wire IOCLK[1]                       IOI.IOCLK1
			// wire IOCLK[2]                       IOI.IOCLK2
			// wire IOCLK[3]                       IOI.IOCLK3
			// wire IOCE[0]                        IOI.IOCE0
			// wire IOCE[1]                        IOI.IOCE1
			// wire IOCE[2]                        IOI.IOCE2
			// wire IOCE[3]                        IOI.IOCE3
			// wire PLLCLK[0]                      IOI.PLLCLK0
			// wire PLLCLK[1]                      IOI.PLLCLK1
			// wire PLLCE[0]                       IOI.PLLCE0
			// wire PLLCE[1]                       IOI.PLLCE1
			// wire OUT_CLKPAD_DFB[0]              ILOGIC[0].DFB
			// wire OUT_CLKPAD_DFB[1]              ILOGIC[1].DFB
			// wire OUT_CLKPAD_CFB0[0]             ILOGIC[0].CFB0
			// wire OUT_CLKPAD_CFB0[1]             ILOGIC[1].CFB0
			// wire OUT_CLKPAD_CFB1[0]             ILOGIC[0].CFB1
			// wire OUT_CLKPAD_CFB1[1]             ILOGIC[1].CFB1
			// wire OUT_CLKPAD_DQSP                IODELAY[1].DQSOUTP
			// wire OUT_CLKPAD_DQSN                IODELAY[1].DQSOUTN
		}

		tile_class CMT_DCM {
			cell CELL[0];
			cell CELL[1];
			cell CELL_PLL;
			bitrect MAIN[0]: Vertical (31, rev 64);
			bitrect MAIN[1]: Vertical (31, rev 64);
			bitrect MAIN[2]: Vertical (31, rev 64);
			bitrect MAIN[3]: Vertical (31, rev 64);
			bitrect MAIN[4]: Vertical (31, rev 64);
			bitrect MAIN[5]: Vertical (31, rev 64);
			bitrect MAIN[6]: Vertical (31, rev 64);
			bitrect MAIN[7]: Vertical (31, rev 64);
			bitrect MAIN[8]: Vertical (31, rev 64);
			bitrect MAIN[9]: Vertical (31, rev 64);
			bitrect MAIN[10]: Vertical (31, rev 64);
			bitrect MAIN[11]: Vertical (31, rev 64);
			bitrect MAIN[12]: Vertical (31, rev 64);
			bitrect MAIN[13]: Vertical (31, rev 64);
			bitrect MAIN[14]: Vertical (31, rev 64);
			bitrect MAIN[15]: Vertical (31, rev 64);
			bitrect CLK[0]: Vertical (4, rev 64);
			bitrect CLK[1]: Vertical (4, rev 64);
			bitrect CLK[2]: Vertical (4, rev 64);
			bitrect CLK[3]: Vertical (4, rev 64);
			bitrect CLK[4]: Vertical (4, rev 64);
			bitrect CLK[5]: Vertical (4, rev 64);
			bitrect CLK[6]: Vertical (4, rev 64);
			bitrect CLK[7]: Vertical (4, rev 64);
			bitrect CLK[8]: Vertical (4, rev 64);
			bitrect CLK[9]: Vertical (4, rev 64);
			bitrect CLK[10]: Vertical (4, rev 64);
			bitrect CLK[11]: Vertical (4, rev 64);
			bitrect CLK[12]: Vertical (4, rev 64);
			bitrect CLK[13]: Vertical (4, rev 64);
			bitrect CLK[14]: Vertical (4, rev 64);
			bitrect CLK[15]: Vertical (4, rev 64);

			bel DCM[0] {
				input CLKIN = CELL[1].IMUX_DCM_CLKIN[0];
				input CLKFB = CELL[1].IMUX_DCM_CLKFB[0];
				input RST = CELL[0].IMUX_LOGICIN[47];
				input PSCLK = CELL[0].IMUX_GFAN[1];
				input PSEN = CELL[0].IMUX_LOGICIN[24];
				input PSINCDEC = CELL[0].IMUX_LOGICIN[15];
				input STSADRS[0] = CELL[0].IMUX_LOGICIN[16];
				input STSADRS[1] = CELL[0].IMUX_LOGICIN[62];
				input STSADRS[2] = CELL[0].IMUX_LOGICIN[12];
				input STSADRS[3] = CELL[0].IMUX_LOGICIN[5];
				input STSADRS[4] = CELL[0].IMUX_LOGICIN[36];
				input FREEZEDLL = CELL[0].IMUX_LOGICIN[7];
				input FREEZEDFS = CELL[0].IMUX_LOGICIN[42];
				input CTLMODE = CELL[0].IMUX_LOGICIN[23];
				input CTLGO = CELL[0].IMUX_LOGICIN[17];
				input CTLOSC1 = CELL[0].IMUX_LOGICIN[54];
				input CTLOSC2 = CELL[0].IMUX_LOGICIN[34];
				input CTLSEL[0] = CELL[0].IMUX_LOGICIN[38];
				input CTLSEL[1] = CELL[0].IMUX_LOGICIN[45];
				input CTLSEL[2] = CELL[0].IMUX_LOGICIN[20];
				input SKEWCLKIN1 = CELL[1].OMUX_DCM_SKEWCLKIN1[0];
				input SKEWCLKIN2 = CELL[1].OMUX_DCM_SKEWCLKIN2[0];
				input SKEWIN = CELL[0].IMUX_GFAN[0];
				input SKEWRST = CELL[0].IMUX_LOGICIN[48];
				output CLK0 = CELL[1].OUT_DCM_CLK0[0];
				output CLK90 = CELL[1].OUT_DCM_CLK90[0];
				output CLK180 = CELL[1].OUT_DCM_CLK180[0];
				output CLK270 = CELL[1].OUT_DCM_CLK270[0];
				output CLK2X = CELL[1].OUT_DCM_CLK2X[0];
				output CLK2X180 = CELL[1].OUT_DCM_CLK2X180[0];
				output CLKDV = CELL[1].OUT_DCM_CLKDV[0];
				output CLKFX = CELL[1].OUT_DCM_CLKFX[0];
				output CLKFX180 = CELL[1].OUT_DCM_CLKFX180[0];
				output CONCUR = CELL[1].OUT_DCM_CONCUR[0];
				output LOCKED = CELL[0].OUT_BEL[14];
				output PSDONE = CELL[0].OUT_BEL[15];
				output STATUS[0] = CELL[0].OUT_BEL[16];
				output STATUS[1] = CELL[0].OUT_BEL[17];
				output STATUS[2] = CELL[0].OUT_BEL[18];
				output STATUS[3] = CELL[0].OUT_BEL[19];
				output STATUS[4] = CELL[0].OUT_BEL[20];
				output STATUS[5] = CELL[0].OUT_BEL[21];
				output STATUS[6] = CELL[0].OUT_BEL[22];
				output STATUS[7] = CELL[0].OUT_BEL[23];
				output SKEWOUT = CELL[0].OUT_BEL[12];
				output SCANOUT = CELL[0].OUT_BEL[13];
				attribute CLKIN_CLKFB_ENABLE @MAIN[6][30][40];
			}

			bel DCM[1] {
				input CLKIN = CELL[1].IMUX_DCM_CLKIN[1];
				input CLKFB = CELL[1].IMUX_DCM_CLKFB[1];
				input RST = CELL[1].IMUX_LOGICIN[47];
				input PSCLK = CELL[1].IMUX_GFAN[1];
				input PSEN = CELL[1].IMUX_LOGICIN[24];
				input PSINCDEC = CELL[1].IMUX_LOGICIN[15];
				input STSADRS[0] = CELL[1].IMUX_LOGICIN[16];
				input STSADRS[1] = CELL[1].IMUX_LOGICIN[62];
				input STSADRS[2] = CELL[1].IMUX_LOGICIN[12];
				input STSADRS[3] = CELL[1].IMUX_LOGICIN[5];
				input STSADRS[4] = CELL[1].IMUX_LOGICIN[36];
				input FREEZEDLL = CELL[1].IMUX_LOGICIN[7];
				input FREEZEDFS = CELL[1].IMUX_LOGICIN[42];
				input CTLMODE = CELL[1].IMUX_LOGICIN[23];
				input CTLGO = CELL[1].IMUX_LOGICIN[17];
				input CTLOSC1 = CELL[1].IMUX_LOGICIN[54];
				input CTLOSC2 = CELL[1].IMUX_LOGICIN[34];
				input CTLSEL[0] = CELL[1].IMUX_LOGICIN[38];
				input CTLSEL[1] = CELL[1].IMUX_LOGICIN[45];
				input CTLSEL[2] = CELL[1].IMUX_LOGICIN[20];
				input SKEWCLKIN1 = CELL[1].OMUX_DCM_SKEWCLKIN1[1];
				input SKEWCLKIN2 = CELL[1].OMUX_DCM_SKEWCLKIN2[1];
				input SKEWIN = CELL[1].IMUX_GFAN[0];
				input SKEWRST = CELL[1].IMUX_LOGICIN[48];
				output CLK0 = CELL[1].OUT_DCM_CLK0[1];
				output CLK90 = CELL[1].OUT_DCM_CLK90[1];
				output CLK180 = CELL[1].OUT_DCM_CLK180[1];
				output CLK270 = CELL[1].OUT_DCM_CLK270[1];
				output CLK2X = CELL[1].OUT_DCM_CLK2X[1];
				output CLK2X180 = CELL[1].OUT_DCM_CLK2X180[1];
				output CLKDV = CELL[1].OUT_DCM_CLKDV[1];
				output CLKFX = CELL[1].OUT_DCM_CLKFX[1];
				output CLKFX180 = CELL[1].OUT_DCM_CLKFX180[1];
				output CONCUR = CELL[1].OUT_DCM_CONCUR[1];
				output LOCKED = CELL[1].OUT_BEL[14];
				output PSDONE = CELL[1].OUT_BEL[15];
				output STATUS[0] = CELL[1].OUT_BEL[16];
				output STATUS[1] = CELL[1].OUT_BEL[17];
				output STATUS[2] = CELL[1].OUT_BEL[18];
				output STATUS[3] = CELL[1].OUT_BEL[19];
				output STATUS[4] = CELL[1].OUT_BEL[20];
				output STATUS[5] = CELL[1].OUT_BEL[21];
				output STATUS[6] = CELL[1].OUT_BEL[22];
				output STATUS[7] = CELL[1].OUT_BEL[23];
				output SKEWOUT = CELL[1].OUT_BEL[12];
				output SCANOUT = CELL[1].OUT_BEL[13];
				attribute CLKIN_CLKFB_ENABLE @MAIN[6][30][44];
			}

			bel CMT_VREG {
				attribute REG_REG @[MAIN[12][30][8], MAIN[12][30][7], MAIN[12][30][6], MAIN[12][30][5], MAIN[12][30][4], MAIN[12][30][3], MAIN[12][30][2], MAIN[12][30][1], MAIN[12][30][0]];
				attribute REG_BG @[CLK[14][3][63], CLK[14][3][62], CLK[14][3][61], CLK[14][3][60], CLK[14][3][59], CLK[14][3][58], CLK[14][3][57], CLK[14][3][56], CLK[14][3][55], CLK[14][3][54], CLK[14][3][53]];
			}

			switchbox CMT_INT {
				mux CELL[1].CMT_OUT[0] @[CLK[5][3][19], CLK[5][3][21], CLK[5][3][17], CLK[5][3][23], CLK[5][3][16], CLK[5][3][22], CLK[5][3][18], CLK[5][3][20], CLK[5][3][6], CLK[5][3][7]] {
					CELL[1].IMUX_LOGICIN[44] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[1] @[CLK[5][3][27], CLK[5][3][29], CLK[5][3][25], CLK[5][3][31], CLK[5][3][24], CLK[5][3][30], CLK[5][3][26], CLK[5][3][28], CLK[5][3][4], CLK[5][3][5]] {
					CELL[1].IMUX_LOGICIN[55] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[2] @[CLK[5][3][35], CLK[5][3][37], CLK[5][3][33], CLK[5][3][39], CLK[5][3][32], CLK[5][3][38], CLK[5][3][34], CLK[5][3][36], CLK[5][3][2], CLK[5][3][3]] {
					CELL[1].IMUX_LOGICIN[26] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[3] @[CLK[5][3][43], CLK[5][3][45], CLK[5][3][41], CLK[5][3][47], CLK[5][3][40], CLK[5][3][46], CLK[5][3][42], CLK[5][3][44], CLK[5][3][0], CLK[5][3][1]] {
					CELL[1].IMUX_LOGICIN[30] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[4] @[CLK[5][3][51], CLK[5][3][53], CLK[5][3][49], CLK[5][3][55], CLK[5][3][48], CLK[5][3][54], CLK[5][3][50], CLK[5][3][52], CLK[6][3][30], CLK[6][3][31]] {
					CELL[1].IMUX_LOGICIN[41] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[5] @[CLK[5][3][59], CLK[5][3][61], CLK[5][3][57], CLK[5][3][63], CLK[5][3][56], CLK[5][3][62], CLK[5][3][58], CLK[5][3][60], CLK[6][3][28], CLK[6][3][29]] {
					CELL[1].IMUX_LOGICIN[3] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[6] @[CLK[6][3][3], CLK[6][3][5], CLK[6][3][1], CLK[6][3][7], CLK[6][3][0], CLK[6][3][6], CLK[6][3][2], CLK[6][3][4], CLK[6][3][26], CLK[6][3][27]] {
					CELL[1].IMUX_LOGICIN[58] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[7] @[CLK[6][3][11], CLK[6][3][13], CLK[6][3][9], CLK[6][3][15], CLK[6][3][8], CLK[6][3][14], CLK[6][3][10], CLK[6][3][12], CLK[6][3][24], CLK[6][3][25]] {
					CELL[1].IMUX_LOGICIN[19] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[8] @[CLK[9][3][3], CLK[9][3][5], CLK[9][3][1], CLK[9][3][7], CLK[9][3][0], CLK[9][3][6], CLK[9][3][2], CLK[9][3][4], CLK[8][3][54], CLK[8][3][55]] {
					CELL[1].IMUX_LOGICIN[28] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[9] @[CLK[9][3][11], CLK[9][3][13], CLK[9][3][9], CLK[9][3][15], CLK[9][3][8], CLK[9][3][14], CLK[9][3][10], CLK[9][3][12], CLK[8][3][52], CLK[8][3][53]] {
					CELL[1].IMUX_LOGICIN[29] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[10] @[CLK[9][3][19], CLK[9][3][21], CLK[9][3][17], CLK[9][3][23], CLK[9][3][16], CLK[9][3][22], CLK[9][3][18], CLK[9][3][20], CLK[8][3][50], CLK[8][3][51]] {
					CELL[1].IMUX_LOGICIN[32] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[11] @[CLK[9][3][27], CLK[9][3][29], CLK[9][3][25], CLK[9][3][31], CLK[9][3][24], CLK[9][3][30], CLK[9][3][26], CLK[9][3][28], CLK[8][3][48], CLK[8][3][49]] {
					CELL[1].IMUX_LOGICIN[59] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[12] @[CLK[9][3][35], CLK[9][3][37], CLK[9][3][33], CLK[9][3][39], CLK[9][3][32], CLK[9][3][38], CLK[9][3][34], CLK[9][3][36], CLK[10][3][14], CLK[10][3][15]] {
					CELL[1].IMUX_LOGICIN[52] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[13] @[CLK[9][3][43], CLK[9][3][45], CLK[9][3][41], CLK[9][3][47], CLK[9][3][40], CLK[9][3][46], CLK[9][3][42], CLK[9][3][44], CLK[10][3][12], CLK[10][3][13]] {
					CELL[1].IMUX_LOGICIN[2] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[14] @[CLK[9][3][51], CLK[9][3][53], CLK[9][3][49], CLK[9][3][55], CLK[9][3][48], CLK[9][3][54], CLK[9][3][50], CLK[9][3][52], CLK[10][3][10], CLK[10][3][11]] {
					CELL[1].IMUX_LOGICIN[39] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[15] @[CLK[9][3][59], CLK[9][3][61], CLK[9][3][57], CLK[9][3][63], CLK[9][3][56], CLK[9][3][62], CLK[9][3][58], CLK[9][3][60], CLK[10][3][8], CLK[10][3][9]] {
					CELL[1].IMUX_LOGICIN[8] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_CLKC_O[0] @[CLK[5][3][8]] {
					CELL[1].CMT_OUT[0] = 0b1,
					CELL[1].CMT_CLKC_I[0] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[1] @[CLK[5][3][9]] {
					CELL[1].CMT_OUT[1] = 0b1,
					CELL[1].CMT_CLKC_I[1] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[2] @[CLK[5][3][10]] {
					CELL[1].CMT_OUT[2] = 0b1,
					CELL[1].CMT_CLKC_I[2] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[3] @[CLK[5][3][11]] {
					CELL[1].CMT_OUT[3] = 0b1,
					CELL[1].CMT_CLKC_I[3] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[4] @[CLK[5][3][12]] {
					CELL[1].CMT_OUT[4] = 0b1,
					CELL[1].CMT_CLKC_I[4] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[5] @[CLK[5][3][13]] {
					CELL[1].CMT_OUT[5] = 0b1,
					CELL[1].CMT_CLKC_I[5] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[6] @[CLK[5][3][14]] {
					CELL[1].CMT_OUT[6] = 0b1,
					CELL[1].CMT_CLKC_I[6] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[7] @[CLK[5][3][15]] {
					CELL[1].CMT_OUT[7] = 0b1,
					CELL[1].CMT_CLKC_I[7] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[8] @[CLK[8][3][40]] {
					CELL[1].CMT_OUT[8] = 0b1,
					CELL[1].CMT_CLKC_I[8] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[9] @[CLK[8][3][41]] {
					CELL[1].CMT_OUT[9] = 0b1,
					CELL[1].CMT_CLKC_I[9] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[10] @[CLK[8][3][42]] {
					CELL[1].CMT_OUT[10] = 0b1,
					CELL[1].CMT_CLKC_I[10] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[11] @[CLK[8][3][43]] {
					CELL[1].CMT_OUT[11] = 0b1,
					CELL[1].CMT_CLKC_I[11] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[12] @[CLK[8][3][44]] {
					CELL[1].CMT_OUT[12] = 0b1,
					CELL[1].CMT_CLKC_I[12] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[13] @[CLK[8][3][45]] {
					CELL[1].CMT_OUT[13] = 0b1,
					CELL[1].CMT_CLKC_I[13] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[14] @[CLK[8][3][46]] {
					CELL[1].CMT_OUT[14] = 0b1,
					CELL[1].CMT_CLKC_I[14] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[15] @[CLK[8][3][47]] {
					CELL[1].CMT_OUT[15] = 0b1,
					CELL[1].CMT_CLKC_I[15] = 0b0,
				}
				mux CELL[1].IMUX_DCM_CLKIN[0] @[MAIN[6][30][30], MAIN[6][30][29], MAIN[6][30][28], MAIN[6][30][55], MAIN[6][30][59]] {
					CELL[0].IMUX_CLK[1] = 0b00011,
					CELL[0].IMUX_LOGICIN[25] = 0b01111,
					CELL[1].DIVCLK_CMT_W[0] = 0b00001,
					CELL[1].DIVCLK_CMT_W[1] = 0b01101,
					CELL[1].DIVCLK_CMT_W[2] = 0b10000,
					CELL[1].DIVCLK_CMT_W[3] = 0b10100,
					CELL[1].DIVCLK_CMT_E[0] = 0b00000,
					CELL[1].DIVCLK_CMT_E[1] = 0b00100,
					CELL[1].DIVCLK_CMT_E[2] = 0b01000,
					CELL[1].DIVCLK_CMT_E[3] = 0b01100,
					CELL[1].DIVCLK_CMT_V[0] = 0b11000,
					CELL[1].DIVCLK_CMT_V[1] = 0b11100,
					CELL[1].DIVCLK_CMT_V[2] = 0b10001,
					CELL[1].DIVCLK_CMT_V[3] = 0b11101,
					CELL[1].DIVCLK_CMT_V[4] = 0b00010,
					CELL[1].DIVCLK_CMT_V[5] = 0b00110,
					CELL[1].DIVCLK_CMT_V[6] = 0b01010,
					CELL[1].DIVCLK_CMT_V[7] = 0b01110,
					CELL[1].OMUX_PLL_SKEWCLKIN2_BUF = 0b10010,
					off = 0b00000,
				}
				mux CELL[1].IMUX_DCM_CLKIN[1] @[MAIN[11][30][47], MAIN[11][30][36], MAIN[11][30][35], MAIN[11][30][48], MAIN[11][30][46]] {
					CELL[1].IMUX_CLK[1] = 0b00011,
					CELL[1].IMUX_LOGICIN[25] = 0b01111,
					CELL[1].DIVCLK_CMT_W[0] = 0b00001,
					CELL[1].DIVCLK_CMT_W[1] = 0b01101,
					CELL[1].DIVCLK_CMT_W[2] = 0b10000,
					CELL[1].DIVCLK_CMT_W[3] = 0b10100,
					CELL[1].DIVCLK_CMT_E[0] = 0b00000,
					CELL[1].DIVCLK_CMT_E[1] = 0b00100,
					CELL[1].DIVCLK_CMT_E[2] = 0b01000,
					CELL[1].DIVCLK_CMT_E[3] = 0b01100,
					CELL[1].DIVCLK_CMT_V[0] = 0b11000,
					CELL[1].DIVCLK_CMT_V[1] = 0b11100,
					CELL[1].DIVCLK_CMT_V[2] = 0b10001,
					CELL[1].DIVCLK_CMT_V[3] = 0b11101,
					CELL[1].DIVCLK_CMT_V[4] = 0b00010,
					CELL[1].DIVCLK_CMT_V[5] = 0b00110,
					CELL[1].DIVCLK_CMT_V[6] = 0b01010,
					CELL[1].DIVCLK_CMT_V[7] = 0b01110,
					CELL[1].OMUX_PLL_SKEWCLKIN1_BUF = 0b10010,
					off = 0b00000,
				}
				mux CELL[1].IMUX_DCM_CLKFB[0] @[MAIN[6][30][56], MAIN[6][30][51], MAIN[6][30][54], MAIN[6][30][32], MAIN[6][30][50]] {
					CELL[0].IMUX_CLK[0] = 0b00011,
					CELL[0].IMUX_LOGICIN[57] = 0b01111,
					CELL[1].IOFBCLK_CMT_W[0] = 0b00001,
					CELL[1].IOFBCLK_CMT_W[1] = 0b01101,
					CELL[1].IOFBCLK_CMT_W[2] = 0b10000,
					CELL[1].IOFBCLK_CMT_W[3] = 0b10100,
					CELL[1].IOFBCLK_CMT_E[0] = 0b00000,
					CELL[1].IOFBCLK_CMT_E[1] = 0b00100,
					CELL[1].IOFBCLK_CMT_E[2] = 0b01000,
					CELL[1].IOFBCLK_CMT_E[3] = 0b01100,
					CELL[1].IOFBCLK_CMT_V[0] = 0b11000,
					CELL[1].IOFBCLK_CMT_V[1] = 0b11100,
					CELL[1].IOFBCLK_CMT_V[2] = 0b10001,
					CELL[1].IOFBCLK_CMT_V[3] = 0b11101,
					CELL[1].IOFBCLK_CMT_V[4] = 0b00010,
					CELL[1].IOFBCLK_CMT_V[5] = 0b00110,
					CELL[1].IOFBCLK_CMT_V[6] = 0b01010,
					CELL[1].IOFBCLK_CMT_V[7] = 0b01110,
					off = 0b00000,
				}
				mux CELL[1].IMUX_DCM_CLKFB[1] @[MAIN[11][30][31], MAIN[11][30][29], MAIN[11][30][26], MAIN[11][30][32], MAIN[11][30][30]] {
					CELL[1].IMUX_CLK[0] = 0b00011,
					CELL[1].IMUX_LOGICIN[57] = 0b01111,
					CELL[1].IOFBCLK_CMT_W[0] = 0b00001,
					CELL[1].IOFBCLK_CMT_W[1] = 0b01101,
					CELL[1].IOFBCLK_CMT_W[2] = 0b10000,
					CELL[1].IOFBCLK_CMT_W[3] = 0b10100,
					CELL[1].IOFBCLK_CMT_E[0] = 0b00000,
					CELL[1].IOFBCLK_CMT_E[1] = 0b00100,
					CELL[1].IOFBCLK_CMT_E[2] = 0b01000,
					CELL[1].IOFBCLK_CMT_E[3] = 0b01100,
					CELL[1].IOFBCLK_CMT_V[0] = 0b11000,
					CELL[1].IOFBCLK_CMT_V[1] = 0b11100,
					CELL[1].IOFBCLK_CMT_V[2] = 0b10001,
					CELL[1].IOFBCLK_CMT_V[3] = 0b11101,
					CELL[1].IOFBCLK_CMT_V[4] = 0b00010,
					CELL[1].IOFBCLK_CMT_V[5] = 0b00110,
					CELL[1].IOFBCLK_CMT_V[6] = 0b01010,
					CELL[1].IOFBCLK_CMT_V[7] = 0b01110,
					off = 0b00000,
				}
				mux CELL[1].OMUX_DCM_SKEWCLKIN1[0] @[MAIN[6][30][35], MAIN[6][30][34], MAIN[6][30][52], MAIN[6][30][33]] {
					CELL[1].OUT_DCM_CLK0[0] = 0b0000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0001,
					CELL[1].OUT_DCM_CLK180[0] = 0b0010,
					CELL[1].OUT_DCM_CLK270[0] = 0b0011,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0101,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0110,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0111,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b1000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b1001,
				}
				mux CELL[1].OMUX_DCM_SKEWCLKIN1[1] @[MAIN[11][30][52], MAIN[11][30][51], MAIN[11][30][50], MAIN[11][30][49]] {
					CELL[1].OUT_DCM_CLK0[1] = 0b0000,
					CELL[1].OUT_DCM_CLK90[1] = 0b0001,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010,
					CELL[1].OUT_DCM_CLK270[1] = 0b0011,
					CELL[1].OUT_DCM_CLK2X[1] = 0b0100,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b0101,
					CELL[1].OUT_DCM_CLKDV[1] = 0b0110,
					CELL[1].OUT_DCM_CLKFX[1] = 0b0111,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1001,
				}
				mux CELL[1].OMUX_DCM_SKEWCLKIN2[0] @[MAIN[6][30][39], MAIN[6][30][38], MAIN[6][30][37], MAIN[6][30][36]] {
					CELL[1].OUT_DCM_CLK0[0] = 0b0000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0001,
					CELL[1].OUT_DCM_CLK180[0] = 0b0010,
					CELL[1].OUT_DCM_CLK270[0] = 0b0011,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0101,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0110,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0111,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b1000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b1001,
				}
				mux CELL[1].OMUX_DCM_SKEWCLKIN2[1] @[MAIN[6][30][43], MAIN[5][30][58], MAIN[5][30][50], MAIN[11][30][53]] {
					CELL[1].OUT_DCM_CLK0[1] = 0b0000,
					CELL[1].OUT_DCM_CLK90[1] = 0b0001,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010,
					CELL[1].OUT_DCM_CLK270[1] = 0b0011,
					CELL[1].OUT_DCM_CLK2X[1] = 0b0100,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b0101,
					CELL[1].OUT_DCM_CLKDV[1] = 0b0110,
					CELL[1].OUT_DCM_CLKFX[1] = 0b0111,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1001,
				}
				progbuf CELL[1].OMUX_PLL_SKEWCLKIN1_BUF = CELL_PLL.OMUX_PLL_SKEWCLKIN1 @MAIN[11][30][21];
				progbuf CELL[1].OMUX_PLL_SKEWCLKIN2_BUF = CELL_PLL.OMUX_PLL_SKEWCLKIN2 @MAIN[6][30][57];
			}

			// wire CELL[0].IMUX_GFAN[0]           DCM[0].SKEWIN
			// wire CELL[0].IMUX_GFAN[1]           DCM[0].PSCLK
			// wire CELL[0].IMUX_LOGICIN[5]        DCM[0].STSADRS[3]
			// wire CELL[0].IMUX_LOGICIN[7]        DCM[0].FREEZEDLL
			// wire CELL[0].IMUX_LOGICIN[12]       DCM[0].STSADRS[2]
			// wire CELL[0].IMUX_LOGICIN[15]       DCM[0].PSINCDEC
			// wire CELL[0].IMUX_LOGICIN[16]       DCM[0].STSADRS[0]
			// wire CELL[0].IMUX_LOGICIN[17]       DCM[0].CTLGO
			// wire CELL[0].IMUX_LOGICIN[20]       DCM[0].CTLSEL[2]
			// wire CELL[0].IMUX_LOGICIN[23]       DCM[0].CTLMODE
			// wire CELL[0].IMUX_LOGICIN[24]       DCM[0].PSEN
			// wire CELL[0].IMUX_LOGICIN[34]       DCM[0].CTLOSC2
			// wire CELL[0].IMUX_LOGICIN[36]       DCM[0].STSADRS[4]
			// wire CELL[0].IMUX_LOGICIN[38]       DCM[0].CTLSEL[0]
			// wire CELL[0].IMUX_LOGICIN[42]       DCM[0].FREEZEDFS
			// wire CELL[0].IMUX_LOGICIN[45]       DCM[0].CTLSEL[1]
			// wire CELL[0].IMUX_LOGICIN[47]       DCM[0].RST
			// wire CELL[0].IMUX_LOGICIN[48]       DCM[0].SKEWRST
			// wire CELL[0].IMUX_LOGICIN[54]       DCM[0].CTLOSC1
			// wire CELL[0].IMUX_LOGICIN[62]       DCM[0].STSADRS[1]
			// wire CELL[0].OUT_BEL[12]            DCM[0].SKEWOUT
			// wire CELL[0].OUT_BEL[13]            DCM[0].SCANOUT
			// wire CELL[0].OUT_BEL[14]            DCM[0].LOCKED
			// wire CELL[0].OUT_BEL[15]            DCM[0].PSDONE
			// wire CELL[0].OUT_BEL[16]            DCM[0].STATUS[0]
			// wire CELL[0].OUT_BEL[17]            DCM[0].STATUS[1]
			// wire CELL[0].OUT_BEL[18]            DCM[0].STATUS[2]
			// wire CELL[0].OUT_BEL[19]            DCM[0].STATUS[3]
			// wire CELL[0].OUT_BEL[20]            DCM[0].STATUS[4]
			// wire CELL[0].OUT_BEL[21]            DCM[0].STATUS[5]
			// wire CELL[0].OUT_BEL[22]            DCM[0].STATUS[6]
			// wire CELL[0].OUT_BEL[23]            DCM[0].STATUS[7]
			// wire CELL[1].IMUX_GFAN[0]           DCM[1].SKEWIN
			// wire CELL[1].IMUX_GFAN[1]           DCM[1].PSCLK
			// wire CELL[1].IMUX_LOGICIN[5]        DCM[1].STSADRS[3]
			// wire CELL[1].IMUX_LOGICIN[7]        DCM[1].FREEZEDLL
			// wire CELL[1].IMUX_LOGICIN[12]       DCM[1].STSADRS[2]
			// wire CELL[1].IMUX_LOGICIN[15]       DCM[1].PSINCDEC
			// wire CELL[1].IMUX_LOGICIN[16]       DCM[1].STSADRS[0]
			// wire CELL[1].IMUX_LOGICIN[17]       DCM[1].CTLGO
			// wire CELL[1].IMUX_LOGICIN[20]       DCM[1].CTLSEL[2]
			// wire CELL[1].IMUX_LOGICIN[23]       DCM[1].CTLMODE
			// wire CELL[1].IMUX_LOGICIN[24]       DCM[1].PSEN
			// wire CELL[1].IMUX_LOGICIN[34]       DCM[1].CTLOSC2
			// wire CELL[1].IMUX_LOGICIN[36]       DCM[1].STSADRS[4]
			// wire CELL[1].IMUX_LOGICIN[38]       DCM[1].CTLSEL[0]
			// wire CELL[1].IMUX_LOGICIN[42]       DCM[1].FREEZEDFS
			// wire CELL[1].IMUX_LOGICIN[45]       DCM[1].CTLSEL[1]
			// wire CELL[1].IMUX_LOGICIN[47]       DCM[1].RST
			// wire CELL[1].IMUX_LOGICIN[48]       DCM[1].SKEWRST
			// wire CELL[1].IMUX_LOGICIN[54]       DCM[1].CTLOSC1
			// wire CELL[1].IMUX_LOGICIN[62]       DCM[1].STSADRS[1]
			// wire CELL[1].OUT_BEL[12]            DCM[1].SKEWOUT
			// wire CELL[1].OUT_BEL[13]            DCM[1].SCANOUT
			// wire CELL[1].OUT_BEL[14]            DCM[1].LOCKED
			// wire CELL[1].OUT_BEL[15]            DCM[1].PSDONE
			// wire CELL[1].OUT_BEL[16]            DCM[1].STATUS[0]
			// wire CELL[1].OUT_BEL[17]            DCM[1].STATUS[1]
			// wire CELL[1].OUT_BEL[18]            DCM[1].STATUS[2]
			// wire CELL[1].OUT_BEL[19]            DCM[1].STATUS[3]
			// wire CELL[1].OUT_BEL[20]            DCM[1].STATUS[4]
			// wire CELL[1].OUT_BEL[21]            DCM[1].STATUS[5]
			// wire CELL[1].OUT_BEL[22]            DCM[1].STATUS[6]
			// wire CELL[1].OUT_BEL[23]            DCM[1].STATUS[7]
			// wire CELL[1].IMUX_DCM_CLKIN[0]      DCM[0].CLKIN
			// wire CELL[1].IMUX_DCM_CLKIN[1]      DCM[1].CLKIN
			// wire CELL[1].IMUX_DCM_CLKFB[0]      DCM[0].CLKFB
			// wire CELL[1].IMUX_DCM_CLKFB[1]      DCM[1].CLKFB
			// wire CELL[1].OMUX_DCM_SKEWCLKIN1[0] DCM[0].SKEWCLKIN1
			// wire CELL[1].OMUX_DCM_SKEWCLKIN1[1] DCM[1].SKEWCLKIN1
			// wire CELL[1].OMUX_DCM_SKEWCLKIN2[0] DCM[0].SKEWCLKIN2
			// wire CELL[1].OMUX_DCM_SKEWCLKIN2[1] DCM[1].SKEWCLKIN2
			// wire CELL[1].OUT_DCM_CLK0[0]        DCM[0].CLK0
			// wire CELL[1].OUT_DCM_CLK0[1]        DCM[1].CLK0
			// wire CELL[1].OUT_DCM_CLK90[0]       DCM[0].CLK90
			// wire CELL[1].OUT_DCM_CLK90[1]       DCM[1].CLK90
			// wire CELL[1].OUT_DCM_CLK180[0]      DCM[0].CLK180
			// wire CELL[1].OUT_DCM_CLK180[1]      DCM[1].CLK180
			// wire CELL[1].OUT_DCM_CLK270[0]      DCM[0].CLK270
			// wire CELL[1].OUT_DCM_CLK270[1]      DCM[1].CLK270
			// wire CELL[1].OUT_DCM_CLK2X[0]       DCM[0].CLK2X
			// wire CELL[1].OUT_DCM_CLK2X[1]       DCM[1].CLK2X
			// wire CELL[1].OUT_DCM_CLK2X180[0]    DCM[0].CLK2X180
			// wire CELL[1].OUT_DCM_CLK2X180[1]    DCM[1].CLK2X180
			// wire CELL[1].OUT_DCM_CLKDV[0]       DCM[0].CLKDV
			// wire CELL[1].OUT_DCM_CLKDV[1]       DCM[1].CLKDV
			// wire CELL[1].OUT_DCM_CLKFX[0]       DCM[0].CLKFX
			// wire CELL[1].OUT_DCM_CLKFX[1]       DCM[1].CLKFX
			// wire CELL[1].OUT_DCM_CLKFX180[0]    DCM[0].CLKFX180
			// wire CELL[1].OUT_DCM_CLKFX180[1]    DCM[1].CLKFX180
			// wire CELL[1].OUT_DCM_CONCUR[0]      DCM[0].CONCUR
			// wire CELL[1].OUT_DCM_CONCUR[1]      DCM[1].CONCUR
		}

		tile_class CMT_PLL {
			cell CELL[0];
			cell CELL[1];
			cell CELL_DCM;
			bitrect MAIN[0]: Vertical (31, rev 64);
			bitrect MAIN[1]: Vertical (31, rev 64);
			bitrect MAIN[2]: Vertical (31, rev 64);
			bitrect MAIN[3]: Vertical (31, rev 64);
			bitrect MAIN[4]: Vertical (31, rev 64);
			bitrect MAIN[5]: Vertical (31, rev 64);
			bitrect MAIN[6]: Vertical (31, rev 64);
			bitrect MAIN[7]: Vertical (31, rev 64);
			bitrect MAIN[8]: Vertical (31, rev 64);
			bitrect MAIN[9]: Vertical (31, rev 64);
			bitrect MAIN[10]: Vertical (31, rev 64);
			bitrect MAIN[11]: Vertical (31, rev 64);
			bitrect MAIN[12]: Vertical (31, rev 64);
			bitrect MAIN[13]: Vertical (31, rev 64);
			bitrect MAIN[14]: Vertical (31, rev 64);
			bitrect MAIN[15]: Vertical (31, rev 64);
			bitrect CLK[0]: Vertical (4, rev 64);
			bitrect CLK[1]: Vertical (4, rev 64);
			bitrect CLK[2]: Vertical (4, rev 64);
			bitrect CLK[3]: Vertical (4, rev 64);
			bitrect CLK[4]: Vertical (4, rev 64);
			bitrect CLK[5]: Vertical (4, rev 64);
			bitrect CLK[6]: Vertical (4, rev 64);
			bitrect CLK[7]: Vertical (4, rev 64);
			bitrect CLK[8]: Vertical (4, rev 64);
			bitrect CLK[9]: Vertical (4, rev 64);
			bitrect CLK[10]: Vertical (4, rev 64);
			bitrect CLK[11]: Vertical (4, rev 64);
			bitrect CLK[12]: Vertical (4, rev 64);
			bitrect CLK[13]: Vertical (4, rev 64);
			bitrect CLK[14]: Vertical (4, rev 64);
			bitrect CLK[15]: Vertical (4, rev 64);

			bel PLL {
				input CLKIN1 = CELL[1].IMUX_PLL_CLKIN1;
				input CLKIN2 = CELL[1].IMUX_PLL_CLKIN2;
				input CLKINSEL = ^CELL[1].IMUX_LOGICIN[37] @!MAIN[6][30][54];
				input CLKFBIN = CELL[1].IMUX_PLL_CLKFB;
				input RST = ^CELL[1].IMUX_LOGICIN[52] @MAIN[15][30][17];
				input DCLK = CELL[1].IMUX_GFAN[1];
				input DEN = CELL[1].IMUX_LOGICIN[24];
				input DWE = CELL[1].IMUX_LOGICIN[58];
				input DADDR[0] = CELL[1].IMUX_LOGICIN[15];
				input DADDR[1] = CELL[1].IMUX_LOGICIN[7];
				input DADDR[2] = CELL[1].IMUX_LOGICIN[42];
				input DADDR[3] = CELL[1].IMUX_LOGICIN[5];
				input DADDR[4] = CELL[1].IMUX_LOGICIN[36];
				input DI[0] = CELL[1].IMUX_LOGICIN[12];
				input DI[1] = CELL[1].IMUX_LOGICIN[34];
				input DI[2] = CELL[1].IMUX_LOGICIN[25];
				input DI[3] = CELL[1].IMUX_LOGICIN[38];
				input DI[4] = CELL[1].IMUX_LOGICIN[17];
				input DI[5] = CELL[1].IMUX_LOGICIN[44];
				input DI[6] = CELL[1].IMUX_LOGICIN[55];
				input DI[7] = CELL[1].IMUX_LOGICIN[57];
				input DI[8] = CELL[1].IMUX_LOGICIN[26];
				input DI[9] = CELL[1].IMUX_LOGICIN[48];
				input DI[10] = CELL[1].IMUX_LOGICIN[30];
				input DI[11] = CELL[1].IMUX_LOGICIN[41];
				input DI[12] = CELL[1].IMUX_LOGICIN[19];
				input DI[13] = CELL[1].IMUX_LOGICIN[27];
				input DI[14] = CELL[1].IMUX_LOGICIN[1];
				input DI[15] = CELL[1].IMUX_LOGICIN[32];
				input CLKBRST = ^CELL[1].IMUX_LOGICIN[39] @MAIN[9][30][29];
				input ENOUTSYNC = ^CELL[1].IMUX_LOGICIN[14] @MAIN[15][30][21];
				input MANPDLF = ^CELL[1].IMUX_LOGICIN[9] @MAIN[13][30][22];
				input MANPULF = ^CELL[1].IMUX_LOGICIN[29] @MAIN[13][30][20];
				input SKEWCLKIN1 = CELL[1].OMUX_PLL_SKEWCLKIN1;
				input SKEWCLKIN2 = CELL[1].OMUX_PLL_SKEWCLKIN2;
				input SKEWRST = ^CELL[1].IMUX_LOGICIN[8] @MAIN[6][30][38];
				input SKEWSTB = ^CELL[1].IMUX_LOGICIN[31] @MAIN[6][30][37];
				output TEST_CLKIN = CELL[1].TEST_PLL_CLKIN;
				output CLKFBOUT = CELL[1].OUT_PLL_CLKFBOUT;
				output CLKFBDCM = CELL[1].OUT_PLL_CLKFBDCM;
				output CLKOUT[0] = CELL[1].OUT_PLL_CLKOUT[0];
				output CLKOUT[1] = CELL[1].OUT_PLL_CLKOUT[1];
				output CLKOUT[2] = CELL[1].OUT_PLL_CLKOUT[2];
				output CLKOUT[3] = CELL[1].OUT_PLL_CLKOUT[3];
				output CLKOUT[4] = CELL[1].OUT_PLL_CLKOUT[4];
				output CLKOUT[5] = CELL[1].OUT_PLL_CLKOUT[5];
				output CLKOUTDCM[0] = CELL[1].OUT_PLL_CLKOUTDCM[0];
				output CLKOUTDCM[1] = CELL[1].OUT_PLL_CLKOUTDCM[1];
				output CLKOUTDCM[2] = CELL[1].OUT_PLL_CLKOUTDCM[2];
				output CLKOUTDCM[3] = CELL[1].OUT_PLL_CLKOUTDCM[3];
				output CLKOUTDCM[4] = CELL[1].OUT_PLL_CLKOUTDCM[4];
				output CLKOUTDCM[5] = CELL[1].OUT_PLL_CLKOUTDCM[5];
				output LOCKED = CELL[0].OUT_BEL[18], CELL[1].OUT_PLL_LOCKED;
				output DO[0] = CELL[0].OUT_BEL[0];
				output DO[1] = CELL[0].OUT_BEL[1];
				output DO[2] = CELL[0].OUT_BEL[2];
				output DO[3] = CELL[0].OUT_BEL[3];
				output DO[4] = CELL[0].OUT_BEL[4];
				output DO[5] = CELL[0].OUT_BEL[5];
				output DO[6] = CELL[0].OUT_BEL[6];
				output DO[7] = CELL[0].OUT_BEL[7];
				output DO[8] = CELL[0].OUT_BEL[8];
				output DO[9] = CELL[0].OUT_BEL[9];
				output DO[10] = CELL[0].OUT_BEL[10];
				output DO[11] = CELL[0].OUT_BEL[11];
				output DO[12] = CELL[0].OUT_BEL[12];
				output DO[13] = CELL[0].OUT_BEL[13];
				output DO[14] = CELL[0].OUT_BEL[14];
				output DO[15] = CELL[0].OUT_BEL[15];
				output DRDY = CELL[0].OUT_BEL[16];
				output TEST[0] = CELL[1].OUT_BEL[0];
				output TEST[1] = CELL[1].OUT_BEL[1];
				output TEST[2] = CELL[1].OUT_BEL[2];
				output TEST[3] = CELL[1].OUT_BEL[3];
				output TEST[4] = CELL[1].OUT_BEL[4];
				output TEST[5] = CELL[1].OUT_BEL[5];
				output TEST[6] = CELL[1].OUT_BEL[6];
				output TEST[7] = CELL[1].OUT_BEL[7];
				output TEST[8] = CELL[1].OUT_BEL[8];
				output TEST[9] = CELL[1].OUT_BEL[9];
				output TEST[10] = CELL[1].OUT_BEL[10];
				output TEST[11] = CELL[1].OUT_BEL[11];
				output TEST[12] = CELL[1].OUT_BEL[12];
				output TEST[13] = CELL[1].OUT_BEL[13];
				output TEST[14] = CELL[1].OUT_BEL[14];
				output TEST[15] = CELL[1].OUT_BEL[15];
				output TEST[16] = CELL[1].OUT_BEL[16];
				output TEST[17] = CELL[1].OUT_BEL[17];
				output TEST[18] = CELL[1].OUT_BEL[18];
				output TEST[19] = CELL[1].OUT_BEL[19];
				output TEST[20] = CELL[1].OUT_BEL[20];
				output TEST[21] = CELL[1].OUT_BEL[21];
				output TEST[22] = CELL[1].OUT_BEL[22];
				output TEST[23] = CELL[1].OUT_BEL[23];
				output TEST[24] = CELL[0].OUT_BEL[19];
				output TEST[25] = CELL[0].OUT_BEL[20];
				output TEST[26] = CELL[0].OUT_BEL[21];
				output TEST[27] = CELL[0].OUT_BEL[22];
				output TEST[28] = CELL[0].OUT_BEL[23];
				attribute DRP @[
					[MAIN[5][30][47], MAIN[5][30][46], MAIN[5][30][45], MAIN[5][30][44], MAIN[5][30][43], MAIN[5][30][42], MAIN[5][30][41], MAIN[5][30][40], MAIN[5][30][39], MAIN[5][30][38], MAIN[5][30][37], MAIN[5][30][36], MAIN[5][30][35], MAIN[5][30][34], MAIN[5][30][33], MAIN[5][30][32]],
					[MAIN[5][30][63], MAIN[5][30][62], MAIN[5][30][61], MAIN[5][30][60], MAIN[5][30][59], MAIN[5][30][58], MAIN[5][30][57], MAIN[5][30][56], MAIN[5][30][55], MAIN[5][30][54], MAIN[5][30][53], MAIN[5][30][52], MAIN[5][30][51], MAIN[5][30][50], MAIN[5][30][49], MAIN[5][30][48]],
					[MAIN[6][30][15], MAIN[6][30][14], MAIN[6][30][13], MAIN[6][30][12], MAIN[6][30][11], MAIN[6][30][10], MAIN[6][30][9], MAIN[6][30][8], MAIN[6][30][7], MAIN[6][30][6], MAIN[6][30][5], MAIN[6][30][4], MAIN[6][30][3], MAIN[6][30][2], MAIN[6][30][1], MAIN[6][30][0]],
					[MAIN[6][30][31], MAIN[6][30][30], MAIN[6][30][29], MAIN[6][30][28], MAIN[6][30][27], MAIN[6][30][26], MAIN[6][30][25], MAIN[6][30][24], MAIN[6][30][23], MAIN[6][30][22], MAIN[6][30][21], MAIN[6][30][20], MAIN[6][30][19], MAIN[6][30][18], MAIN[6][30][17], MAIN[6][30][16]],
					[MAIN[6][30][47], MAIN[6][30][46], MAIN[6][30][45], MAIN[6][30][44], MAIN[6][30][43], MAIN[6][30][42], MAIN[6][30][41], MAIN[6][30][40], MAIN[6][30][39], MAIN[6][30][38], MAIN[6][30][37], MAIN[6][30][36], MAIN[6][30][35], MAIN[6][30][34], MAIN[6][30][33], MAIN[6][30][32]],
					[MAIN[6][30][63], MAIN[6][30][62], MAIN[6][30][61], MAIN[6][30][60], MAIN[6][30][59], MAIN[6][30][58], MAIN[6][30][57], MAIN[6][30][56], MAIN[6][30][55], MAIN[6][30][54], MAIN[6][30][53], MAIN[6][30][52], MAIN[6][30][51], MAIN[6][30][50], MAIN[6][30][49], MAIN[6][30][48]],
					[MAIN[9][30][15], MAIN[9][30][14], MAIN[9][30][13], MAIN[9][30][12], MAIN[9][30][11], MAIN[9][30][10], MAIN[9][30][9], MAIN[9][30][8], MAIN[9][30][7], MAIN[9][30][6], MAIN[9][30][5], MAIN[9][30][4], MAIN[9][30][3], MAIN[9][30][2], MAIN[9][30][1], MAIN[9][30][0]],
					[MAIN[9][30][31], MAIN[9][30][30], MAIN[9][30][29], MAIN[9][30][28], MAIN[9][30][27], MAIN[9][30][26], MAIN[9][30][25], MAIN[9][30][24], MAIN[9][30][23], MAIN[9][30][22], MAIN[9][30][21], MAIN[9][30][20], MAIN[9][30][19], MAIN[9][30][18], MAIN[9][30][17], MAIN[9][30][16]],
					[MAIN[9][30][47], MAIN[9][30][46], MAIN[9][30][45], MAIN[9][30][44], MAIN[9][30][43], MAIN[9][30][42], MAIN[9][30][41], MAIN[9][30][40], MAIN[9][30][39], MAIN[9][30][38], MAIN[9][30][37], MAIN[9][30][36], MAIN[9][30][35], MAIN[9][30][34], MAIN[9][30][33], MAIN[9][30][32]],
					[MAIN[9][30][63], MAIN[9][30][62], MAIN[9][30][61], MAIN[9][30][60], MAIN[9][30][59], MAIN[9][30][58], MAIN[9][30][57], MAIN[9][30][56], MAIN[9][30][55], MAIN[9][30][54], MAIN[9][30][53], MAIN[9][30][52], MAIN[9][30][51], MAIN[9][30][50], MAIN[9][30][49], MAIN[9][30][48]],
					[MAIN[10][30][15], MAIN[10][30][14], MAIN[10][30][13], MAIN[10][30][12], MAIN[10][30][11], MAIN[10][30][10], MAIN[10][30][9], MAIN[10][30][8], MAIN[10][30][7], MAIN[10][30][6], MAIN[10][30][5], MAIN[10][30][4], MAIN[10][30][3], MAIN[10][30][2], MAIN[10][30][1], MAIN[10][30][0]],
					[MAIN[10][30][31], MAIN[10][30][30], MAIN[10][30][29], MAIN[10][30][28], MAIN[10][30][27], MAIN[10][30][26], MAIN[10][30][25], MAIN[10][30][24], MAIN[10][30][23], MAIN[10][30][22], MAIN[10][30][21], MAIN[10][30][20], MAIN[10][30][19], MAIN[10][30][18], MAIN[10][30][17], MAIN[10][30][16]],
					[MAIN[10][30][47], MAIN[10][30][46], MAIN[10][30][45], MAIN[10][30][44], MAIN[10][30][43], MAIN[10][30][42], MAIN[10][30][41], MAIN[10][30][40], MAIN[10][30][39], MAIN[10][30][38], MAIN[10][30][37], MAIN[10][30][36], MAIN[10][30][35], MAIN[10][30][34], MAIN[10][30][33], MAIN[10][30][32]],
					[MAIN[10][30][63], MAIN[10][30][62], MAIN[10][30][61], MAIN[10][30][60], MAIN[10][30][59], MAIN[10][30][58], MAIN[10][30][57], MAIN[10][30][56], MAIN[10][30][55], MAIN[10][30][54], MAIN[10][30][53], MAIN[10][30][52], MAIN[10][30][51], MAIN[10][30][50], MAIN[10][30][49], MAIN[10][30][48]],
					[MAIN[11][30][15], MAIN[11][30][14], MAIN[11][30][13], MAIN[11][30][12], MAIN[11][30][11], MAIN[11][30][10], MAIN[11][30][9], MAIN[11][30][8], MAIN[11][30][7], MAIN[11][30][6], MAIN[11][30][5], MAIN[11][30][4], MAIN[11][30][3], MAIN[11][30][2], MAIN[11][30][1], MAIN[11][30][0]],
					[MAIN[11][30][31], MAIN[11][30][30], MAIN[11][30][29], MAIN[11][30][28], MAIN[11][30][27], MAIN[11][30][26], MAIN[11][30][25], MAIN[11][30][24], MAIN[11][30][23], MAIN[11][30][22], MAIN[11][30][21], MAIN[11][30][20], MAIN[11][30][19], MAIN[11][30][18], MAIN[11][30][17], MAIN[11][30][16]],
					[MAIN[11][30][47], MAIN[11][30][46], MAIN[11][30][45], MAIN[11][30][44], MAIN[11][30][43], MAIN[11][30][42], MAIN[11][30][41], MAIN[11][30][40], MAIN[11][30][39], MAIN[11][30][38], MAIN[11][30][37], MAIN[11][30][36], MAIN[11][30][35], MAIN[11][30][34], MAIN[11][30][33], MAIN[11][30][32]],
					[MAIN[11][30][63], MAIN[11][30][62], MAIN[11][30][61], MAIN[11][30][60], MAIN[11][30][59], MAIN[11][30][58], MAIN[11][30][57], MAIN[11][30][56], MAIN[11][30][55], MAIN[11][30][54], MAIN[11][30][53], MAIN[11][30][52], MAIN[11][30][51], MAIN[11][30][50], MAIN[11][30][49], MAIN[11][30][48]],
					[MAIN[12][30][15], MAIN[12][30][14], MAIN[12][30][13], MAIN[12][30][12], MAIN[12][30][11], MAIN[12][30][10], MAIN[12][30][9], MAIN[12][30][8], MAIN[12][30][7], MAIN[12][30][6], MAIN[12][30][5], MAIN[12][30][4], MAIN[12][30][3], MAIN[12][30][2], MAIN[12][30][1], MAIN[12][30][0]],
					[MAIN[12][30][31], MAIN[12][30][30], MAIN[12][30][29], MAIN[12][30][28], MAIN[12][30][27], MAIN[12][30][26], MAIN[12][30][25], MAIN[12][30][24], MAIN[12][30][23], MAIN[12][30][22], MAIN[12][30][21], MAIN[12][30][20], MAIN[12][30][19], MAIN[12][30][18], MAIN[12][30][17], MAIN[12][30][16]],
					[MAIN[12][30][47], MAIN[12][30][46], MAIN[12][30][45], MAIN[12][30][44], MAIN[12][30][43], MAIN[12][30][42], MAIN[12][30][41], MAIN[12][30][40], MAIN[12][30][39], MAIN[12][30][38], MAIN[12][30][37], MAIN[12][30][36], MAIN[12][30][35], MAIN[12][30][34], MAIN[12][30][33], MAIN[12][30][32]],
					[MAIN[12][30][63], MAIN[12][30][62], MAIN[12][30][61], MAIN[12][30][60], MAIN[12][30][59], MAIN[12][30][58], MAIN[12][30][57], MAIN[12][30][56], MAIN[12][30][55], MAIN[12][30][54], MAIN[12][30][53], MAIN[12][30][52], MAIN[12][30][51], MAIN[12][30][50], MAIN[12][30][49], MAIN[12][30][48]],
					[MAIN[13][30][15], MAIN[13][30][14], MAIN[13][30][13], MAIN[13][30][12], MAIN[13][30][11], MAIN[13][30][10], MAIN[13][30][9], MAIN[13][30][8], MAIN[13][30][7], MAIN[13][30][6], MAIN[13][30][5], MAIN[13][30][4], MAIN[13][30][3], MAIN[13][30][2], MAIN[13][30][1], MAIN[13][30][0]],
					[MAIN[13][30][31], MAIN[13][30][30], MAIN[13][30][29], MAIN[13][30][28], MAIN[13][30][27], MAIN[13][30][26], MAIN[13][30][25], MAIN[13][30][24], MAIN[13][30][23], MAIN[13][30][22], MAIN[13][30][21], MAIN[13][30][20], MAIN[13][30][19], MAIN[13][30][18], MAIN[13][30][17], MAIN[13][30][16]],
					[MAIN[13][30][47], MAIN[13][30][46], MAIN[13][30][45], MAIN[13][30][44], MAIN[13][30][43], MAIN[13][30][42], MAIN[13][30][41], MAIN[13][30][40], MAIN[13][30][39], MAIN[13][30][38], MAIN[13][30][37], MAIN[13][30][36], MAIN[13][30][35], MAIN[13][30][34], MAIN[13][30][33], MAIN[13][30][32]],
					[MAIN[13][30][63], MAIN[13][30][62], MAIN[13][30][61], MAIN[13][30][60], MAIN[13][30][59], MAIN[13][30][58], MAIN[13][30][57], MAIN[13][30][56], MAIN[13][30][55], MAIN[13][30][54], MAIN[13][30][53], MAIN[13][30][52], MAIN[13][30][51], MAIN[13][30][50], MAIN[13][30][49], MAIN[13][30][48]],
					[MAIN[14][30][15], MAIN[14][30][14], MAIN[14][30][13], MAIN[14][30][12], MAIN[14][30][11], MAIN[14][30][10], MAIN[14][30][9], MAIN[14][30][8], MAIN[14][30][7], MAIN[14][30][6], MAIN[14][30][5], MAIN[14][30][4], MAIN[14][30][3], MAIN[14][30][2], MAIN[14][30][1], MAIN[14][30][0]],
					[MAIN[14][30][31], MAIN[14][30][30], MAIN[14][30][29], MAIN[14][30][28], MAIN[14][30][27], MAIN[14][30][26], MAIN[14][30][25], MAIN[14][30][24], MAIN[14][30][23], MAIN[14][30][22], MAIN[14][30][21], MAIN[14][30][20], MAIN[14][30][19], MAIN[14][30][18], MAIN[14][30][17], MAIN[14][30][16]],
					[MAIN[14][30][63], MAIN[14][30][62], MAIN[14][30][61], MAIN[14][30][60], MAIN[14][30][59], MAIN[14][30][58], MAIN[14][30][57], MAIN[14][30][56], MAIN[14][30][55], MAIN[14][30][54], MAIN[14][30][53], MAIN[14][30][52], MAIN[14][30][51], MAIN[14][30][50], MAIN[14][30][49], MAIN[14][30][48]],
					[MAIN[15][30][15], MAIN[15][30][14], MAIN[15][30][13], MAIN[15][30][12], MAIN[15][30][11], MAIN[15][30][10], MAIN[15][30][9], MAIN[15][30][8], MAIN[15][30][7], MAIN[15][30][6], MAIN[15][30][5], MAIN[15][30][4], MAIN[15][30][3], MAIN[15][30][2], MAIN[15][30][1], MAIN[15][30][0]],
					[MAIN[15][30][31], MAIN[15][30][30], MAIN[15][30][29], MAIN[15][30][28], MAIN[15][30][27], MAIN[15][30][26], MAIN[15][30][25], MAIN[15][30][24], MAIN[15][30][23], MAIN[15][30][22], MAIN[15][30][21], MAIN[15][30][20], MAIN[15][30][19], MAIN[15][30][18], MAIN[15][30][17], MAIN[15][30][16]],
					[MAIN[15][30][47], MAIN[15][30][46], MAIN[15][30][45], MAIN[15][30][44], MAIN[15][30][43], MAIN[15][30][42], MAIN[15][30][41], MAIN[15][30][40], MAIN[15][30][39], MAIN[15][30][38], MAIN[15][30][37], MAIN[15][30][36], MAIN[15][30][35], MAIN[15][30][34], MAIN[15][30][33], MAIN[15][30][32]],
				];
				attribute ENABLE @MAIN[8][22][17];
				attribute CLKINSEL_STATIC_VAL @[MAIN[6][30][52]];
				attribute CLKINSEL_MODE_DYNAMIC @MAIN[6][30][53];
				attribute REL_INV @!MAIN[15][30][22];
				attribute PLL_ADD_LEAKAGE @[MAIN[6][30][44], MAIN[6][30][47]];
				attribute PLL_AVDD_COMP_SET @[MAIN[5][30][51], MAIN[5][30][56]];
				attribute PLL_CLAMP_BYPASS @!MAIN[13][30][27];
				attribute PLL_CLAMP_REF_SEL @[MAIN[13][30][28], MAIN[13][30][29], MAIN[13][30][24]];
				attribute PLL_CLKCNTRL @[!MAIN[6][30][50]];
				attribute PLL_CLK0MX @[MAIN[9][30][3], MAIN[9][30][30]];
				attribute PLL_CLK1MX @[MAIN[9][30][21], MAIN[9][30][18]];
				attribute PLL_CLK2MX @[MAIN[9][30][48], MAIN[9][30][49]];
				attribute PLL_CLK3MX @[MAIN[10][30][15], MAIN[10][30][12]];
				attribute PLL_CLK4MX @[MAIN[10][30][43], MAIN[10][30][41]];
				attribute PLL_CLK5MX @[MAIN[11][30][7], MAIN[11][30][6]];
				attribute PLL_CLKBURST_CNT @[MAIN[9][30][1], MAIN[11][30][47], MAIN[6][30][60]];
				attribute PLL_CLKBURST_ENABLE @!MAIN[6][30][62];
				attribute PLL_CLKFBMX @[MAIN[12][30][13], MAIN[11][30][34]];
				attribute PLL_CLKFBOUT2_DT @[MAIN[12][30][33], MAIN[12][30][35], MAIN[11][30][62], MAIN[12][30][1], MAIN[12][30][38], MAIN[12][30][34]];
				attribute PLL_CLKFBOUT2_EDGE @!MAIN[12][30][54];
				attribute PLL_CLKFBOUT2_HT @[MAIN[12][30][32], MAIN[11][30][58], MAIN[12][30][30], MAIN[11][30][61], MAIN[11][30][60], MAIN[12][30][36]];
				attribute PLL_CLKFBOUT2_LT @[MAIN[12][30][53], MAIN[12][30][0], MAIN[12][30][37], MAIN[12][30][52], MAIN[11][30][59], MAIN[11][30][63]];
				attribute PLL_CLKFBOUT2_NOCOUNT @MAIN[12][30][3];
				attribute PLL_CLKFBOUT_DT @[MAIN[11][30][24], MAIN[11][30][23], MAIN[11][30][22], MAIN[11][30][20], MAIN[11][30][21], MAIN[12][30][10]];
				attribute PLL_CLKFBOUT_EDGE @MAIN[11][30][37];
				attribute PLL_CLKFBOUT_EN @MAIN[11][30][35];
				attribute PLL_CLKFBOUT_HT @[MAIN[11][30][42], MAIN[11][30][43], MAIN[11][30][41], MAIN[11][30][40], MAIN[11][30][39], MAIN[11][30][38]];
				attribute PLL_CLKFBOUT_LT @[MAIN[11][30][30], MAIN[11][30][31], MAIN[11][30][29], MAIN[11][30][26], MAIN[11][30][27], MAIN[11][30][25]];
				attribute PLL_CLKFBOUT_NOCOUNT @MAIN[11][30][28];
				attribute PLL_CLKFBOUT_PM @[MAIN[11][30][32], MAIN[11][30][33], MAIN[11][30][36]];
				attribute PLL_CLKOUT0_DT @[MAIN[6][30][63], MAIN[6][30][61], MAIN[6][30][58], MAIN[6][30][59], MAIN[6][30][57], MAIN[6][30][56]];
				attribute PLL_CLKOUT0_EDGE @MAIN[9][30][2];
				attribute PLL_CLKOUT0_EN @MAIN[9][30][31];
				attribute PLL_CLKOUT0_HT @[MAIN[11][30][45], MAIN[11][30][44], MAIN[11][30][46], MAIN[11][30][49], MAIN[11][30][48], MAIN[11][30][51]];
				attribute PLL_CLKOUT0_LT @[MAIN[10][30][31], MAIN[10][30][25], MAIN[10][30][54], MAIN[10][30][52], MAIN[11][30][18], MAIN[10][30][53]];
				attribute PLL_CLKOUT0_NOCOUNT @MAIN[11][30][19];
				attribute PLL_CLKOUT0_PM @[MAIN[9][30][60], MAIN[9][30][61], MAIN[11][30][50]];
				attribute PLL_CLKOUT1_DT @[MAIN[9][30][9], MAIN[11][30][53], MAIN[9][30][7], MAIN[9][30][6], MAIN[9][30][4], MAIN[9][30][5]];
				attribute PLL_CLKOUT1_EDGE @MAIN[9][30][20];
				attribute PLL_CLKOUT1_EN @MAIN[9][30][19];
				attribute PLL_CLKOUT1_HT @[MAIN[9][30][28], MAIN[9][30][26], MAIN[9][30][27], MAIN[9][30][25], MAIN[9][30][24], MAIN[9][30][23]];
				attribute PLL_CLKOUT1_LT @[MAIN[9][30][14], MAIN[9][30][15], MAIN[9][30][13], MAIN[9][30][10], MAIN[9][30][11], MAIN[11][30][52]];
				attribute PLL_CLKOUT1_NOCOUNT @MAIN[9][30][12];
				attribute PLL_CLKOUT1_PM @[MAIN[9][30][16], MAIN[9][30][17], MAIN[9][30][22]];
				attribute PLL_CLKOUT2_DT @[MAIN[9][30][38], MAIN[9][30][36], MAIN[9][30][37], MAIN[9][30][34], MAIN[9][30][35], MAIN[9][30][33]];
				attribute PLL_CLKOUT2_EDGE @MAIN[9][30][51];
				attribute PLL_CLKOUT2_EN @MAIN[9][30][46];
				attribute PLL_CLKOUT2_HT @[MAIN[11][30][55], MAIN[9][30][57], MAIN[9][30][55], MAIN[9][30][54], MAIN[9][30][52], MAIN[9][30][53]];
				attribute PLL_CLKOUT2_LT @[MAIN[9][30][45], MAIN[9][30][42], MAIN[9][30][41], MAIN[9][30][40], MAIN[11][30][54], MAIN[9][30][39]];
				attribute PLL_CLKOUT2_NOCOUNT @MAIN[9][30][43];
				attribute PLL_CLKOUT2_PM @[MAIN[9][30][47], MAIN[9][30][44], MAIN[9][30][50]];
				attribute PLL_CLKOUT3_DT @[MAIN[10][30][2], MAIN[10][30][3], MAIN[10][30][1], MAIN[11][30][56], MAIN[9][30][62], MAIN[9][30][63]];
				attribute PLL_CLKOUT3_EDGE @MAIN[10][30][14];
				attribute PLL_CLKOUT3_EN @MAIN[10][30][13];
				attribute PLL_CLKOUT3_HT @[MAIN[10][30][23], MAIN[10][30][22], MAIN[10][30][21], MAIN[10][30][18], MAIN[10][30][19], MAIN[10][30][16]];
				attribute PLL_CLKOUT3_LT @[MAIN[10][30][9], MAIN[10][30][8], MAIN[11][30][57], MAIN[10][30][6], MAIN[10][30][4], MAIN[10][30][5]];
				attribute PLL_CLKOUT3_NOCOUNT @MAIN[10][30][7];
				attribute PLL_CLKOUT3_PM @[MAIN[10][30][10], MAIN[10][30][11], MAIN[10][30][17]];
				attribute PLL_CLKOUT4_DT @[MAIN[10][30][30], MAIN[12][30][8], MAIN[10][30][28], MAIN[10][30][26], MAIN[10][30][27], MAIN[10][30][29]];
				attribute PLL_CLKOUT4_EDGE @MAIN[10][30][42];
				attribute PLL_CLKOUT4_EN @MAIN[10][30][40];
				attribute PLL_CLKOUT4_HT @[MAIN[10][30][50], MAIN[10][30][48], MAIN[10][30][49], MAIN[10][30][46], MAIN[10][30][47], MAIN[10][30][44]];
				attribute PLL_CLKOUT4_LT @[MAIN[10][30][36], MAIN[10][30][37], MAIN[10][30][35], MAIN[10][30][32], MAIN[10][30][33], MAIN[12][30][9]];
				attribute PLL_CLKOUT4_NOCOUNT @MAIN[10][30][34];
				attribute PLL_CLKOUT4_PM @[MAIN[10][30][39], MAIN[10][30][38], MAIN[10][30][45]];
				attribute PLL_CLKOUT5_DT @[MAIN[10][30][58], MAIN[10][30][59], MAIN[10][30][57], MAIN[10][30][56], MAIN[10][30][55], MAIN[12][30][11]];
				attribute PLL_CLKOUT5_EDGE @MAIN[11][30][8];
				attribute PLL_CLKOUT5_EN @MAIN[11][30][4];
				attribute PLL_CLKOUT5_HT @[MAIN[11][30][14], MAIN[11][30][15], MAIN[11][30][12], MAIN[11][30][13], MAIN[11][30][10], MAIN[11][30][11]];
				attribute PLL_CLKOUT5_LT @[MAIN[11][30][3], MAIN[11][30][0], MAIN[10][30][62], MAIN[10][30][63], MAIN[10][30][60], MAIN[10][30][61]];
				attribute PLL_CLKOUT5_NOCOUNT @MAIN[11][30][1];
				attribute PLL_CLKOUT5_PM @[MAIN[11][30][5], MAIN[11][30][2], MAIN[11][30][9]];
				attribute PLL_CLK_LOST_DETECT @!MAIN[13][30][36];
				attribute PLL_CP @[MAIN[13][30][41], MAIN[13][30][43], MAIN[13][30][42], MAIN[13][30][45]];
				attribute PLL_CP_BIAS_TRIP_SHIFT @!MAIN[13][30][9];
				attribute PLL_CP_REPL @[MAIN[12][30][42], MAIN[12][30][45], MAIN[12][30][43], MAIN[12][30][41]];
				attribute PLL_CP_RES @[MAIN[12][30][39], MAIN[12][30][40]];
				attribute PLL_DIRECT_PATH_CNTRL @!MAIN[11][30][17];
				attribute PLL_DIVCLK_EDGE @MAIN[12][30][20];
				attribute PLL_DIVCLK_EN @MAIN[13][30][0];
				attribute PLL_DIVCLK_HT @[MAIN[12][30][31], MAIN[12][30][29], MAIN[13][30][8], MAIN[12][30][26], MAIN[12][30][27], MAIN[13][30][5]];
				attribute PLL_DIVCLK_LT @[MAIN[12][30][23], MAIN[13][30][1], MAIN[13][30][3], MAIN[12][30][22], MAIN[13][30][7], MAIN[12][30][25]];
				attribute PLL_DIVCLK_NOCOUNT @MAIN[12][30][62];
				attribute PLL_DVDD_COMP_SET @[MAIN[5][30][33], MAIN[5][30][32]];
				attribute PLL_EN @MAIN[14][30][8];
				attribute PLL_EN_CNTRL @[MAIN[15][30][23], MAIN[15][30][20], MAIN[15][30][19], MAIN[15][30][18], MAIN[15][30][16], MAIN[12][30][50], MAIN[5][30][59], MAIN[5][30][58], MAIN[5][30][57], MAIN[5][30][55], MAIN[14][30][5], MAIN[15][30][40], MAIN[15][30][36], MAIN[15][30][37], MAIN[15][30][1], MAIN[14][30][63], MAIN[15][30][31], MAIN[15][30][33], MAIN[15][30][35], MAIN[14][30][31], MAIN[14][30][30], MAIN[15][30][3], MAIN[14][30][6], MAIN[14][30][59], MAIN[14][30][19], MAIN[15][30][28], MAIN[15][30][10], MAIN[15][30][13], MAIN[14][30][58], MAIN[14][30][61], MAIN[15][30][2], MAIN[14][30][51], MAIN[14][30][60], MAIN[15][30][5], MAIN[15][30][45], MAIN[15][30][11], MAIN[14][30][53], MAIN[14][30][55], MAIN[15][30][9], MAIN[14][30][57], MAIN[14][30][52], MAIN[14][30][7], MAIN[14][30][14], MAIN[14][30][18], MAIN[14][30][11], MAIN[14][30][12], MAIN[14][30][9], MAIN[15][30][8], MAIN[15][30][7], MAIN[14][30][10], MAIN[15][30][46], MAIN[15][30][41], MAIN[15][30][39], MAIN[15][30][38], MAIN[14][30][15], MAIN[14][30][13], MAIN[14][30][21], MAIN[15][30][6], MAIN[15][30][4], MAIN[14][30][17], MAIN[15][30][44], MAIN[15][30][47], MAIN[14][30][50], MAIN[14][30][48], MAIN[14][30][49], MAIN[14][30][20], MAIN[14][30][16], MAIN[15][30][30], MAIN[15][30][32], MAIN[15][30][34], MAIN[15][30][0], MAIN[14][30][62], MAIN[14][30][56], MAIN[14][30][29], MAIN[15][30][42], MAIN[15][30][43], MAIN[14][30][54], MAIN[14][30][26], MAIN[14][30][25], MAIN[14][30][24], MAIN[14][30][28], MAIN[14][30][27], MAIN[14][30][4], MAIN[14][30][22], MAIN[14][30][23]];
				attribute PLL_EN_DLY @!MAIN[12][30][56];
				attribute PLL_EN_LEAKAGE @[MAIN[6][30][49], MAIN[6][30][46]];
				attribute PLL_EN_TCLK0 @!MAIN[12][30][5];
				attribute PLL_EN_TCLK1 @!MAIN[12][30][14];
				attribute PLL_EN_TCLK2 @!MAIN[12][30][17];
				attribute PLL_EN_TCLK3 @!MAIN[12][30][15];
				attribute PLL_EN_VCO0 @!MAIN[10][30][51];
				attribute PLL_EN_VCO1 @!MAIN[9][30][32];
				attribute PLL_EN_VCO2 @!MAIN[9][30][56];
				attribute PLL_EN_VCO3 @!MAIN[9][30][58];
				attribute PLL_EN_VCO4 @!MAIN[10][30][24];
				attribute PLL_EN_VCO5 @!MAIN[10][30][20];
				attribute PLL_EN_VCO6 @!MAIN[10][30][0];
				attribute PLL_EN_VCO7 @!MAIN[9][30][59];
				attribute PLL_EN_VCO_DIV1 @!MAIN[9][30][0];
				attribute PLL_EN_VCO_DIV6 @MAIN[9][30][8];
				attribute PLL_INTFB @[MAIN[12][30][2], MAIN[12][30][55]];
				attribute PLL_IN_DLY_MX_SEL @[MAIN[12][30][7], MAIN[12][30][59], MAIN[12][30][6], MAIN[12][30][57], MAIN[12][30][4]];
				attribute PLL_IN_DLY_SET @[MAIN[12][30][61], MAIN[12][30][16], MAIN[12][30][58], MAIN[12][30][12], MAIN[12][30][19], MAIN[12][30][60], MAIN[12][30][18], MAIN[12][30][63], MAIN[12][30][21]];
				attribute PLL_LFHF @[MAIN[13][30][25], MAIN[13][30][11]];
				attribute PLL_LOCK_CNT @[MAIN[14][30][0], MAIN[14][30][1], MAIN[13][30][13], MAIN[13][30][38], MAIN[13][30][62], MAIN[13][30][63], MAIN[13][30][17], MAIN[13][30][16], MAIN[13][30][61], MAIN[13][30][57]];
				attribute PLL_LOCK_FB_DLY @[MAIN[13][30][49], MAIN[13][30][51], MAIN[12][30][49], MAIN[13][30][50], MAIN[13][30][48]];
				attribute PLL_LOCK_REF_DLY @[MAIN[12][30][48], MAIN[12][30][51], MAIN[13][30][53], MAIN[13][30][54], MAIN[13][30][55]];
				attribute PLL_LOCK_SAT_HIGH @[MAIN[13][30][34], MAIN[13][30][33], MAIN[13][30][21], MAIN[13][30][12], MAIN[13][30][15], MAIN[13][30][60], MAIN[13][30][14], MAIN[13][30][58], MAIN[13][30][59], MAIN[13][30][10]];
				attribute PLL_MAN_LF_EN @!MAIN[13][30][26];
				attribute PLL_NBTI_EN @!MAIN[6][30][33];
				attribute PLL_PFD_CNTRL @[MAIN[14][30][3], MAIN[13][30][37], MAIN[14][30][2], MAIN[13][30][30]];
				attribute PLL_PFD_DLY @[MAIN[13][30][31], MAIN[13][30][32]];
				attribute PLL_PWRD_CFG @!MAIN[5][30][34];
				attribute PLL_REG_INPUT @!MAIN[6][30][1];
				attribute PLL_RES @[MAIN[13][30][40], MAIN[13][30][39], MAIN[13][30][46], MAIN[13][30][47]];
				attribute PLL_SEL_SLIPD @!MAIN[13][30][44];
				attribute PLL_TEST_IN_WINDOW @!MAIN[13][30][35];
				attribute PLL_UNLOCK_CNT @[MAIN[13][30][18], MAIN[13][30][19], MAIN[15][30][15], MAIN[13][30][56], MAIN[15][30][12], MAIN[15][30][14], MAIN[13][30][52], MAIN[12][30][46], MAIN[12][30][47], MAIN[12][30][44]];
				attribute PLL_VDD_SEL @[MAIN[6][30][27], MAIN[5][30][35]];
				attribute PLL_VLFHIGH_DIS @!MAIN[13][30][23];
			}

			switchbox CMT_INT {
				mux CELL[1].CMT_OUT[0] @[CLK[6][3][30], CLK[6][3][28], CLK[6][3][31], CLK[6][3][25], CLK[6][3][27], CLK[6][3][24]] {
					CELL[0].IMUX_LOGICIN[44] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[1] @[CLK[6][3][33], CLK[6][3][35], CLK[6][3][32], CLK[6][3][38], CLK[6][3][36], CLK[6][3][39]] {
					CELL[0].IMUX_LOGICIN[4] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[2] @[CLK[6][3][46], CLK[6][3][44], CLK[6][3][47], CLK[6][3][41], CLK[6][3][43], CLK[6][3][40]] {
					CELL[0].IMUX_LOGICIN[55] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[3] @[CLK[6][3][49], CLK[6][3][51], CLK[6][3][48], CLK[6][3][54], CLK[6][3][52], CLK[6][3][55]] {
					CELL[0].IMUX_LOGICIN[26] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[4] @[CLK[6][3][62], CLK[6][3][60], CLK[6][3][63], CLK[6][3][57], CLK[6][3][59], CLK[6][3][56]] {
					CELL[0].IMUX_LOGICIN[30] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[5] @[CLK[7][3][1], CLK[7][3][3], CLK[7][3][0], CLK[7][3][6], CLK[7][3][4], CLK[7][3][7]] {
					CELL[0].IMUX_LOGICIN[41] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[6] @[CLK[7][3][14], CLK[7][3][12], CLK[7][3][15], CLK[7][3][9], CLK[7][3][11], CLK[7][3][8]] {
					CELL[0].IMUX_LOGICIN[3] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[7] @[CLK[7][3][17], CLK[7][3][19], CLK[7][3][16], CLK[7][3][22], CLK[7][3][20], CLK[7][3][23]] {
					CELL[0].IMUX_LOGICIN[19] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[8] @[CLK[8][3][46], CLK[8][3][44], CLK[8][3][47], CLK[8][3][41], CLK[8][3][43], CLK[8][3][40]] {
					CELL[0].IMUX_LOGICIN[28] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[9] @[CLK[8][3][49], CLK[8][3][51], CLK[8][3][48], CLK[8][3][54], CLK[8][3][52], CLK[8][3][55]] {
					CELL[0].IMUX_LOGICIN[29] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[10] @[CLK[8][3][62], CLK[8][3][60], CLK[8][3][63], CLK[8][3][57], CLK[8][3][59], CLK[8][3][56]] {
					CELL[0].IMUX_LOGICIN[32] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[11] @[CLK[9][3][1], CLK[9][3][3], CLK[9][3][0], CLK[9][3][6], CLK[9][3][4], CLK[9][3][7]] {
					CELL[0].IMUX_LOGICIN[59] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[12] @[CLK[9][3][14], CLK[9][3][12], CLK[9][3][15], CLK[9][3][9], CLK[9][3][11], CLK[9][3][8]] {
					CELL[0].IMUX_LOGICIN[52] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[13] @[CLK[9][3][17], CLK[9][3][19], CLK[9][3][16], CLK[9][3][22], CLK[9][3][20], CLK[9][3][23]] {
					CELL[0].IMUX_LOGICIN[2] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[14] @[CLK[9][3][30], CLK[9][3][28], CLK[9][3][31], CLK[9][3][25], CLK[9][3][27], CLK[9][3][24]] {
					CELL[0].IMUX_LOGICIN[39] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[15] @[CLK[9][3][33], CLK[9][3][35], CLK[9][3][32], CLK[9][3][38], CLK[9][3][36], CLK[9][3][39]] {
					CELL[0].IMUX_LOGICIN[8] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_CLKC_O[0] @[CLK[6][3][26]] {
					CELL[1].CMT_OUT[0] = 0b1,
					CELL[1].CMT_CLKC_I[0] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[1] @[CLK[6][3][37]] {
					CELL[1].CMT_OUT[1] = 0b1,
					CELL[1].CMT_CLKC_I[1] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[2] @[CLK[6][3][42]] {
					CELL[1].CMT_OUT[2] = 0b1,
					CELL[1].CMT_CLKC_I[2] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[3] @[CLK[6][3][53]] {
					CELL[1].CMT_OUT[3] = 0b1,
					CELL[1].CMT_CLKC_I[3] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[4] @[CLK[6][3][58]] {
					CELL[1].CMT_OUT[4] = 0b1,
					CELL[1].CMT_CLKC_I[4] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[5] @[CLK[7][3][5]] {
					CELL[1].CMT_OUT[5] = 0b1,
					CELL[1].CMT_CLKC_I[5] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[6] @[CLK[7][3][10]] {
					CELL[1].CMT_OUT[6] = 0b1,
					CELL[1].CMT_CLKC_I[6] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[7] @[CLK[7][3][21]] {
					CELL[1].CMT_OUT[7] = 0b1,
					CELL[1].CMT_CLKC_I[7] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[8] @[CLK[8][3][42]] {
					CELL[1].CMT_OUT[8] = 0b1,
					CELL[1].CMT_CLKC_I[8] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[9] @[CLK[8][3][53]] {
					CELL[1].CMT_OUT[9] = 0b1,
					CELL[1].CMT_CLKC_I[9] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[10] @[CLK[8][3][58]] {
					CELL[1].CMT_OUT[10] = 0b1,
					CELL[1].CMT_CLKC_I[10] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[11] @[CLK[9][3][5]] {
					CELL[1].CMT_OUT[11] = 0b1,
					CELL[1].CMT_CLKC_I[11] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[12] @[CLK[9][3][10]] {
					CELL[1].CMT_OUT[12] = 0b1,
					CELL[1].CMT_CLKC_I[12] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[13] @[CLK[9][3][21]] {
					CELL[1].CMT_OUT[13] = 0b1,
					CELL[1].CMT_CLKC_I[13] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[14] @[CLK[9][3][26]] {
					CELL[1].CMT_OUT[14] = 0b1,
					CELL[1].CMT_CLKC_I[14] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[15] @[CLK[9][3][37]] {
					CELL[1].CMT_OUT[15] = 0b1,
					CELL[1].CMT_CLKC_I[15] = 0b0,
				}
				mux CELL[1].IMUX_PLL_CLKFB @[MAIN[6][30][26], MAIN[6][30][28], MAIN[6][30][30], MAIN[6][30][31], MAIN[6][30][29]] {
					CELL[1].IMUX_CLK[0] = 0b00111,
					CELL[1].IMUX_LOGICIN[59] = 0b11000,
					CELL[1].IOFBCLK_CMT_W[0] = 0b11001,
					CELL[1].IOFBCLK_CMT_W[1] = 0b11010,
					CELL[1].IOFBCLK_CMT_W[2] = 0b11011,
					CELL[1].IOFBCLK_CMT_W[3] = 0b11111,
					CELL[1].IOFBCLK_CMT_E[0] = 0b01001,
					CELL[1].IOFBCLK_CMT_E[1] = 0b01010,
					CELL[1].IOFBCLK_CMT_E[2] = 0b01011,
					CELL[1].IOFBCLK_CMT_E[3] = 0b01111,
					CELL[1].IOFBCLK_CMT_V[0] = 0b00000,
					CELL[1].IOFBCLK_CMT_V[1] = 0b00001,
					CELL[1].IOFBCLK_CMT_V[2] = 0b00010,
					CELL[1].IOFBCLK_CMT_V[3] = 0b00011,
					CELL[1].IOFBCLK_CMT_V[4] = 0b10000,
					CELL[1].IOFBCLK_CMT_V[5] = 0b10001,
					CELL[1].IOFBCLK_CMT_V[6] = 0b10010,
					CELL[1].IOFBCLK_CMT_V[7] = 0b10011,
					CELL[1].OUT_PLL_CLKFBOUT = 0b10100,
					CELL[1].OUT_PLL_CLKFBDCM = 0b10111,
				}
				mux CELL[1].OMUX_PLL_SKEWCLKIN1 @[MAIN[6][30][41], MAIN[6][30][40], MAIN[6][30][39]] {
					CELL[1].OUT_PLL_CLKOUTDCM[0] = 0b000,
					CELL[1].OUT_PLL_CLKOUTDCM[1] = 0b001,
					CELL[1].OUT_PLL_CLKOUTDCM[2] = 0b010,
					CELL[1].OUT_PLL_CLKOUTDCM[3] = 0b011,
					CELL[1].OUT_PLL_CLKOUTDCM[4] = 0b100,
					CELL[1].OUT_PLL_CLKOUTDCM[5] = 0b101,
					CELL[1].OUT_PLL_CLKFBDCM = 0b111,
					off = 0b110,
				}
				mux CELL[1].OMUX_PLL_SKEWCLKIN2 @[MAIN[6][30][42], MAIN[6][30][35], MAIN[6][30][34]] {
					CELL[1].OUT_PLL_CLKOUTDCM[0] = 0b000,
					CELL[1].OUT_PLL_CLKOUTDCM[1] = 0b001,
					CELL[1].OUT_PLL_CLKOUTDCM[2] = 0b010,
					CELL[1].OUT_PLL_CLKOUTDCM[3] = 0b011,
					CELL[1].OUT_PLL_CLKOUTDCM[4] = 0b100,
					CELL[1].OUT_PLL_CLKOUTDCM[5] = 0b101,
					off = 0b110,
				}
				mux CELL[1].CMT_TEST_CLK @[MAIN[6][30][43], MAIN[6][30][45], MAIN[6][30][32]] {
					CELL[1].IMUX_PLL_CLKFB = 0b011,
					CELL[1].TEST_PLL_CLKIN = 0b001,
					CELL_DCM.IMUX_DCM_CLKIN[0] = 0b010,
					CELL_DCM.IMUX_DCM_CLKIN[1] = 0b000,
					CELL_DCM.IMUX_DCM_CLKFB[0] = 0b110,
					CELL_DCM.IMUX_DCM_CLKFB[1] = 0b100,
				}
				permabuf CELL[0].OUT_BEL[17] = CELL[1].CMT_TEST_CLK;
				pair_mux (CELL[1].IMUX_PLL_CLKIN1, CELL[1].IMUX_PLL_CLKIN2) @[MAIN[6][30][55], MAIN[6][30][48], MAIN[6][30][36], MAIN[6][30][51]] {
					(_, CELL[1].IMUX_LOGICIN[28]) = 0b1000,
					(_, CELL_DCM.OMUX_DCM_SKEWCLKIN1[0]) = 0b1100,
					(_, CELL_DCM.OMUX_DCM_SKEWCLKIN1[1]) = 0b0100,
					(CELL[0].IMUX_CLK[0], CELL[0].IMUX_CLK[1]) = 0b0111,
					(CELL[1].DIVCLK_CMT_E[0], CELL[1].DIVCLK_CMT_W[0]) = 0b1001,
					(CELL[1].DIVCLK_CMT_E[1], CELL[1].DIVCLK_CMT_W[1]) = 0b1010,
					(CELL[1].DIVCLK_CMT_E[2], CELL[1].DIVCLK_CMT_W[2]) = 0b1011,
					(CELL[1].DIVCLK_CMT_E[3], CELL[1].DIVCLK_CMT_W[3]) = 0b1111,
					(CELL[1].DIVCLK_CMT_V[0], CELL[1].DIVCLK_CMT_V[4]) = 0b0000,
					(CELL[1].DIVCLK_CMT_V[1], CELL[1].DIVCLK_CMT_V[5]) = 0b0001,
					(CELL[1].DIVCLK_CMT_V[2], CELL[1].DIVCLK_CMT_V[6]) = 0b0010,
					(CELL[1].DIVCLK_CMT_V[3], CELL[1].DIVCLK_CMT_V[7]) = 0b0011,
				}
			}

			// wire CELL[0].OUT_BEL[0]             PLL.DO[0]
			// wire CELL[0].OUT_BEL[1]             PLL.DO[1]
			// wire CELL[0].OUT_BEL[2]             PLL.DO[2]
			// wire CELL[0].OUT_BEL[3]             PLL.DO[3]
			// wire CELL[0].OUT_BEL[4]             PLL.DO[4]
			// wire CELL[0].OUT_BEL[5]             PLL.DO[5]
			// wire CELL[0].OUT_BEL[6]             PLL.DO[6]
			// wire CELL[0].OUT_BEL[7]             PLL.DO[7]
			// wire CELL[0].OUT_BEL[8]             PLL.DO[8]
			// wire CELL[0].OUT_BEL[9]             PLL.DO[9]
			// wire CELL[0].OUT_BEL[10]            PLL.DO[10]
			// wire CELL[0].OUT_BEL[11]            PLL.DO[11]
			// wire CELL[0].OUT_BEL[12]            PLL.DO[12]
			// wire CELL[0].OUT_BEL[13]            PLL.DO[13]
			// wire CELL[0].OUT_BEL[14]            PLL.DO[14]
			// wire CELL[0].OUT_BEL[15]            PLL.DO[15]
			// wire CELL[0].OUT_BEL[16]            PLL.DRDY
			// wire CELL[0].OUT_BEL[18]            PLL.LOCKED
			// wire CELL[0].OUT_BEL[19]            PLL.TEST[24]
			// wire CELL[0].OUT_BEL[20]            PLL.TEST[25]
			// wire CELL[0].OUT_BEL[21]            PLL.TEST[26]
			// wire CELL[0].OUT_BEL[22]            PLL.TEST[27]
			// wire CELL[0].OUT_BEL[23]            PLL.TEST[28]
			// wire CELL[1].IMUX_GFAN[1]           PLL.DCLK
			// wire CELL[1].IMUX_LOGICIN[1]        PLL.DI[14]
			// wire CELL[1].IMUX_LOGICIN[5]        PLL.DADDR[3]
			// wire CELL[1].IMUX_LOGICIN[7]        PLL.DADDR[1]
			// wire CELL[1].IMUX_LOGICIN[8]        PLL.SKEWRST
			// wire CELL[1].IMUX_LOGICIN[9]        PLL.MANPDLF
			// wire CELL[1].IMUX_LOGICIN[12]       PLL.DI[0]
			// wire CELL[1].IMUX_LOGICIN[14]       PLL.ENOUTSYNC
			// wire CELL[1].IMUX_LOGICIN[15]       PLL.DADDR[0]
			// wire CELL[1].IMUX_LOGICIN[17]       PLL.DI[4]
			// wire CELL[1].IMUX_LOGICIN[19]       PLL.DI[12]
			// wire CELL[1].IMUX_LOGICIN[24]       PLL.DEN
			// wire CELL[1].IMUX_LOGICIN[25]       PLL.DI[2]
			// wire CELL[1].IMUX_LOGICIN[26]       PLL.DI[8]
			// wire CELL[1].IMUX_LOGICIN[27]       PLL.DI[13]
			// wire CELL[1].IMUX_LOGICIN[29]       PLL.MANPULF
			// wire CELL[1].IMUX_LOGICIN[30]       PLL.DI[10]
			// wire CELL[1].IMUX_LOGICIN[31]       PLL.SKEWSTB
			// wire CELL[1].IMUX_LOGICIN[32]       PLL.DI[15]
			// wire CELL[1].IMUX_LOGICIN[34]       PLL.DI[1]
			// wire CELL[1].IMUX_LOGICIN[36]       PLL.DADDR[4]
			// wire CELL[1].IMUX_LOGICIN[37]       PLL.CLKINSEL
			// wire CELL[1].IMUX_LOGICIN[38]       PLL.DI[3]
			// wire CELL[1].IMUX_LOGICIN[39]       PLL.CLKBRST
			// wire CELL[1].IMUX_LOGICIN[41]       PLL.DI[11]
			// wire CELL[1].IMUX_LOGICIN[42]       PLL.DADDR[2]
			// wire CELL[1].IMUX_LOGICIN[44]       PLL.DI[5]
			// wire CELL[1].IMUX_LOGICIN[48]       PLL.DI[9]
			// wire CELL[1].IMUX_LOGICIN[52]       PLL.RST
			// wire CELL[1].IMUX_LOGICIN[55]       PLL.DI[6]
			// wire CELL[1].IMUX_LOGICIN[57]       PLL.DI[7]
			// wire CELL[1].IMUX_LOGICIN[58]       PLL.DWE
			// wire CELL[1].OUT_BEL[0]             PLL.TEST[0]
			// wire CELL[1].OUT_BEL[1]             PLL.TEST[1]
			// wire CELL[1].OUT_BEL[2]             PLL.TEST[2]
			// wire CELL[1].OUT_BEL[3]             PLL.TEST[3]
			// wire CELL[1].OUT_BEL[4]             PLL.TEST[4]
			// wire CELL[1].OUT_BEL[5]             PLL.TEST[5]
			// wire CELL[1].OUT_BEL[6]             PLL.TEST[6]
			// wire CELL[1].OUT_BEL[7]             PLL.TEST[7]
			// wire CELL[1].OUT_BEL[8]             PLL.TEST[8]
			// wire CELL[1].OUT_BEL[9]             PLL.TEST[9]
			// wire CELL[1].OUT_BEL[10]            PLL.TEST[10]
			// wire CELL[1].OUT_BEL[11]            PLL.TEST[11]
			// wire CELL[1].OUT_BEL[12]            PLL.TEST[12]
			// wire CELL[1].OUT_BEL[13]            PLL.TEST[13]
			// wire CELL[1].OUT_BEL[14]            PLL.TEST[14]
			// wire CELL[1].OUT_BEL[15]            PLL.TEST[15]
			// wire CELL[1].OUT_BEL[16]            PLL.TEST[16]
			// wire CELL[1].OUT_BEL[17]            PLL.TEST[17]
			// wire CELL[1].OUT_BEL[18]            PLL.TEST[18]
			// wire CELL[1].OUT_BEL[19]            PLL.TEST[19]
			// wire CELL[1].OUT_BEL[20]            PLL.TEST[20]
			// wire CELL[1].OUT_BEL[21]            PLL.TEST[21]
			// wire CELL[1].OUT_BEL[22]            PLL.TEST[22]
			// wire CELL[1].OUT_BEL[23]            PLL.TEST[23]
			// wire CELL[1].IMUX_PLL_CLKIN1        PLL.CLKIN1
			// wire CELL[1].IMUX_PLL_CLKIN2        PLL.CLKIN2
			// wire CELL[1].IMUX_PLL_CLKFB         PLL.CLKFBIN
			// wire CELL[1].TEST_PLL_CLKIN         PLL.TEST_CLKIN
			// wire CELL[1].OMUX_PLL_SKEWCLKIN1    PLL.SKEWCLKIN1
			// wire CELL[1].OMUX_PLL_SKEWCLKIN2    PLL.SKEWCLKIN2
			// wire CELL[1].OUT_PLL_CLKOUT[0]      PLL.CLKOUT[0]
			// wire CELL[1].OUT_PLL_CLKOUT[1]      PLL.CLKOUT[1]
			// wire CELL[1].OUT_PLL_CLKOUT[2]      PLL.CLKOUT[2]
			// wire CELL[1].OUT_PLL_CLKOUT[3]      PLL.CLKOUT[3]
			// wire CELL[1].OUT_PLL_CLKOUT[4]      PLL.CLKOUT[4]
			// wire CELL[1].OUT_PLL_CLKOUT[5]      PLL.CLKOUT[5]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[0]   PLL.CLKOUTDCM[0]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[1]   PLL.CLKOUTDCM[1]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[2]   PLL.CLKOUTDCM[2]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[3]   PLL.CLKOUTDCM[3]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[4]   PLL.CLKOUTDCM[4]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[5]   PLL.CLKOUTDCM[5]
			// wire CELL[1].OUT_PLL_CLKFBOUT       PLL.CLKFBOUT
			// wire CELL[1].OUT_PLL_CLKFBDCM       PLL.CLKFBDCM
			// wire CELL[1].OUT_PLL_LOCKED         PLL.LOCKED
		}

		tile_class MCB {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL_MUI[0];
			cell CELL_MUI[1];
			cell CELL_MUI[2];
			cell CELL_MUI[3];
			cell CELL_MUI[4];
			cell CELL_MUI[5];
			cell CELL_MUI[6];
			cell CELL_MUI[7];
			cell CELL_MUI[8];
			cell CELL_MUI[9];
			cell CELL_MUI[10];
			cell CELL_MUI[11];
			cell CELL_MUI[12];
			cell CELL_MUI[13];
			cell CELL_MUI[14];
			cell CELL_MUI[15];
			bitrect MAIN[0]: Vertical (30, rev 64);
			bitrect MAIN[1]: Vertical (30, rev 64);
			bitrect MAIN[2]: Vertical (30, rev 64);
			bitrect MAIN[3]: Vertical (30, rev 64);
			bitrect MAIN[4]: Vertical (30, rev 64);
			bitrect MAIN[5]: Vertical (30, rev 64);
			bitrect MAIN[6]: Vertical (30, rev 64);
			bitrect MAIN[7]: Vertical (30, rev 64);
			bitrect MAIN[8]: Vertical (30, rev 64);
			bitrect MAIN[9]: Vertical (30, rev 64);
			bitrect MAIN[10]: Vertical (30, rev 64);
			bitrect MAIN[11]: Vertical (30, rev 64);
			bitrect MAIN_MUI[0]: Vertical (30, rev 64);
			bitrect MAIN_MUI[1]: Vertical (30, rev 64);
			bitrect MAIN_MUI[2]: Vertical (30, rev 64);
			bitrect MAIN_MUI[3]: Vertical (30, rev 64);
			bitrect MAIN_MUI[4]: Vertical (30, rev 64);
			bitrect MAIN_MUI[5]: Vertical (30, rev 64);
			bitrect MAIN_MUI[6]: Vertical (30, rev 64);
			bitrect MAIN_MUI[7]: Vertical (30, rev 64);
			bitrect MAIN_MUI[8]: Vertical (30, rev 64);
			bitrect MAIN_MUI[9]: Vertical (30, rev 64);
			bitrect MAIN_MUI[10]: Vertical (30, rev 64);
			bitrect MAIN_MUI[11]: Vertical (30, rev 64);
			bitrect MAIN_MUI[12]: Vertical (30, rev 64);
			bitrect MAIN_MUI[13]: Vertical (30, rev 64);
			bitrect MAIN_MUI[14]: Vertical (30, rev 64);
			bitrect MAIN_MUI[15]: Vertical (30, rev 64);

			bel MCB {
				input PLLCLK[0] = CELL[0].PLLCLK[0];
				input PLLCLK[1] = CELL[0].PLLCLK[1];
				input PLLCE[0] = CELL[0].PLLCE[0];
				input PLLCE[1] = CELL[0].PLLCE[1];
				input P0ARBEN = CELL[11].IMUX_LOGICIN[29];
				input P0CMDCLK = ^CELL[11].IMUX_CLK[1] @!MAIN[11][22][30];
				input P0CMDEN = ^CELL[10].IMUX_LOGICIN[47] @MAIN[11][22][31];
				input P0CMDBA[0] = CELL[10].IMUX_LOGICIN[7];
				input P0CMDBA[1] = CELL[10].IMUX_LOGICIN[36];
				input P0CMDBA[2] = CELL[10].IMUX_LOGICIN[16];
				input P0CMDBL[0] = CELL[10].IMUX_LOGICIN[57];
				input P0CMDBL[1] = CELL[10].IMUX_LOGICIN[44];
				input P0CMDBL[2] = CELL[10].IMUX_LOGICIN[4];
				input P0CMDBL[3] = CELL[10].IMUX_LOGICIN[55];
				input P0CMDBL[4] = CELL[10].IMUX_LOGICIN[26];
				input P0CMDBL[5] = CELL[10].IMUX_LOGICIN[30];
				input P0CMDCA[0] = CELL[11].IMUX_LOGICIN[7];
				input P0CMDCA[1] = CELL[11].IMUX_LOGICIN[36];
				input P0CMDCA[2] = CELL[11].IMUX_LOGICIN[12];
				input P0CMDCA[3] = CELL[11].IMUX_LOGICIN[47];
				input P0CMDCA[4] = CELL[11].IMUX_LOGICIN[45];
				input P0CMDCA[5] = CELL[11].IMUX_LOGICIN[17];
				input P0CMDCA[6] = CELL[11].IMUX_LOGICIN[23];
				input P0CMDCA[7] = CELL[11].IMUX_LOGICIN[25];
				input P0CMDCA[8] = CELL[11].IMUX_LOGICIN[57];
				input P0CMDCA[9] = CELL[11].IMUX_LOGICIN[44];
				input P0CMDCA[10] = CELL[11].IMUX_LOGICIN[4];
				input P0CMDCA[11] = CELL[11].IMUX_LOGICIN[55];
				input P0CMDRA[0] = CELL[11].IMUX_LOGICIN[26];
				input P0CMDRA[1] = CELL[11].IMUX_LOGICIN[30];
				input P0CMDRA[2] = CELL[11].IMUX_LOGICIN[10];
				input P0CMDRA[3] = CELL[11].IMUX_LOGICIN[3];
				input P0CMDRA[4] = CELL[11].IMUX_LOGICIN[1];
				input P0CMDRA[5] = CELL[11].IMUX_LOGICIN[28];
				input P0CMDRA[6] = CELL[11].IMUX_LOGICIN[27];
				input P0CMDRA[7] = CELL[11].IMUX_LOGICIN[32];
				input P0CMDRA[8] = CELL[11].IMUX_LOGICIN[59];
				input P0CMDRA[9] = CELL[11].IMUX_LOGICIN[2];
				input P0CMDRA[10] = CELL[11].IMUX_LOGICIN[14];
				input P0CMDRA[11] = CELL[11].IMUX_LOGICIN[37];
				input P0CMDRA[12] = CELL[11].IMUX_LOGICIN[31];
				input P0CMDRA[13] = CELL[10].IMUX_LOGICIN[24];
				input P0CMDRA[14] = CELL[10].IMUX_LOGICIN[15];
				input P0CMDINSTR[0] = CELL[10].IMUX_LOGICIN[20];
				input P0CMDINSTR[1] = CELL[10].IMUX_LOGICIN[17];
				input P0CMDINSTR[2] = CELL[10].IMUX_LOGICIN[34];
				input P1ARBEN = CELL[9].IMUX_LOGICIN[29];
				input P1CMDCLK = ^CELL[9].IMUX_CLK[1] @!MAIN[9][22][39];
				input P1CMDEN = ^CELL[8].IMUX_LOGICIN[47] @MAIN[9][22][40];
				input P1CMDBA[0] = CELL[8].IMUX_LOGICIN[7];
				input P1CMDBA[1] = CELL[8].IMUX_LOGICIN[36];
				input P1CMDBA[2] = CELL[8].IMUX_LOGICIN[16];
				input P1CMDBL[0] = CELL[8].IMUX_LOGICIN[57];
				input P1CMDBL[1] = CELL[8].IMUX_LOGICIN[44];
				input P1CMDBL[2] = CELL[8].IMUX_LOGICIN[4];
				input P1CMDBL[3] = CELL[8].IMUX_LOGICIN[55];
				input P1CMDBL[4] = CELL[8].IMUX_LOGICIN[26];
				input P1CMDBL[5] = CELL[8].IMUX_LOGICIN[30];
				input P1CMDCA[0] = CELL[9].IMUX_LOGICIN[7];
				input P1CMDCA[1] = CELL[9].IMUX_LOGICIN[36];
				input P1CMDCA[2] = CELL[9].IMUX_LOGICIN[12];
				input P1CMDCA[3] = CELL[9].IMUX_LOGICIN[47];
				input P1CMDCA[4] = CELL[9].IMUX_LOGICIN[45];
				input P1CMDCA[5] = CELL[9].IMUX_LOGICIN[17];
				input P1CMDCA[6] = CELL[9].IMUX_LOGICIN[23];
				input P1CMDCA[7] = CELL[9].IMUX_LOGICIN[25];
				input P1CMDCA[8] = CELL[9].IMUX_LOGICIN[57];
				input P1CMDCA[9] = CELL[9].IMUX_LOGICIN[44];
				input P1CMDCA[10] = CELL[9].IMUX_LOGICIN[4];
				input P1CMDCA[11] = CELL[9].IMUX_LOGICIN[55];
				input P1CMDRA[0] = CELL[9].IMUX_LOGICIN[26];
				input P1CMDRA[1] = CELL[9].IMUX_LOGICIN[30];
				input P1CMDRA[2] = CELL[9].IMUX_LOGICIN[10];
				input P1CMDRA[3] = CELL[9].IMUX_LOGICIN[3];
				input P1CMDRA[4] = CELL[9].IMUX_LOGICIN[1];
				input P1CMDRA[5] = CELL[9].IMUX_LOGICIN[28];
				input P1CMDRA[6] = CELL[9].IMUX_LOGICIN[27];
				input P1CMDRA[7] = CELL[9].IMUX_LOGICIN[32];
				input P1CMDRA[8] = CELL[9].IMUX_LOGICIN[59];
				input P1CMDRA[9] = CELL[9].IMUX_LOGICIN[2];
				input P1CMDRA[10] = CELL[9].IMUX_LOGICIN[14];
				input P1CMDRA[11] = CELL[9].IMUX_LOGICIN[37];
				input P1CMDRA[12] = CELL[9].IMUX_LOGICIN[31];
				input P1CMDRA[13] = CELL[8].IMUX_LOGICIN[24];
				input P1CMDRA[14] = CELL[8].IMUX_LOGICIN[15];
				input P1CMDINSTR[0] = CELL[8].IMUX_LOGICIN[20];
				input P1CMDINSTR[1] = CELL[8].IMUX_LOGICIN[17];
				input P1CMDINSTR[2] = CELL[8].IMUX_LOGICIN[34];
				input P2ARBEN = CELL[7].IMUX_LOGICIN[29];
				input P2CMDCLK = ^CELL[7].IMUX_CLK[1] @!MAIN[7][22][32];
				input P2CMDEN = ^CELL[6].IMUX_LOGICIN[47] @MAIN[7][22][33];
				input P2CMDBA[0] = CELL[6].IMUX_LOGICIN[7];
				input P2CMDBA[1] = CELL[6].IMUX_LOGICIN[36];
				input P2CMDBA[2] = CELL[6].IMUX_LOGICIN[16];
				input P2CMDBL[0] = CELL[6].IMUX_LOGICIN[57];
				input P2CMDBL[1] = CELL[6].IMUX_LOGICIN[44];
				input P2CMDBL[2] = CELL[6].IMUX_LOGICIN[4];
				input P2CMDBL[3] = CELL[6].IMUX_LOGICIN[55];
				input P2CMDBL[4] = CELL[6].IMUX_LOGICIN[26];
				input P2CMDBL[5] = CELL[6].IMUX_LOGICIN[30];
				input P2CMDCA[0] = CELL[7].IMUX_LOGICIN[7];
				input P2CMDCA[1] = CELL[7].IMUX_LOGICIN[36];
				input P2CMDCA[2] = CELL[7].IMUX_LOGICIN[12];
				input P2CMDCA[3] = CELL[7].IMUX_LOGICIN[47];
				input P2CMDCA[4] = CELL[7].IMUX_LOGICIN[45];
				input P2CMDCA[5] = CELL[7].IMUX_LOGICIN[17];
				input P2CMDCA[6] = CELL[7].IMUX_LOGICIN[23];
				input P2CMDCA[7] = CELL[7].IMUX_LOGICIN[25];
				input P2CMDCA[8] = CELL[7].IMUX_LOGICIN[57];
				input P2CMDCA[9] = CELL[7].IMUX_LOGICIN[44];
				input P2CMDCA[10] = CELL[7].IMUX_LOGICIN[4];
				input P2CMDCA[11] = CELL[7].IMUX_LOGICIN[55];
				input P2CMDRA[0] = CELL[7].IMUX_LOGICIN[26];
				input P2CMDRA[1] = CELL[7].IMUX_LOGICIN[30];
				input P2CMDRA[2] = CELL[7].IMUX_LOGICIN[10];
				input P2CMDRA[3] = CELL[7].IMUX_LOGICIN[3];
				input P2CMDRA[4] = CELL[7].IMUX_LOGICIN[1];
				input P2CMDRA[5] = CELL[7].IMUX_LOGICIN[28];
				input P2CMDRA[6] = CELL[7].IMUX_LOGICIN[27];
				input P2CMDRA[7] = CELL[7].IMUX_LOGICIN[32];
				input P2CMDRA[8] = CELL[7].IMUX_LOGICIN[59];
				input P2CMDRA[9] = CELL[7].IMUX_LOGICIN[2];
				input P2CMDRA[10] = CELL[7].IMUX_LOGICIN[14];
				input P2CMDRA[11] = CELL[7].IMUX_LOGICIN[37];
				input P2CMDRA[12] = CELL[7].IMUX_LOGICIN[31];
				input P2CMDRA[13] = CELL[6].IMUX_LOGICIN[24];
				input P2CMDRA[14] = CELL[6].IMUX_LOGICIN[15];
				input P2CMDINSTR[0] = CELL[6].IMUX_LOGICIN[20];
				input P2CMDINSTR[1] = CELL[6].IMUX_LOGICIN[17];
				input P2CMDINSTR[2] = CELL[6].IMUX_LOGICIN[34];
				input P3ARBEN = CELL[5].IMUX_LOGICIN[29];
				input P3CMDCLK = ^CELL[5].IMUX_CLK[1] @!MAIN[5][22][32];
				input P3CMDEN = ^CELL[4].IMUX_LOGICIN[47] @MAIN[5][22][33];
				input P3CMDBA[0] = CELL[4].IMUX_LOGICIN[7];
				input P3CMDBA[1] = CELL[4].IMUX_LOGICIN[36];
				input P3CMDBA[2] = CELL[4].IMUX_LOGICIN[16];
				input P3CMDBL[0] = CELL[4].IMUX_LOGICIN[57];
				input P3CMDBL[1] = CELL[4].IMUX_LOGICIN[44];
				input P3CMDBL[2] = CELL[4].IMUX_LOGICIN[4];
				input P3CMDBL[3] = CELL[4].IMUX_LOGICIN[55];
				input P3CMDBL[4] = CELL[4].IMUX_LOGICIN[26];
				input P3CMDBL[5] = CELL[4].IMUX_LOGICIN[30];
				input P3CMDCA[0] = CELL[5].IMUX_LOGICIN[7];
				input P3CMDCA[1] = CELL[5].IMUX_LOGICIN[36];
				input P3CMDCA[2] = CELL[5].IMUX_LOGICIN[12];
				input P3CMDCA[3] = CELL[5].IMUX_LOGICIN[47];
				input P3CMDCA[4] = CELL[5].IMUX_LOGICIN[45];
				input P3CMDCA[5] = CELL[5].IMUX_LOGICIN[17];
				input P3CMDCA[6] = CELL[5].IMUX_LOGICIN[23];
				input P3CMDCA[7] = CELL[5].IMUX_LOGICIN[25];
				input P3CMDCA[8] = CELL[5].IMUX_LOGICIN[57];
				input P3CMDCA[9] = CELL[5].IMUX_LOGICIN[44];
				input P3CMDCA[10] = CELL[5].IMUX_LOGICIN[4];
				input P3CMDCA[11] = CELL[5].IMUX_LOGICIN[55];
				input P3CMDRA[0] = CELL[5].IMUX_LOGICIN[26];
				input P3CMDRA[1] = CELL[5].IMUX_LOGICIN[30];
				input P3CMDRA[2] = CELL[5].IMUX_LOGICIN[10];
				input P3CMDRA[3] = CELL[5].IMUX_LOGICIN[3];
				input P3CMDRA[4] = CELL[5].IMUX_LOGICIN[1];
				input P3CMDRA[5] = CELL[5].IMUX_LOGICIN[28];
				input P3CMDRA[6] = CELL[5].IMUX_LOGICIN[27];
				input P3CMDRA[7] = CELL[5].IMUX_LOGICIN[32];
				input P3CMDRA[8] = CELL[5].IMUX_LOGICIN[59];
				input P3CMDRA[9] = CELL[5].IMUX_LOGICIN[2];
				input P3CMDRA[10] = CELL[5].IMUX_LOGICIN[14];
				input P3CMDRA[11] = CELL[5].IMUX_LOGICIN[37];
				input P3CMDRA[12] = CELL[5].IMUX_LOGICIN[31];
				input P3CMDRA[13] = CELL[4].IMUX_LOGICIN[24];
				input P3CMDRA[14] = CELL[4].IMUX_LOGICIN[15];
				input P3CMDINSTR[0] = CELL[4].IMUX_LOGICIN[20];
				input P3CMDINSTR[1] = CELL[4].IMUX_LOGICIN[17];
				input P3CMDINSTR[2] = CELL[4].IMUX_LOGICIN[34];
				input P4ARBEN = CELL[3].IMUX_LOGICIN[29];
				input P4CMDCLK = ^CELL[3].IMUX_CLK[1] @!MAIN[3][22][23];
				input P4CMDEN = ^CELL[2].IMUX_LOGICIN[47] @MAIN[3][22][24];
				input P4CMDBA[0] = CELL[2].IMUX_LOGICIN[7];
				input P4CMDBA[1] = CELL[2].IMUX_LOGICIN[36];
				input P4CMDBA[2] = CELL[2].IMUX_LOGICIN[16];
				input P4CMDBL[0] = CELL[2].IMUX_LOGICIN[57];
				input P4CMDBL[1] = CELL[2].IMUX_LOGICIN[44];
				input P4CMDBL[2] = CELL[2].IMUX_LOGICIN[4];
				input P4CMDBL[3] = CELL[2].IMUX_LOGICIN[55];
				input P4CMDBL[4] = CELL[2].IMUX_LOGICIN[26];
				input P4CMDBL[5] = CELL[2].IMUX_LOGICIN[30];
				input P4CMDCA[0] = CELL[3].IMUX_LOGICIN[7];
				input P4CMDCA[1] = CELL[3].IMUX_LOGICIN[36];
				input P4CMDCA[2] = CELL[3].IMUX_LOGICIN[12];
				input P4CMDCA[3] = CELL[3].IMUX_LOGICIN[47];
				input P4CMDCA[4] = CELL[3].IMUX_LOGICIN[45];
				input P4CMDCA[5] = CELL[3].IMUX_LOGICIN[17];
				input P4CMDCA[6] = CELL[3].IMUX_LOGICIN[23];
				input P4CMDCA[7] = CELL[3].IMUX_LOGICIN[25];
				input P4CMDCA[8] = CELL[3].IMUX_LOGICIN[57];
				input P4CMDCA[9] = CELL[3].IMUX_LOGICIN[44];
				input P4CMDCA[10] = CELL[3].IMUX_LOGICIN[4];
				input P4CMDCA[11] = CELL[3].IMUX_LOGICIN[55];
				input P4CMDRA[0] = CELL[3].IMUX_LOGICIN[26];
				input P4CMDRA[1] = CELL[3].IMUX_LOGICIN[30];
				input P4CMDRA[2] = CELL[3].IMUX_LOGICIN[10];
				input P4CMDRA[3] = CELL[3].IMUX_LOGICIN[3];
				input P4CMDRA[4] = CELL[3].IMUX_LOGICIN[1];
				input P4CMDRA[5] = CELL[3].IMUX_LOGICIN[28];
				input P4CMDRA[6] = CELL[3].IMUX_LOGICIN[27];
				input P4CMDRA[7] = CELL[3].IMUX_LOGICIN[32];
				input P4CMDRA[8] = CELL[3].IMUX_LOGICIN[59];
				input P4CMDRA[9] = CELL[3].IMUX_LOGICIN[2];
				input P4CMDRA[10] = CELL[3].IMUX_LOGICIN[14];
				input P4CMDRA[11] = CELL[3].IMUX_LOGICIN[37];
				input P4CMDRA[12] = CELL[3].IMUX_LOGICIN[31];
				input P4CMDRA[13] = CELL[2].IMUX_LOGICIN[24];
				input P4CMDRA[14] = CELL[2].IMUX_LOGICIN[15];
				input P4CMDINSTR[0] = CELL[2].IMUX_LOGICIN[20];
				input P4CMDINSTR[1] = CELL[2].IMUX_LOGICIN[17];
				input P4CMDINSTR[2] = CELL[2].IMUX_LOGICIN[34];
				input P5ARBEN = CELL[1].IMUX_LOGICIN[29];
				input P5CMDCLK = ^CELL[1].IMUX_CLK[1] @!MAIN[1][22][30];
				input P5CMDEN = ^CELL[0].IMUX_LOGICIN[47] @MAIN[1][22][31];
				input P5CMDBA[0] = CELL[0].IMUX_LOGICIN[7];
				input P5CMDBA[1] = CELL[0].IMUX_LOGICIN[36];
				input P5CMDBA[2] = CELL[0].IMUX_LOGICIN[16];
				input P5CMDBL[0] = CELL[0].IMUX_LOGICIN[57];
				input P5CMDBL[1] = CELL[0].IMUX_LOGICIN[44];
				input P5CMDBL[2] = CELL[0].IMUX_LOGICIN[4];
				input P5CMDBL[3] = CELL[0].IMUX_LOGICIN[55];
				input P5CMDBL[4] = CELL[0].IMUX_LOGICIN[26];
				input P5CMDBL[5] = CELL[0].IMUX_LOGICIN[30];
				input P5CMDCA[0] = CELL[1].IMUX_LOGICIN[7];
				input P5CMDCA[1] = CELL[1].IMUX_LOGICIN[36];
				input P5CMDCA[2] = CELL[1].IMUX_LOGICIN[12];
				input P5CMDCA[3] = CELL[1].IMUX_LOGICIN[47];
				input P5CMDCA[4] = CELL[1].IMUX_LOGICIN[45];
				input P5CMDCA[5] = CELL[1].IMUX_LOGICIN[17];
				input P5CMDCA[6] = CELL[1].IMUX_LOGICIN[23];
				input P5CMDCA[7] = CELL[1].IMUX_LOGICIN[25];
				input P5CMDCA[8] = CELL[1].IMUX_LOGICIN[57];
				input P5CMDCA[9] = CELL[1].IMUX_LOGICIN[44];
				input P5CMDCA[10] = CELL[1].IMUX_LOGICIN[4];
				input P5CMDCA[11] = CELL[1].IMUX_LOGICIN[55];
				input P5CMDRA[0] = CELL[1].IMUX_LOGICIN[26];
				input P5CMDRA[1] = CELL[1].IMUX_LOGICIN[30];
				input P5CMDRA[2] = CELL[1].IMUX_LOGICIN[10];
				input P5CMDRA[3] = CELL[1].IMUX_LOGICIN[3];
				input P5CMDRA[4] = CELL[1].IMUX_LOGICIN[1];
				input P5CMDRA[5] = CELL[1].IMUX_LOGICIN[28];
				input P5CMDRA[6] = CELL[1].IMUX_LOGICIN[27];
				input P5CMDRA[7] = CELL[1].IMUX_LOGICIN[32];
				input P5CMDRA[8] = CELL[1].IMUX_LOGICIN[59];
				input P5CMDRA[9] = CELL[1].IMUX_LOGICIN[2];
				input P5CMDRA[10] = CELL[1].IMUX_LOGICIN[14];
				input P5CMDRA[11] = CELL[1].IMUX_LOGICIN[37];
				input P5CMDRA[12] = CELL[1].IMUX_LOGICIN[31];
				input P5CMDRA[13] = CELL[0].IMUX_LOGICIN[24];
				input P5CMDRA[14] = CELL[0].IMUX_LOGICIN[15];
				input P5CMDINSTR[0] = CELL[0].IMUX_LOGICIN[20];
				input P5CMDINSTR[1] = CELL[0].IMUX_LOGICIN[17];
				input P5CMDINSTR[2] = CELL[0].IMUX_LOGICIN[34];
				input P0RDCLK = ^CELL_MUI[1].IMUX_CLK[1] @!MAIN_MUI[1][25][7];
				input P0RDEN = ^CELL_MUI[1].IMUX_LOGICIN[7] @!MAIN_MUI[1][25][6];
				input P0RTSTENB = CELL_MUI[0].IMUX_LOGICIN[9];
				input P0RTSTPINENB = CELL_MUI[0].IMUX_LOGICIN[59];
				input P0RTSTMODEB[0] = CELL_MUI[0].IMUX_LOGICIN[32];
				input P0RTSTMODEB[1] = CELL_MUI[0].IMUX_LOGICIN[29];
				input P0RTSTMODEB[2] = CELL_MUI[0].IMUX_LOGICIN[1];
				input P0RTSTMODEB[3] = CELL_MUI[0].IMUX_LOGICIN[19];
				input P0RTSTWRDATA[0] = CELL_MUI[0].IMUX_LOGICIN[15];
				input P0RTSTWRDATA[1] = CELL_MUI[0].IMUX_LOGICIN[42];
				input P0RTSTWRDATA[2] = CELL_MUI[0].IMUX_LOGICIN[7];
				input P0RTSTWRDATA[3] = CELL_MUI[0].IMUX_LOGICIN[12];
				input P0RTSTWRDATA[4] = CELL_MUI[0].IMUX_LOGICIN[62];
				input P0RTSTWRDATA[5] = CELL_MUI[0].IMUX_LOGICIN[20];
				input P0RTSTWRDATA[6] = CELL_MUI[0].IMUX_LOGICIN[38];
				input P0RTSTWRDATA[7] = CELL_MUI[0].IMUX_LOGICIN[17];
				input P0RTSTWRDATA[8] = CELL_MUI[0].IMUX_LOGICIN[23];
				input P0RTSTWRDATA[9] = CELL_MUI[0].IMUX_LOGICIN[48];
				input P0RTSTWRDATA[10] = CELL_MUI[0].IMUX_LOGICIN[25];
				input P0RTSTWRDATA[11] = CELL_MUI[0].IMUX_LOGICIN[57];
				input P0RTSTWRDATA[12] = CELL_MUI[0].IMUX_LOGICIN[44];
				input P0RTSTWRDATA[13] = CELL_MUI[0].IMUX_LOGICIN[4];
				input P0RTSTWRDATA[14] = CELL_MUI[0].IMUX_LOGICIN[55];
				input P0RTSTWRDATA[15] = CELL_MUI[0].IMUX_LOGICIN[26];
				input P0RTSTWRDATA[16] = CELL_MUI[0].IMUX_LOGICIN[30];
				input P0RTSTWRDATA[17] = CELL_MUI[0].IMUX_LOGICIN[10];
				input P0RTSTWRDATA[18] = CELL_MUI[1].IMUX_LOGICIN[57];
				input P0RTSTWRDATA[19] = CELL_MUI[1].IMUX_LOGICIN[44];
				input P0RTSTWRDATA[20] = CELL_MUI[1].IMUX_LOGICIN[4];
				input P0RTSTWRDATA[21] = CELL_MUI[1].IMUX_LOGICIN[55];
				input P0RTSTWRDATA[22] = CELL_MUI[1].IMUX_LOGICIN[26];
				input P0RTSTWRDATA[23] = CELL_MUI[1].IMUX_LOGICIN[30];
				input P0RTSTWRDATA[24] = CELL_MUI[1].IMUX_LOGICIN[41];
				input P0RTSTWRDATA[25] = CELL_MUI[1].IMUX_LOGICIN[10];
				input P0RTSTWRDATA[26] = CELL_MUI[1].IMUX_LOGICIN[3];
				input P0RTSTWRDATA[27] = CELL_MUI[1].IMUX_LOGICIN[1];
				input P0RTSTWRDATA[28] = CELL_MUI[1].IMUX_LOGICIN[19];
				input P0RTSTWRDATA[29] = CELL_MUI[1].IMUX_LOGICIN[27];
				input P0RTSTWRDATA[30] = CELL_MUI[1].IMUX_LOGICIN[29];
				input P0RTSTWRDATA[31] = CELL_MUI[1].IMUX_LOGICIN[32];
				input P0RTSTWRMASK[0] = CELL_MUI[1].IMUX_LOGICIN[52];
				input P0RTSTWRMASK[1] = CELL_MUI[1].IMUX_LOGICIN[2];
				input P0RTSTWRMASK[2] = CELL_MUI[1].IMUX_LOGICIN[14];
				input P0RTSTWRMASK[3] = CELL_MUI[1].IMUX_LOGICIN[37];
				input P1RDCLK = ^CELL_MUI[5].IMUX_CLK[1] @!MAIN_MUI[5][25][7];
				input P1RDEN = ^CELL_MUI[5].IMUX_LOGICIN[7] @!MAIN_MUI[5][25][6];
				input P1RTSTENB = CELL_MUI[4].IMUX_LOGICIN[9];
				input P1RTSTPINENB = CELL_MUI[4].IMUX_LOGICIN[59];
				input P1RTSTMODEB[0] = CELL_MUI[4].IMUX_LOGICIN[32];
				input P1RTSTMODEB[1] = CELL_MUI[4].IMUX_LOGICIN[29];
				input P1RTSTMODEB[2] = CELL_MUI[4].IMUX_LOGICIN[1];
				input P1RTSTMODEB[3] = CELL_MUI[4].IMUX_LOGICIN[19];
				input P1RTSTWRDATA[0] = CELL_MUI[4].IMUX_LOGICIN[15];
				input P1RTSTWRDATA[1] = CELL_MUI[4].IMUX_LOGICIN[42];
				input P1RTSTWRDATA[2] = CELL_MUI[4].IMUX_LOGICIN[7];
				input P1RTSTWRDATA[3] = CELL_MUI[4].IMUX_LOGICIN[12];
				input P1RTSTWRDATA[4] = CELL_MUI[4].IMUX_LOGICIN[62];
				input P1RTSTWRDATA[5] = CELL_MUI[4].IMUX_LOGICIN[20];
				input P1RTSTWRDATA[6] = CELL_MUI[4].IMUX_LOGICIN[38];
				input P1RTSTWRDATA[7] = CELL_MUI[4].IMUX_LOGICIN[17];
				input P1RTSTWRDATA[8] = CELL_MUI[4].IMUX_LOGICIN[23];
				input P1RTSTWRDATA[9] = CELL_MUI[4].IMUX_LOGICIN[48];
				input P1RTSTWRDATA[10] = CELL_MUI[4].IMUX_LOGICIN[25];
				input P1RTSTWRDATA[11] = CELL_MUI[4].IMUX_LOGICIN[57];
				input P1RTSTWRDATA[12] = CELL_MUI[4].IMUX_LOGICIN[44];
				input P1RTSTWRDATA[13] = CELL_MUI[4].IMUX_LOGICIN[4];
				input P1RTSTWRDATA[14] = CELL_MUI[4].IMUX_LOGICIN[55];
				input P1RTSTWRDATA[15] = CELL_MUI[4].IMUX_LOGICIN[26];
				input P1RTSTWRDATA[16] = CELL_MUI[4].IMUX_LOGICIN[30];
				input P1RTSTWRDATA[17] = CELL_MUI[4].IMUX_LOGICIN[10];
				input P1RTSTWRDATA[18] = CELL_MUI[5].IMUX_LOGICIN[57];
				input P1RTSTWRDATA[19] = CELL_MUI[5].IMUX_LOGICIN[44];
				input P1RTSTWRDATA[20] = CELL_MUI[5].IMUX_LOGICIN[4];
				input P1RTSTWRDATA[21] = CELL_MUI[5].IMUX_LOGICIN[55];
				input P1RTSTWRDATA[22] = CELL_MUI[5].IMUX_LOGICIN[26];
				input P1RTSTWRDATA[23] = CELL_MUI[5].IMUX_LOGICIN[30];
				input P1RTSTWRDATA[24] = CELL_MUI[5].IMUX_LOGICIN[41];
				input P1RTSTWRDATA[25] = CELL_MUI[5].IMUX_LOGICIN[10];
				input P1RTSTWRDATA[26] = CELL_MUI[5].IMUX_LOGICIN[3];
				input P1RTSTWRDATA[27] = CELL_MUI[5].IMUX_LOGICIN[1];
				input P1RTSTWRDATA[28] = CELL_MUI[5].IMUX_LOGICIN[19];
				input P1RTSTWRDATA[29] = CELL_MUI[5].IMUX_LOGICIN[27];
				input P1RTSTWRDATA[30] = CELL_MUI[5].IMUX_LOGICIN[29];
				input P1RTSTWRDATA[31] = CELL_MUI[5].IMUX_LOGICIN[32];
				input P1RTSTWRMASK[0] = CELL_MUI[5].IMUX_LOGICIN[52];
				input P1RTSTWRMASK[1] = CELL_MUI[5].IMUX_LOGICIN[2];
				input P1RTSTWRMASK[2] = CELL_MUI[5].IMUX_LOGICIN[14];
				input P1RTSTWRMASK[3] = CELL_MUI[5].IMUX_LOGICIN[37];
				input P0WRCLK = ^CELL_MUI[3].IMUX_CLK[1] @!MAIN_MUI[3][25][7];
				input P0WREN = ^CELL_MUI[3].IMUX_LOGICIN[7] @!MAIN_MUI[3][25][6];
				input P0WRDATA[0] = CELL_MUI[2].IMUX_LOGICIN[15];
				input P0WRDATA[1] = CELL_MUI[2].IMUX_LOGICIN[42];
				input P0WRDATA[2] = CELL_MUI[2].IMUX_LOGICIN[7];
				input P0WRDATA[3] = CELL_MUI[2].IMUX_LOGICIN[12];
				input P0WRDATA[4] = CELL_MUI[2].IMUX_LOGICIN[62];
				input P0WRDATA[5] = CELL_MUI[2].IMUX_LOGICIN[20];
				input P0WRDATA[6] = CELL_MUI[2].IMUX_LOGICIN[38];
				input P0WRDATA[7] = CELL_MUI[2].IMUX_LOGICIN[17];
				input P0WRDATA[8] = CELL_MUI[2].IMUX_LOGICIN[23];
				input P0WRDATA[9] = CELL_MUI[2].IMUX_LOGICIN[48];
				input P0WRDATA[10] = CELL_MUI[2].IMUX_LOGICIN[25];
				input P0WRDATA[11] = CELL_MUI[2].IMUX_LOGICIN[57];
				input P0WRDATA[12] = CELL_MUI[2].IMUX_LOGICIN[44];
				input P0WRDATA[13] = CELL_MUI[2].IMUX_LOGICIN[4];
				input P0WRDATA[14] = CELL_MUI[2].IMUX_LOGICIN[55];
				input P0WRDATA[15] = CELL_MUI[2].IMUX_LOGICIN[26];
				input P0WRDATA[16] = CELL_MUI[2].IMUX_LOGICIN[30];
				input P0WRDATA[17] = CELL_MUI[2].IMUX_LOGICIN[10];
				input P0WRDATA[18] = CELL_MUI[3].IMUX_LOGICIN[57];
				input P0WRDATA[19] = CELL_MUI[3].IMUX_LOGICIN[44];
				input P0WRDATA[20] = CELL_MUI[3].IMUX_LOGICIN[4];
				input P0WRDATA[21] = CELL_MUI[3].IMUX_LOGICIN[55];
				input P0WRDATA[22] = CELL_MUI[3].IMUX_LOGICIN[26];
				input P0WRDATA[23] = CELL_MUI[3].IMUX_LOGICIN[30];
				input P0WRDATA[24] = CELL_MUI[3].IMUX_LOGICIN[41];
				input P0WRDATA[25] = CELL_MUI[3].IMUX_LOGICIN[10];
				input P0WRDATA[26] = CELL_MUI[3].IMUX_LOGICIN[3];
				input P0WRDATA[27] = CELL_MUI[3].IMUX_LOGICIN[1];
				input P0WRDATA[28] = CELL_MUI[3].IMUX_LOGICIN[19];
				input P0WRDATA[29] = CELL_MUI[3].IMUX_LOGICIN[27];
				input P0WRDATA[30] = CELL_MUI[3].IMUX_LOGICIN[29];
				input P0WRDATA[31] = CELL_MUI[3].IMUX_LOGICIN[32];
				input P0RWRMASK[0] = CELL_MUI[3].IMUX_LOGICIN[52];
				input P0RWRMASK[1] = CELL_MUI[3].IMUX_LOGICIN[2];
				input P0RWRMASK[2] = CELL_MUI[3].IMUX_LOGICIN[14];
				input P0RWRMASK[3] = CELL_MUI[3].IMUX_LOGICIN[37];
				input P0WTSTENB = CELL_MUI[2].IMUX_LOGICIN[9];
				input P0WTSTPINENB = CELL_MUI[2].IMUX_LOGICIN[59];
				input P0WTSTMODEB[0] = CELL_MUI[2].IMUX_LOGICIN[32];
				input P0WTSTMODEB[1] = CELL_MUI[2].IMUX_LOGICIN[29];
				input P0WTSTMODEB[2] = CELL_MUI[2].IMUX_LOGICIN[1];
				input P0WTSTMODEB[3] = CELL_MUI[2].IMUX_LOGICIN[19];
				input P1WRCLK = ^CELL_MUI[7].IMUX_CLK[1] @!MAIN_MUI[7][25][7];
				input P1WREN = ^CELL_MUI[7].IMUX_LOGICIN[7] @!MAIN_MUI[7][25][6];
				input P1WRDATA[0] = CELL_MUI[6].IMUX_LOGICIN[15];
				input P1WRDATA[1] = CELL_MUI[6].IMUX_LOGICIN[42];
				input P1WRDATA[2] = CELL_MUI[6].IMUX_LOGICIN[7];
				input P1WRDATA[3] = CELL_MUI[6].IMUX_LOGICIN[12];
				input P1WRDATA[4] = CELL_MUI[6].IMUX_LOGICIN[62];
				input P1WRDATA[5] = CELL_MUI[6].IMUX_LOGICIN[20];
				input P1WRDATA[6] = CELL_MUI[6].IMUX_LOGICIN[38];
				input P1WRDATA[7] = CELL_MUI[6].IMUX_LOGICIN[17];
				input P1WRDATA[8] = CELL_MUI[6].IMUX_LOGICIN[23];
				input P1WRDATA[9] = CELL_MUI[6].IMUX_LOGICIN[48];
				input P1WRDATA[10] = CELL_MUI[6].IMUX_LOGICIN[25];
				input P1WRDATA[11] = CELL_MUI[6].IMUX_LOGICIN[57];
				input P1WRDATA[12] = CELL_MUI[6].IMUX_LOGICIN[44];
				input P1WRDATA[13] = CELL_MUI[6].IMUX_LOGICIN[4];
				input P1WRDATA[14] = CELL_MUI[6].IMUX_LOGICIN[55];
				input P1WRDATA[15] = CELL_MUI[6].IMUX_LOGICIN[26];
				input P1WRDATA[16] = CELL_MUI[6].IMUX_LOGICIN[30];
				input P1WRDATA[17] = CELL_MUI[6].IMUX_LOGICIN[10];
				input P1WRDATA[18] = CELL_MUI[7].IMUX_LOGICIN[57];
				input P1WRDATA[19] = CELL_MUI[7].IMUX_LOGICIN[44];
				input P1WRDATA[20] = CELL_MUI[7].IMUX_LOGICIN[4];
				input P1WRDATA[21] = CELL_MUI[7].IMUX_LOGICIN[55];
				input P1WRDATA[22] = CELL_MUI[7].IMUX_LOGICIN[26];
				input P1WRDATA[23] = CELL_MUI[7].IMUX_LOGICIN[30];
				input P1WRDATA[24] = CELL_MUI[7].IMUX_LOGICIN[41];
				input P1WRDATA[25] = CELL_MUI[7].IMUX_LOGICIN[10];
				input P1WRDATA[26] = CELL_MUI[7].IMUX_LOGICIN[3];
				input P1WRDATA[27] = CELL_MUI[7].IMUX_LOGICIN[1];
				input P1WRDATA[28] = CELL_MUI[7].IMUX_LOGICIN[19];
				input P1WRDATA[29] = CELL_MUI[7].IMUX_LOGICIN[27];
				input P1WRDATA[30] = CELL_MUI[7].IMUX_LOGICIN[29];
				input P1WRDATA[31] = CELL_MUI[7].IMUX_LOGICIN[32];
				input P1RWRMASK[0] = CELL_MUI[7].IMUX_LOGICIN[52];
				input P1RWRMASK[1] = CELL_MUI[7].IMUX_LOGICIN[2];
				input P1RWRMASK[2] = CELL_MUI[7].IMUX_LOGICIN[14];
				input P1RWRMASK[3] = CELL_MUI[7].IMUX_LOGICIN[37];
				input P1WTSTENB = CELL_MUI[6].IMUX_LOGICIN[9];
				input P1WTSTPINENB = CELL_MUI[6].IMUX_LOGICIN[59];
				input P1WTSTMODEB[0] = CELL_MUI[6].IMUX_LOGICIN[32];
				input P1WTSTMODEB[1] = CELL_MUI[6].IMUX_LOGICIN[29];
				input P1WTSTMODEB[2] = CELL_MUI[6].IMUX_LOGICIN[1];
				input P1WTSTMODEB[3] = CELL_MUI[6].IMUX_LOGICIN[19];
				input P2CLK = ^CELL_MUI[9].IMUX_CLK[1] @!MAIN_MUI[9][25][7];
				input P2EN = ^CELL_MUI[9].IMUX_LOGICIN[7] @!MAIN_MUI[9][25][6];
				input P2WRDATA[0] = CELL_MUI[8].IMUX_LOGICIN[15];
				input P2WRDATA[1] = CELL_MUI[8].IMUX_LOGICIN[42];
				input P2WRDATA[2] = CELL_MUI[8].IMUX_LOGICIN[7];
				input P2WRDATA[3] = CELL_MUI[8].IMUX_LOGICIN[12];
				input P2WRDATA[4] = CELL_MUI[8].IMUX_LOGICIN[62];
				input P2WRDATA[5] = CELL_MUI[8].IMUX_LOGICIN[20];
				input P2WRDATA[6] = CELL_MUI[8].IMUX_LOGICIN[38];
				input P2WRDATA[7] = CELL_MUI[8].IMUX_LOGICIN[17];
				input P2WRDATA[8] = CELL_MUI[8].IMUX_LOGICIN[23];
				input P2WRDATA[9] = CELL_MUI[8].IMUX_LOGICIN[48];
				input P2WRDATA[10] = CELL_MUI[8].IMUX_LOGICIN[25];
				input P2WRDATA[11] = CELL_MUI[8].IMUX_LOGICIN[57];
				input P2WRDATA[12] = CELL_MUI[8].IMUX_LOGICIN[44];
				input P2WRDATA[13] = CELL_MUI[8].IMUX_LOGICIN[4];
				input P2WRDATA[14] = CELL_MUI[8].IMUX_LOGICIN[55];
				input P2WRDATA[15] = CELL_MUI[8].IMUX_LOGICIN[26];
				input P2WRDATA[16] = CELL_MUI[8].IMUX_LOGICIN[30];
				input P2WRDATA[17] = CELL_MUI[8].IMUX_LOGICIN[10];
				input P2WRDATA[18] = CELL_MUI[9].IMUX_LOGICIN[57];
				input P2WRDATA[19] = CELL_MUI[9].IMUX_LOGICIN[44];
				input P2WRDATA[20] = CELL_MUI[9].IMUX_LOGICIN[4];
				input P2WRDATA[21] = CELL_MUI[9].IMUX_LOGICIN[55];
				input P2WRDATA[22] = CELL_MUI[9].IMUX_LOGICIN[26];
				input P2WRDATA[23] = CELL_MUI[9].IMUX_LOGICIN[30];
				input P2WRDATA[24] = CELL_MUI[9].IMUX_LOGICIN[41];
				input P2WRDATA[25] = CELL_MUI[9].IMUX_LOGICIN[10];
				input P2WRDATA[26] = CELL_MUI[9].IMUX_LOGICIN[3];
				input P2WRDATA[27] = CELL_MUI[9].IMUX_LOGICIN[1];
				input P2WRDATA[28] = CELL_MUI[9].IMUX_LOGICIN[19];
				input P2WRDATA[29] = CELL_MUI[9].IMUX_LOGICIN[27];
				input P2WRDATA[30] = CELL_MUI[9].IMUX_LOGICIN[29];
				input P2WRDATA[31] = CELL_MUI[9].IMUX_LOGICIN[32];
				input P2WRMASK[0] = CELL_MUI[9].IMUX_LOGICIN[52];
				input P2WRMASK[1] = CELL_MUI[9].IMUX_LOGICIN[2];
				input P2WRMASK[2] = CELL_MUI[9].IMUX_LOGICIN[14];
				input P2WRMASK[3] = CELL_MUI[9].IMUX_LOGICIN[37];
				input P2TSTENB = CELL_MUI[8].IMUX_LOGICIN[9];
				input P2TSTPINENB = CELL_MUI[8].IMUX_LOGICIN[59];
				input P2TSTMODEB[0] = CELL_MUI[8].IMUX_LOGICIN[32];
				input P2TSTMODEB[1] = CELL_MUI[8].IMUX_LOGICIN[29];
				input P2TSTMODEB[2] = CELL_MUI[8].IMUX_LOGICIN[1];
				input P2TSTMODEB[3] = CELL_MUI[8].IMUX_LOGICIN[19];
				input P3CLK = ^CELL_MUI[11].IMUX_CLK[1] @!MAIN_MUI[11][25][7];
				input P3EN = ^CELL_MUI[11].IMUX_LOGICIN[7] @!MAIN_MUI[11][25][6];
				input P3WRDATA[0] = CELL_MUI[10].IMUX_LOGICIN[15];
				input P3WRDATA[1] = CELL_MUI[10].IMUX_LOGICIN[42];
				input P3WRDATA[2] = CELL_MUI[10].IMUX_LOGICIN[7];
				input P3WRDATA[3] = CELL_MUI[10].IMUX_LOGICIN[12];
				input P3WRDATA[4] = CELL_MUI[10].IMUX_LOGICIN[62];
				input P3WRDATA[5] = CELL_MUI[10].IMUX_LOGICIN[20];
				input P3WRDATA[6] = CELL_MUI[10].IMUX_LOGICIN[38];
				input P3WRDATA[7] = CELL_MUI[10].IMUX_LOGICIN[17];
				input P3WRDATA[8] = CELL_MUI[10].IMUX_LOGICIN[23];
				input P3WRDATA[9] = CELL_MUI[10].IMUX_LOGICIN[48];
				input P3WRDATA[10] = CELL_MUI[10].IMUX_LOGICIN[25];
				input P3WRDATA[11] = CELL_MUI[10].IMUX_LOGICIN[57];
				input P3WRDATA[12] = CELL_MUI[10].IMUX_LOGICIN[44];
				input P3WRDATA[13] = CELL_MUI[10].IMUX_LOGICIN[4];
				input P3WRDATA[14] = CELL_MUI[10].IMUX_LOGICIN[55];
				input P3WRDATA[15] = CELL_MUI[10].IMUX_LOGICIN[26];
				input P3WRDATA[16] = CELL_MUI[10].IMUX_LOGICIN[30];
				input P3WRDATA[17] = CELL_MUI[10].IMUX_LOGICIN[10];
				input P3WRDATA[18] = CELL_MUI[11].IMUX_LOGICIN[57];
				input P3WRDATA[19] = CELL_MUI[11].IMUX_LOGICIN[44];
				input P3WRDATA[20] = CELL_MUI[11].IMUX_LOGICIN[4];
				input P3WRDATA[21] = CELL_MUI[11].IMUX_LOGICIN[55];
				input P3WRDATA[22] = CELL_MUI[11].IMUX_LOGICIN[26];
				input P3WRDATA[23] = CELL_MUI[11].IMUX_LOGICIN[30];
				input P3WRDATA[24] = CELL_MUI[11].IMUX_LOGICIN[41];
				input P3WRDATA[25] = CELL_MUI[11].IMUX_LOGICIN[10];
				input P3WRDATA[26] = CELL_MUI[11].IMUX_LOGICIN[3];
				input P3WRDATA[27] = CELL_MUI[11].IMUX_LOGICIN[1];
				input P3WRDATA[28] = CELL_MUI[11].IMUX_LOGICIN[19];
				input P3WRDATA[29] = CELL_MUI[11].IMUX_LOGICIN[27];
				input P3WRDATA[30] = CELL_MUI[11].IMUX_LOGICIN[29];
				input P3WRDATA[31] = CELL_MUI[11].IMUX_LOGICIN[32];
				input P3WRMASK[0] = CELL_MUI[11].IMUX_LOGICIN[52];
				input P3WRMASK[1] = CELL_MUI[11].IMUX_LOGICIN[2];
				input P3WRMASK[2] = CELL_MUI[11].IMUX_LOGICIN[14];
				input P3WRMASK[3] = CELL_MUI[11].IMUX_LOGICIN[37];
				input P3TSTENB = CELL_MUI[10].IMUX_LOGICIN[9];
				input P3TSTPINENB = CELL_MUI[10].IMUX_LOGICIN[59];
				input P3TSTMODEB[0] = CELL_MUI[10].IMUX_LOGICIN[32];
				input P3TSTMODEB[1] = CELL_MUI[10].IMUX_LOGICIN[29];
				input P3TSTMODEB[2] = CELL_MUI[10].IMUX_LOGICIN[1];
				input P3TSTMODEB[3] = CELL_MUI[10].IMUX_LOGICIN[19];
				input P4CLK = ^CELL_MUI[13].IMUX_CLK[1] @!MAIN_MUI[13][25][7];
				input P4EN = ^CELL_MUI[13].IMUX_LOGICIN[7] @!MAIN_MUI[13][25][6];
				input P4WRDATA[0] = CELL_MUI[12].IMUX_LOGICIN[15];
				input P4WRDATA[1] = CELL_MUI[12].IMUX_LOGICIN[42];
				input P4WRDATA[2] = CELL_MUI[12].IMUX_LOGICIN[7];
				input P4WRDATA[3] = CELL_MUI[12].IMUX_LOGICIN[12];
				input P4WRDATA[4] = CELL_MUI[12].IMUX_LOGICIN[62];
				input P4WRDATA[5] = CELL_MUI[12].IMUX_LOGICIN[20];
				input P4WRDATA[6] = CELL_MUI[12].IMUX_LOGICIN[38];
				input P4WRDATA[7] = CELL_MUI[12].IMUX_LOGICIN[17];
				input P4WRDATA[8] = CELL_MUI[12].IMUX_LOGICIN[23];
				input P4WRDATA[9] = CELL_MUI[12].IMUX_LOGICIN[48];
				input P4WRDATA[10] = CELL_MUI[12].IMUX_LOGICIN[25];
				input P4WRDATA[11] = CELL_MUI[12].IMUX_LOGICIN[57];
				input P4WRDATA[12] = CELL_MUI[12].IMUX_LOGICIN[44];
				input P4WRDATA[13] = CELL_MUI[12].IMUX_LOGICIN[4];
				input P4WRDATA[14] = CELL_MUI[12].IMUX_LOGICIN[55];
				input P4WRDATA[15] = CELL_MUI[12].IMUX_LOGICIN[26];
				input P4WRDATA[16] = CELL_MUI[12].IMUX_LOGICIN[30];
				input P4WRDATA[17] = CELL_MUI[12].IMUX_LOGICIN[10];
				input P4WRDATA[18] = CELL_MUI[13].IMUX_LOGICIN[57];
				input P4WRDATA[19] = CELL_MUI[13].IMUX_LOGICIN[44];
				input P4WRDATA[20] = CELL_MUI[13].IMUX_LOGICIN[4];
				input P4WRDATA[21] = CELL_MUI[13].IMUX_LOGICIN[55];
				input P4WRDATA[22] = CELL_MUI[13].IMUX_LOGICIN[26];
				input P4WRDATA[23] = CELL_MUI[13].IMUX_LOGICIN[30];
				input P4WRDATA[24] = CELL_MUI[13].IMUX_LOGICIN[41];
				input P4WRDATA[25] = CELL_MUI[13].IMUX_LOGICIN[10];
				input P4WRDATA[26] = CELL_MUI[13].IMUX_LOGICIN[3];
				input P4WRDATA[27] = CELL_MUI[13].IMUX_LOGICIN[1];
				input P4WRDATA[28] = CELL_MUI[13].IMUX_LOGICIN[19];
				input P4WRDATA[29] = CELL_MUI[13].IMUX_LOGICIN[27];
				input P4WRDATA[30] = CELL_MUI[13].IMUX_LOGICIN[29];
				input P4WRDATA[31] = CELL_MUI[13].IMUX_LOGICIN[32];
				input P4WRMASK[0] = CELL_MUI[13].IMUX_LOGICIN[52];
				input P4WRMASK[1] = CELL_MUI[13].IMUX_LOGICIN[2];
				input P4WRMASK[2] = CELL_MUI[13].IMUX_LOGICIN[14];
				input P4WRMASK[3] = CELL_MUI[13].IMUX_LOGICIN[37];
				input P4TSTENB = CELL_MUI[12].IMUX_LOGICIN[9];
				input P4TSTPINENB = CELL_MUI[12].IMUX_LOGICIN[59];
				input P4TSTMODEB[0] = CELL_MUI[12].IMUX_LOGICIN[32];
				input P4TSTMODEB[1] = CELL_MUI[12].IMUX_LOGICIN[29];
				input P4TSTMODEB[2] = CELL_MUI[12].IMUX_LOGICIN[1];
				input P4TSTMODEB[3] = CELL_MUI[12].IMUX_LOGICIN[19];
				input P5CLK = ^CELL_MUI[15].IMUX_CLK[1] @!MAIN_MUI[15][25][7];
				input P5EN = ^CELL_MUI[15].IMUX_LOGICIN[7] @!MAIN_MUI[15][25][6];
				input P5WRDATA[0] = CELL_MUI[14].IMUX_LOGICIN[15];
				input P5WRDATA[1] = CELL_MUI[14].IMUX_LOGICIN[42];
				input P5WRDATA[2] = CELL_MUI[14].IMUX_LOGICIN[7];
				input P5WRDATA[3] = CELL_MUI[14].IMUX_LOGICIN[12];
				input P5WRDATA[4] = CELL_MUI[14].IMUX_LOGICIN[62];
				input P5WRDATA[5] = CELL_MUI[14].IMUX_LOGICIN[20];
				input P5WRDATA[6] = CELL_MUI[14].IMUX_LOGICIN[38];
				input P5WRDATA[7] = CELL_MUI[14].IMUX_LOGICIN[17];
				input P5WRDATA[8] = CELL_MUI[14].IMUX_LOGICIN[23];
				input P5WRDATA[9] = CELL_MUI[14].IMUX_LOGICIN[48];
				input P5WRDATA[10] = CELL_MUI[14].IMUX_LOGICIN[25];
				input P5WRDATA[11] = CELL_MUI[14].IMUX_LOGICIN[57];
				input P5WRDATA[12] = CELL_MUI[14].IMUX_LOGICIN[44];
				input P5WRDATA[13] = CELL_MUI[14].IMUX_LOGICIN[4];
				input P5WRDATA[14] = CELL_MUI[14].IMUX_LOGICIN[55];
				input P5WRDATA[15] = CELL_MUI[14].IMUX_LOGICIN[26];
				input P5WRDATA[16] = CELL_MUI[14].IMUX_LOGICIN[30];
				input P5WRDATA[17] = CELL_MUI[14].IMUX_LOGICIN[10];
				input P5WRDATA[18] = CELL_MUI[15].IMUX_LOGICIN[57];
				input P5WRDATA[19] = CELL_MUI[15].IMUX_LOGICIN[44];
				input P5WRDATA[20] = CELL_MUI[15].IMUX_LOGICIN[4];
				input P5WRDATA[21] = CELL_MUI[15].IMUX_LOGICIN[55];
				input P5WRDATA[22] = CELL_MUI[15].IMUX_LOGICIN[26];
				input P5WRDATA[23] = CELL_MUI[15].IMUX_LOGICIN[30];
				input P5WRDATA[24] = CELL_MUI[15].IMUX_LOGICIN[41];
				input P5WRDATA[25] = CELL_MUI[15].IMUX_LOGICIN[10];
				input P5WRDATA[26] = CELL_MUI[15].IMUX_LOGICIN[3];
				input P5WRDATA[27] = CELL_MUI[15].IMUX_LOGICIN[1];
				input P5WRDATA[28] = CELL_MUI[15].IMUX_LOGICIN[19];
				input P5WRDATA[29] = CELL_MUI[15].IMUX_LOGICIN[27];
				input P5WRDATA[30] = CELL_MUI[15].IMUX_LOGICIN[29];
				input P5WRDATA[31] = CELL_MUI[15].IMUX_LOGICIN[32];
				input P5WRMASK[0] = CELL_MUI[15].IMUX_LOGICIN[52];
				input P5WRMASK[1] = CELL_MUI[15].IMUX_LOGICIN[2];
				input P5WRMASK[2] = CELL_MUI[15].IMUX_LOGICIN[14];
				input P5WRMASK[3] = CELL_MUI[15].IMUX_LOGICIN[37];
				input P5TSTENB = CELL_MUI[14].IMUX_LOGICIN[9];
				input P5TSTPINENB = CELL_MUI[14].IMUX_LOGICIN[59];
				input P5TSTMODEB[0] = CELL_MUI[14].IMUX_LOGICIN[32];
				input P5TSTMODEB[1] = CELL_MUI[14].IMUX_LOGICIN[29];
				input P5TSTMODEB[2] = CELL_MUI[14].IMUX_LOGICIN[1];
				input P5TSTMODEB[3] = CELL_MUI[14].IMUX_LOGICIN[19];
				input SYSRST = CELL[11].IMUX_SR[0];
				input PLLLOCK = CELL[11].IMUX_LOGICIN[24];
				input RECAL = CELL[8].IMUX_LOGICIN[14];
				input SELFREFRESHENTER = CELL[8].IMUX_LOGICIN[37];
				input TSTCMDTESTENB = CELL[6].IMUX_LOGICIN[3];
				input TSTINB[0] = CELL[4].IMUX_LOGICIN[48];
				input TSTINB[1] = CELL[4].IMUX_LOGICIN[58];
				input TSTINB[2] = CELL[4].IMUX_LOGICIN[19];
				input TSTINB[3] = CELL[4].IMUX_LOGICIN[41];
				input TSTINB[4] = CELL[4].IMUX_LOGICIN[52];
				input TSTINB[5] = CELL[4].IMUX_LOGICIN[9];
				input TSTINB[6] = CELL[4].IMUX_LOGICIN[39];
				input TSTINB[7] = CELL[4].IMUX_LOGICIN[8];
				input TSTINB[8] = CELL[3].IMUX_LOGICIN[48];
				input TSTINB[9] = CELL[3].IMUX_LOGICIN[58];
				input TSTINB[10] = CELL[3].IMUX_LOGICIN[19];
				input TSTINB[11] = CELL[3].IMUX_LOGICIN[41];
				input TSTINB[12] = CELL[3].IMUX_LOGICIN[52];
				input TSTINB[13] = CELL[3].IMUX_LOGICIN[9];
				input TSTINB[14] = CELL[3].IMUX_LOGICIN[39];
				input TSTINB[15] = CELL[3].IMUX_LOGICIN[8];
				input TSTSCANCLK = CELL[0].IMUX_LOGICIN[10];
				input TSTSCANENB = CELL[0].IMUX_LOGICIN[3];
				input TSTSCANIN = CELL[0].IMUX_LOGICIN[14];
				input TSTSCANMODE = CELL[0].IMUX_LOGICIN[37];
				input TSTSCANRST = CELL[0].IMUX_LOGICIN[59];
				input TSTSCANSET = CELL[0].IMUX_LOGICIN[9];
				input TSTSEL[0] = CELL[6].IMUX_LOGICIN[10];
				input TSTSEL[1] = CELL[6].IMUX_LOGICIN[58];
				input TSTSEL[2] = CELL[6].IMUX_LOGICIN[19];
				input TSTSEL[3] = CELL[6].IMUX_LOGICIN[32];
				input TSTSEL[4] = CELL[6].IMUX_LOGICIN[9];
				input TSTSEL[5] = CELL[6].IMUX_LOGICIN[2];
				input TSTSEL[6] = CELL[6].IMUX_LOGICIN[14];
				input TSTSEL[7] = CELL[6].IMUX_LOGICIN[31];
				input UIADD = CELL[10].IMUX_LOGICIN[3];
				input UIADDR[0] = CELL[10].IMUX_LOGICIN[1];
				input UIADDR[1] = CELL[10].IMUX_LOGICIN[19];
				input UIADDR[2] = CELL[10].IMUX_LOGICIN[27];
				input UIADDR[3] = CELL[10].IMUX_LOGICIN[29];
				input UIADDR[4] = CELL[10].IMUX_LOGICIN[59];
				input UIBROADCAST = CELL[10].IMUX_LOGICIN[14];
				input UICLK = CELL[10].IMUX_CLK[0];
				input UICMD = CELL[8].IMUX_LOGICIN[27];
				input UICMDEN = CELL[8].IMUX_LOGICIN[9];
				input UICMDIN = CELL[8].IMUX_LOGICIN[52];
				input UICS = CELL[10].IMUX_LOGICIN[10];
				input UIDONECAL = CELL[8].IMUX_LOGICIN[2];
				input UIDQCOUNT[0] = CELL[8].IMUX_LOGICIN[10];
				input UIDQCOUNT[1] = CELL[8].IMUX_LOGICIN[3];
				input UIDQCOUNT[2] = CELL[8].IMUX_LOGICIN[1];
				input UIDQCOUNT[3] = CELL[8].IMUX_LOGICIN[19];
				input UIDQLOWERDEC = CELL[2].IMUX_LOGICIN[41];
				input UIDQLOWERINC = CELL[8].IMUX_LOGICIN[31];
				input UIDQUPPERDEC = CELL[2].IMUX_LOGICIN[27];
				input UIDQUPPERINC = CELL[2].IMUX_LOGICIN[3];
				input UIDRPUPDATE = CELL[10].IMUX_LOGICIN[37];
				input UILDQSDEC = CELL[8].IMUX_LOGICIN[29];
				input UILDQSINC = CELL[8].IMUX_LOGICIN[59];
				input UIREAD = CELL[10].IMUX_LOGICIN[2];
				input UISDI = CELL[10].IMUX_LOGICIN[9];
				input UIUDQSDEC = CELL[2].IMUX_LOGICIN[14];
				input UIUDQSINC = CELL[2].IMUX_LOGICIN[32];
				output P0CMDEMPTY = CELL[11].OUT_BEL[6];
				output P0CMDFULL = CELL[11].OUT_BEL[3];
				output P1CMDEMPTY = CELL[9].OUT_BEL[6];
				output P1CMDFULL = CELL[9].OUT_BEL[3];
				output P2CMDEMPTY = CELL[7].OUT_BEL[6];
				output P2CMDFULL = CELL[7].OUT_BEL[3];
				output P3CMDEMPTY = CELL[5].OUT_BEL[6];
				output P3CMDFULL = CELL[5].OUT_BEL[3];
				output P4CMDEMPTY = CELL[3].OUT_BEL[6];
				output P4CMDFULL = CELL[3].OUT_BEL[3];
				output P5CMDEMPTY = CELL[1].OUT_BEL[6];
				output P5CMDFULL = CELL[1].OUT_BEL[3];
				output P0RDCOUNT[0] = CELL_MUI[1].OUT_BEL[12];
				output P0RDCOUNT[1] = CELL_MUI[1].OUT_BEL[19];
				output P0RDCOUNT[2] = CELL_MUI[1].OUT_BEL[14];
				output P0RDCOUNT[3] = CELL_MUI[1].OUT_BEL[2];
				output P0RDCOUNT[4] = CELL_MUI[0].OUT_BEL[9];
				output P0RDCOUNT[5] = CELL_MUI[0].OUT_BEL[11];
				output P0RDCOUNT[6] = CELL_MUI[0].OUT_BEL[23];
				output P0RDDATA[0] = CELL_MUI[0].OUT_BEL[2];
				output P0RDDATA[1] = CELL_MUI[0].OUT_BEL[14];
				output P0RDDATA[2] = CELL_MUI[0].OUT_BEL[19];
				output P0RDDATA[3] = CELL_MUI[0].OUT_BEL[7];
				output P0RDDATA[4] = CELL_MUI[0].OUT_BEL[12];
				output P0RDDATA[5] = CELL_MUI[0].OUT_BEL[0];
				output P0RDDATA[6] = CELL_MUI[0].OUT_BEL[5];
				output P0RDDATA[7] = CELL_MUI[0].OUT_BEL[10];
				output P0RDDATA[8] = CELL_MUI[0].OUT_BEL[17];
				output P0RDDATA[9] = CELL_MUI[0].OUT_BEL[22];
				output P0RDDATA[10] = CELL_MUI[0].OUT_BEL[15];
				output P0RDDATA[11] = CELL_MUI[0].OUT_BEL[3];
				output P0RDDATA[12] = CELL_MUI[0].OUT_BEL[8];
				output P0RDDATA[13] = CELL_MUI[0].OUT_BEL[1];
				output P0RDDATA[14] = CELL_MUI[0].OUT_BEL[18];
				output P0RDDATA[15] = CELL_MUI[0].OUT_BEL[20];
				output P0RDDATA[16] = CELL_MUI[0].OUT_BEL[13];
				output P0RDDATA[17] = CELL_MUI[0].OUT_BEL[6];
				output P0RDDATA[18] = CELL_MUI[1].OUT_BEL[10];
				output P0RDDATA[19] = CELL_MUI[1].OUT_BEL[17];
				output P0RDDATA[20] = CELL_MUI[1].OUT_BEL[22];
				output P0RDDATA[21] = CELL_MUI[1].OUT_BEL[15];
				output P0RDDATA[22] = CELL_MUI[1].OUT_BEL[3];
				output P0RDDATA[23] = CELL_MUI[1].OUT_BEL[8];
				output P0RDDATA[24] = CELL_MUI[1].OUT_BEL[1];
				output P0RDDATA[25] = CELL_MUI[1].OUT_BEL[18];
				output P0RDDATA[26] = CELL_MUI[1].OUT_BEL[20];
				output P0RDDATA[27] = CELL_MUI[1].OUT_BEL[13];
				output P0RDDATA[28] = CELL_MUI[1].OUT_BEL[6];
				output P0RDDATA[29] = CELL_MUI[1].OUT_BEL[4];
				output P0RDDATA[30] = CELL_MUI[1].OUT_BEL[16];
				output P0RDDATA[31] = CELL_MUI[1].OUT_BEL[21];
				output P0RDEMPTY = CELL_MUI[1].OUT_BEL[0];
				output P0RDFULL = CELL_MUI[0].OUT_BEL[4];
				output P0RDOVERFLOW = CELL_MUI[0].OUT_BEL[16];
				output P0RDERROR = CELL_MUI[1].OUT_BEL[7];
				output P0RTSTUNDERRUN = CELL_MUI[1].OUT_BEL[5];
				output P1RDCOUNT[0] = CELL_MUI[5].OUT_BEL[12];
				output P1RDCOUNT[1] = CELL_MUI[5].OUT_BEL[19];
				output P1RDCOUNT[2] = CELL_MUI[5].OUT_BEL[14];
				output P1RDCOUNT[3] = CELL_MUI[5].OUT_BEL[2];
				output P1RDCOUNT[4] = CELL_MUI[4].OUT_BEL[9];
				output P1RDCOUNT[5] = CELL_MUI[4].OUT_BEL[11];
				output P1RDCOUNT[6] = CELL_MUI[4].OUT_BEL[23];
				output P1RDDATA[0] = CELL_MUI[4].OUT_BEL[2];
				output P1RDDATA[1] = CELL_MUI[4].OUT_BEL[14];
				output P1RDDATA[2] = CELL_MUI[4].OUT_BEL[19];
				output P1RDDATA[3] = CELL_MUI[4].OUT_BEL[7];
				output P1RDDATA[4] = CELL_MUI[4].OUT_BEL[12];
				output P1RDDATA[5] = CELL_MUI[4].OUT_BEL[0];
				output P1RDDATA[6] = CELL_MUI[4].OUT_BEL[5];
				output P1RDDATA[7] = CELL_MUI[4].OUT_BEL[10];
				output P1RDDATA[8] = CELL_MUI[4].OUT_BEL[17];
				output P1RDDATA[9] = CELL_MUI[4].OUT_BEL[22];
				output P1RDDATA[10] = CELL_MUI[4].OUT_BEL[15];
				output P1RDDATA[11] = CELL_MUI[4].OUT_BEL[3];
				output P1RDDATA[12] = CELL_MUI[4].OUT_BEL[8];
				output P1RDDATA[13] = CELL_MUI[4].OUT_BEL[1];
				output P1RDDATA[14] = CELL_MUI[4].OUT_BEL[18];
				output P1RDDATA[15] = CELL_MUI[4].OUT_BEL[20];
				output P1RDDATA[16] = CELL_MUI[4].OUT_BEL[13];
				output P1RDDATA[17] = CELL_MUI[4].OUT_BEL[6];
				output P1RDDATA[18] = CELL_MUI[5].OUT_BEL[10];
				output P1RDDATA[19] = CELL_MUI[5].OUT_BEL[17];
				output P1RDDATA[20] = CELL_MUI[5].OUT_BEL[22];
				output P1RDDATA[21] = CELL_MUI[5].OUT_BEL[15];
				output P1RDDATA[22] = CELL_MUI[5].OUT_BEL[3];
				output P1RDDATA[23] = CELL_MUI[5].OUT_BEL[8];
				output P1RDDATA[24] = CELL_MUI[5].OUT_BEL[1];
				output P1RDDATA[25] = CELL_MUI[5].OUT_BEL[18];
				output P1RDDATA[26] = CELL_MUI[5].OUT_BEL[20];
				output P1RDDATA[27] = CELL_MUI[5].OUT_BEL[13];
				output P1RDDATA[28] = CELL_MUI[5].OUT_BEL[6];
				output P1RDDATA[29] = CELL_MUI[5].OUT_BEL[4];
				output P1RDDATA[30] = CELL_MUI[5].OUT_BEL[16];
				output P1RDDATA[31] = CELL_MUI[5].OUT_BEL[21];
				output P1RDEMPTY = CELL_MUI[5].OUT_BEL[0];
				output P1RDFULL = CELL_MUI[4].OUT_BEL[4];
				output P1RDOVERFLOW = CELL_MUI[4].OUT_BEL[16];
				output P1RDERROR = CELL_MUI[5].OUT_BEL[7];
				output P1RTSTUNDERRUN = CELL_MUI[5].OUT_BEL[5];
				output P0WRCOUNT[0] = CELL_MUI[3].OUT_BEL[12];
				output P0WRCOUNT[1] = CELL_MUI[3].OUT_BEL[19];
				output P0WRCOUNT[2] = CELL_MUI[3].OUT_BEL[14];
				output P0WRCOUNT[3] = CELL_MUI[3].OUT_BEL[2];
				output P0WRCOUNT[4] = CELL_MUI[2].OUT_BEL[9];
				output P0WRCOUNT[5] = CELL_MUI[2].OUT_BEL[11];
				output P0WRCOUNT[6] = CELL_MUI[2].OUT_BEL[23];
				output P0WREMPTY = CELL_MUI[3].OUT_BEL[0];
				output P0WRFULL = CELL_MUI[2].OUT_BEL[4];
				output P0WRUNDERRUN = CELL_MUI[3].OUT_BEL[5];
				output P0WRERROR = CELL_MUI[3].OUT_BEL[7];
				output P0WTSTDATA[0] = CELL_MUI[2].OUT_BEL[2];
				output P0WTSTDATA[1] = CELL_MUI[2].OUT_BEL[14];
				output P0WTSTDATA[2] = CELL_MUI[2].OUT_BEL[19];
				output P0WTSTDATA[3] = CELL_MUI[2].OUT_BEL[7];
				output P0WTSTDATA[4] = CELL_MUI[2].OUT_BEL[12];
				output P0WTSTDATA[5] = CELL_MUI[2].OUT_BEL[0];
				output P0WTSTDATA[6] = CELL_MUI[2].OUT_BEL[5];
				output P0WTSTDATA[7] = CELL_MUI[2].OUT_BEL[10];
				output P0WTSTDATA[8] = CELL_MUI[2].OUT_BEL[17];
				output P0WTSTDATA[9] = CELL_MUI[2].OUT_BEL[22];
				output P0WTSTDATA[10] = CELL_MUI[2].OUT_BEL[15];
				output P0WTSTDATA[11] = CELL_MUI[2].OUT_BEL[3];
				output P0WTSTDATA[12] = CELL_MUI[2].OUT_BEL[8];
				output P0WTSTDATA[13] = CELL_MUI[2].OUT_BEL[1];
				output P0WTSTDATA[14] = CELL_MUI[2].OUT_BEL[18];
				output P0WTSTDATA[15] = CELL_MUI[2].OUT_BEL[20];
				output P0WTSTDATA[16] = CELL_MUI[2].OUT_BEL[13];
				output P0WTSTDATA[17] = CELL_MUI[2].OUT_BEL[6];
				output P0WTSTDATA[18] = CELL_MUI[3].OUT_BEL[10];
				output P0WTSTDATA[19] = CELL_MUI[3].OUT_BEL[17];
				output P0WTSTDATA[20] = CELL_MUI[3].OUT_BEL[22];
				output P0WTSTDATA[21] = CELL_MUI[3].OUT_BEL[15];
				output P0WTSTDATA[22] = CELL_MUI[3].OUT_BEL[3];
				output P0WTSTDATA[23] = CELL_MUI[3].OUT_BEL[8];
				output P0WTSTDATA[24] = CELL_MUI[3].OUT_BEL[1];
				output P0WTSTDATA[25] = CELL_MUI[3].OUT_BEL[18];
				output P0WTSTDATA[26] = CELL_MUI[3].OUT_BEL[20];
				output P0WTSTDATA[27] = CELL_MUI[3].OUT_BEL[13];
				output P0WTSTDATA[28] = CELL_MUI[3].OUT_BEL[6];
				output P0WTSTDATA[29] = CELL_MUI[3].OUT_BEL[4];
				output P0WTSTDATA[30] = CELL_MUI[3].OUT_BEL[16];
				output P0WTSTDATA[31] = CELL_MUI[3].OUT_BEL[21];
				output P0WTSTOVERFLOW = CELL_MUI[2].OUT_BEL[16];
				output P1WRCOUNT[0] = CELL_MUI[7].OUT_BEL[12];
				output P1WRCOUNT[1] = CELL_MUI[7].OUT_BEL[19];
				output P1WRCOUNT[2] = CELL_MUI[7].OUT_BEL[14];
				output P1WRCOUNT[3] = CELL_MUI[7].OUT_BEL[2];
				output P1WRCOUNT[4] = CELL_MUI[6].OUT_BEL[9];
				output P1WRCOUNT[5] = CELL_MUI[6].OUT_BEL[11];
				output P1WRCOUNT[6] = CELL_MUI[6].OUT_BEL[23];
				output P1WREMPTY = CELL_MUI[7].OUT_BEL[0];
				output P1WRFULL = CELL_MUI[6].OUT_BEL[4];
				output P1WRUNDERRUN = CELL_MUI[7].OUT_BEL[5];
				output P1WRERROR = CELL_MUI[7].OUT_BEL[7];
				output P1WTSTDATA[0] = CELL_MUI[6].OUT_BEL[2];
				output P1WTSTDATA[1] = CELL_MUI[6].OUT_BEL[14];
				output P1WTSTDATA[2] = CELL_MUI[6].OUT_BEL[19];
				output P1WTSTDATA[3] = CELL_MUI[6].OUT_BEL[7];
				output P1WTSTDATA[4] = CELL_MUI[6].OUT_BEL[12];
				output P1WTSTDATA[5] = CELL_MUI[6].OUT_BEL[0];
				output P1WTSTDATA[6] = CELL_MUI[6].OUT_BEL[5];
				output P1WTSTDATA[7] = CELL_MUI[6].OUT_BEL[10];
				output P1WTSTDATA[8] = CELL_MUI[6].OUT_BEL[17];
				output P1WTSTDATA[9] = CELL_MUI[6].OUT_BEL[22];
				output P1WTSTDATA[10] = CELL_MUI[6].OUT_BEL[15];
				output P1WTSTDATA[11] = CELL_MUI[6].OUT_BEL[3];
				output P1WTSTDATA[12] = CELL_MUI[6].OUT_BEL[8];
				output P1WTSTDATA[13] = CELL_MUI[6].OUT_BEL[1];
				output P1WTSTDATA[14] = CELL_MUI[6].OUT_BEL[18];
				output P1WTSTDATA[15] = CELL_MUI[6].OUT_BEL[20];
				output P1WTSTDATA[16] = CELL_MUI[6].OUT_BEL[13];
				output P1WTSTDATA[17] = CELL_MUI[6].OUT_BEL[6];
				output P1WTSTDATA[18] = CELL_MUI[7].OUT_BEL[10];
				output P1WTSTDATA[19] = CELL_MUI[7].OUT_BEL[17];
				output P1WTSTDATA[20] = CELL_MUI[7].OUT_BEL[22];
				output P1WTSTDATA[21] = CELL_MUI[7].OUT_BEL[15];
				output P1WTSTDATA[22] = CELL_MUI[7].OUT_BEL[3];
				output P1WTSTDATA[23] = CELL_MUI[7].OUT_BEL[8];
				output P1WTSTDATA[24] = CELL_MUI[7].OUT_BEL[1];
				output P1WTSTDATA[25] = CELL_MUI[7].OUT_BEL[18];
				output P1WTSTDATA[26] = CELL_MUI[7].OUT_BEL[20];
				output P1WTSTDATA[27] = CELL_MUI[7].OUT_BEL[13];
				output P1WTSTDATA[28] = CELL_MUI[7].OUT_BEL[6];
				output P1WTSTDATA[29] = CELL_MUI[7].OUT_BEL[4];
				output P1WTSTDATA[30] = CELL_MUI[7].OUT_BEL[16];
				output P1WTSTDATA[31] = CELL_MUI[7].OUT_BEL[21];
				output P1WTSTOVERFLOW = CELL_MUI[6].OUT_BEL[16];
				output P2COUNT[0] = CELL_MUI[9].OUT_BEL[12];
				output P2COUNT[1] = CELL_MUI[9].OUT_BEL[19];
				output P2COUNT[2] = CELL_MUI[9].OUT_BEL[14];
				output P2COUNT[3] = CELL_MUI[9].OUT_BEL[2];
				output P2COUNT[4] = CELL_MUI[8].OUT_BEL[9];
				output P2COUNT[5] = CELL_MUI[8].OUT_BEL[11];
				output P2COUNT[6] = CELL_MUI[8].OUT_BEL[23];
				output P2RDDATA[0] = CELL_MUI[8].OUT_BEL[2];
				output P2RDDATA[1] = CELL_MUI[8].OUT_BEL[14];
				output P2RDDATA[2] = CELL_MUI[8].OUT_BEL[19];
				output P2RDDATA[3] = CELL_MUI[8].OUT_BEL[7];
				output P2RDDATA[4] = CELL_MUI[8].OUT_BEL[12];
				output P2RDDATA[5] = CELL_MUI[8].OUT_BEL[0];
				output P2RDDATA[6] = CELL_MUI[8].OUT_BEL[5];
				output P2RDDATA[7] = CELL_MUI[8].OUT_BEL[10];
				output P2RDDATA[8] = CELL_MUI[8].OUT_BEL[17];
				output P2RDDATA[9] = CELL_MUI[8].OUT_BEL[22];
				output P2RDDATA[10] = CELL_MUI[8].OUT_BEL[15];
				output P2RDDATA[11] = CELL_MUI[8].OUT_BEL[3];
				output P2RDDATA[12] = CELL_MUI[8].OUT_BEL[8];
				output P2RDDATA[13] = CELL_MUI[8].OUT_BEL[1];
				output P2RDDATA[14] = CELL_MUI[8].OUT_BEL[18];
				output P2RDDATA[15] = CELL_MUI[8].OUT_BEL[20];
				output P2RDDATA[16] = CELL_MUI[8].OUT_BEL[13];
				output P2RDDATA[17] = CELL_MUI[8].OUT_BEL[6];
				output P2RDDATA[18] = CELL_MUI[9].OUT_BEL[10];
				output P2RDDATA[19] = CELL_MUI[9].OUT_BEL[17];
				output P2RDDATA[20] = CELL_MUI[9].OUT_BEL[22];
				output P2RDDATA[21] = CELL_MUI[9].OUT_BEL[15];
				output P2RDDATA[22] = CELL_MUI[9].OUT_BEL[3];
				output P2RDDATA[23] = CELL_MUI[9].OUT_BEL[8];
				output P2RDDATA[24] = CELL_MUI[9].OUT_BEL[1];
				output P2RDDATA[25] = CELL_MUI[9].OUT_BEL[18];
				output P2RDDATA[26] = CELL_MUI[9].OUT_BEL[20];
				output P2RDDATA[27] = CELL_MUI[9].OUT_BEL[13];
				output P2RDDATA[28] = CELL_MUI[9].OUT_BEL[6];
				output P2RDDATA[29] = CELL_MUI[9].OUT_BEL[4];
				output P2RDDATA[30] = CELL_MUI[9].OUT_BEL[16];
				output P2RDDATA[31] = CELL_MUI[9].OUT_BEL[21];
				output P2EMPTY = CELL_MUI[9].OUT_BEL[0];
				output P2FULL = CELL_MUI[8].OUT_BEL[4];
				output P2ERROR = CELL_MUI[9].OUT_BEL[7];
				output P2RDOVERFLOW = CELL_MUI[8].OUT_BEL[16];
				output P2WRUNDERRUN = CELL_MUI[9].OUT_BEL[5];
				output P3COUNT[0] = CELL_MUI[11].OUT_BEL[12];
				output P3COUNT[1] = CELL_MUI[11].OUT_BEL[19];
				output P3COUNT[2] = CELL_MUI[11].OUT_BEL[14];
				output P3COUNT[3] = CELL_MUI[11].OUT_BEL[2];
				output P3COUNT[4] = CELL_MUI[10].OUT_BEL[9];
				output P3COUNT[5] = CELL_MUI[10].OUT_BEL[11];
				output P3COUNT[6] = CELL_MUI[10].OUT_BEL[23];
				output P3RDDATA[0] = CELL_MUI[10].OUT_BEL[2];
				output P3RDDATA[1] = CELL_MUI[10].OUT_BEL[14];
				output P3RDDATA[2] = CELL_MUI[10].OUT_BEL[19];
				output P3RDDATA[3] = CELL_MUI[10].OUT_BEL[7];
				output P3RDDATA[4] = CELL_MUI[10].OUT_BEL[12];
				output P3RDDATA[5] = CELL_MUI[10].OUT_BEL[0];
				output P3RDDATA[6] = CELL_MUI[10].OUT_BEL[5];
				output P3RDDATA[7] = CELL_MUI[10].OUT_BEL[10];
				output P3RDDATA[8] = CELL_MUI[10].OUT_BEL[17];
				output P3RDDATA[9] = CELL_MUI[10].OUT_BEL[22];
				output P3RDDATA[10] = CELL_MUI[10].OUT_BEL[15];
				output P3RDDATA[11] = CELL_MUI[10].OUT_BEL[3];
				output P3RDDATA[12] = CELL_MUI[10].OUT_BEL[8];
				output P3RDDATA[13] = CELL_MUI[10].OUT_BEL[1];
				output P3RDDATA[14] = CELL_MUI[10].OUT_BEL[18];
				output P3RDDATA[15] = CELL_MUI[10].OUT_BEL[20];
				output P3RDDATA[16] = CELL_MUI[10].OUT_BEL[13];
				output P3RDDATA[17] = CELL_MUI[10].OUT_BEL[6];
				output P3RDDATA[18] = CELL_MUI[11].OUT_BEL[10];
				output P3RDDATA[19] = CELL_MUI[11].OUT_BEL[17];
				output P3RDDATA[20] = CELL_MUI[11].OUT_BEL[22];
				output P3RDDATA[21] = CELL_MUI[11].OUT_BEL[15];
				output P3RDDATA[22] = CELL_MUI[11].OUT_BEL[3];
				output P3RDDATA[23] = CELL_MUI[11].OUT_BEL[8];
				output P3RDDATA[24] = CELL_MUI[11].OUT_BEL[1];
				output P3RDDATA[25] = CELL_MUI[11].OUT_BEL[18];
				output P3RDDATA[26] = CELL_MUI[11].OUT_BEL[20];
				output P3RDDATA[27] = CELL_MUI[11].OUT_BEL[13];
				output P3RDDATA[28] = CELL_MUI[11].OUT_BEL[6];
				output P3RDDATA[29] = CELL_MUI[11].OUT_BEL[4];
				output P3RDDATA[30] = CELL_MUI[11].OUT_BEL[16];
				output P3RDDATA[31] = CELL_MUI[11].OUT_BEL[21];
				output P3EMPTY = CELL_MUI[11].OUT_BEL[0];
				output P3FULL = CELL_MUI[10].OUT_BEL[4];
				output P3ERROR = CELL_MUI[11].OUT_BEL[7];
				output P3RDOVERFLOW = CELL_MUI[10].OUT_BEL[16];
				output P3WRUNDERRUN = CELL_MUI[11].OUT_BEL[5];
				output P4COUNT[0] = CELL_MUI[13].OUT_BEL[12];
				output P4COUNT[1] = CELL_MUI[13].OUT_BEL[19];
				output P4COUNT[2] = CELL_MUI[13].OUT_BEL[14];
				output P4COUNT[3] = CELL_MUI[13].OUT_BEL[2];
				output P4COUNT[4] = CELL_MUI[12].OUT_BEL[9];
				output P4COUNT[5] = CELL_MUI[12].OUT_BEL[11];
				output P4COUNT[6] = CELL_MUI[12].OUT_BEL[23];
				output P4RDDATA[0] = CELL_MUI[12].OUT_BEL[2];
				output P4RDDATA[1] = CELL_MUI[12].OUT_BEL[14];
				output P4RDDATA[2] = CELL_MUI[12].OUT_BEL[19];
				output P4RDDATA[3] = CELL_MUI[12].OUT_BEL[7];
				output P4RDDATA[4] = CELL_MUI[12].OUT_BEL[12];
				output P4RDDATA[5] = CELL_MUI[12].OUT_BEL[0];
				output P4RDDATA[6] = CELL_MUI[12].OUT_BEL[5];
				output P4RDDATA[7] = CELL_MUI[12].OUT_BEL[10];
				output P4RDDATA[8] = CELL_MUI[12].OUT_BEL[17];
				output P4RDDATA[9] = CELL_MUI[12].OUT_BEL[22];
				output P4RDDATA[10] = CELL_MUI[12].OUT_BEL[15];
				output P4RDDATA[11] = CELL_MUI[12].OUT_BEL[3];
				output P4RDDATA[12] = CELL_MUI[12].OUT_BEL[8];
				output P4RDDATA[13] = CELL_MUI[12].OUT_BEL[1];
				output P4RDDATA[14] = CELL_MUI[12].OUT_BEL[18];
				output P4RDDATA[15] = CELL_MUI[12].OUT_BEL[20];
				output P4RDDATA[16] = CELL_MUI[12].OUT_BEL[13];
				output P4RDDATA[17] = CELL_MUI[12].OUT_BEL[6];
				output P4RDDATA[18] = CELL_MUI[13].OUT_BEL[10];
				output P4RDDATA[19] = CELL_MUI[13].OUT_BEL[17];
				output P4RDDATA[20] = CELL_MUI[13].OUT_BEL[22];
				output P4RDDATA[21] = CELL_MUI[13].OUT_BEL[15];
				output P4RDDATA[22] = CELL_MUI[13].OUT_BEL[3];
				output P4RDDATA[23] = CELL_MUI[13].OUT_BEL[8];
				output P4RDDATA[24] = CELL_MUI[13].OUT_BEL[1];
				output P4RDDATA[25] = CELL_MUI[13].OUT_BEL[18];
				output P4RDDATA[26] = CELL_MUI[13].OUT_BEL[20];
				output P4RDDATA[27] = CELL_MUI[13].OUT_BEL[13];
				output P4RDDATA[28] = CELL_MUI[13].OUT_BEL[6];
				output P4RDDATA[29] = CELL_MUI[13].OUT_BEL[4];
				output P4RDDATA[30] = CELL_MUI[13].OUT_BEL[16];
				output P4RDDATA[31] = CELL_MUI[13].OUT_BEL[21];
				output P4EMPTY = CELL_MUI[13].OUT_BEL[0];
				output P4FULL = CELL_MUI[12].OUT_BEL[4];
				output P4ERROR = CELL_MUI[13].OUT_BEL[7];
				output P4RDOVERFLOW = CELL_MUI[12].OUT_BEL[16];
				output P4WRUNDERRUN = CELL_MUI[13].OUT_BEL[5];
				output P5COUNT[0] = CELL_MUI[15].OUT_BEL[12];
				output P5COUNT[1] = CELL_MUI[15].OUT_BEL[19];
				output P5COUNT[2] = CELL_MUI[15].OUT_BEL[14];
				output P5COUNT[3] = CELL_MUI[15].OUT_BEL[2];
				output P5COUNT[4] = CELL_MUI[14].OUT_BEL[9];
				output P5COUNT[5] = CELL_MUI[14].OUT_BEL[11];
				output P5COUNT[6] = CELL_MUI[14].OUT_BEL[23];
				output P5RDDATA[0] = CELL_MUI[14].OUT_BEL[2];
				output P5RDDATA[1] = CELL_MUI[14].OUT_BEL[14];
				output P5RDDATA[2] = CELL_MUI[14].OUT_BEL[19];
				output P5RDDATA[3] = CELL_MUI[14].OUT_BEL[7];
				output P5RDDATA[4] = CELL_MUI[14].OUT_BEL[12];
				output P5RDDATA[5] = CELL_MUI[14].OUT_BEL[0];
				output P5RDDATA[6] = CELL_MUI[14].OUT_BEL[5];
				output P5RDDATA[7] = CELL_MUI[14].OUT_BEL[10];
				output P5RDDATA[8] = CELL_MUI[14].OUT_BEL[17];
				output P5RDDATA[9] = CELL_MUI[14].OUT_BEL[22];
				output P5RDDATA[10] = CELL_MUI[14].OUT_BEL[15];
				output P5RDDATA[11] = CELL_MUI[14].OUT_BEL[3];
				output P5RDDATA[12] = CELL_MUI[14].OUT_BEL[8];
				output P5RDDATA[13] = CELL_MUI[14].OUT_BEL[1];
				output P5RDDATA[14] = CELL_MUI[14].OUT_BEL[18];
				output P5RDDATA[15] = CELL_MUI[14].OUT_BEL[20];
				output P5RDDATA[16] = CELL_MUI[14].OUT_BEL[13];
				output P5RDDATA[17] = CELL_MUI[14].OUT_BEL[6];
				output P5RDDATA[18] = CELL_MUI[15].OUT_BEL[10];
				output P5RDDATA[19] = CELL_MUI[15].OUT_BEL[17];
				output P5RDDATA[20] = CELL_MUI[15].OUT_BEL[22];
				output P5RDDATA[21] = CELL_MUI[15].OUT_BEL[15];
				output P5RDDATA[22] = CELL_MUI[15].OUT_BEL[3];
				output P5RDDATA[23] = CELL_MUI[15].OUT_BEL[8];
				output P5RDDATA[24] = CELL_MUI[15].OUT_BEL[1];
				output P5RDDATA[25] = CELL_MUI[15].OUT_BEL[18];
				output P5RDDATA[26] = CELL_MUI[15].OUT_BEL[20];
				output P5RDDATA[27] = CELL_MUI[15].OUT_BEL[13];
				output P5RDDATA[28] = CELL_MUI[15].OUT_BEL[6];
				output P5RDDATA[29] = CELL_MUI[15].OUT_BEL[4];
				output P5RDDATA[30] = CELL_MUI[15].OUT_BEL[16];
				output P5RDDATA[31] = CELL_MUI[15].OUT_BEL[21];
				output P5EMPTY = CELL_MUI[15].OUT_BEL[0];
				output P5FULL = CELL_MUI[14].OUT_BEL[4];
				output P5ERROR = CELL_MUI[15].OUT_BEL[7];
				output P5RDOVERFLOW = CELL_MUI[14].OUT_BEL[16];
				output P5WRUNDERRUN = CELL_MUI[15].OUT_BEL[5];
				output P0RTSTUDMP = CELL_MUI[0].OUT_BEL[21];
				output P0WTSTLDMP = CELL_MUI[2].OUT_BEL[21];
				output P1RTSTUDMN = CELL_MUI[4].OUT_BEL[21];
				output P1WTSTLDMN = CELL_MUI[6].OUT_BEL[21];
				output P2TSTUDMP = CELL_MUI[8].OUT_BEL[21];
				output P3TSTLDMP = CELL_MUI[10].OUT_BEL[21];
				output P4TSTUDMN = CELL_MUI[12].OUT_BEL[21];
				output P5TSTLDMN = CELL_MUI[14].OUT_BEL[21];
				output SELFREFRESHMODE = CELL[8].OUT_BEL[11];
				output STATUS[0] = CELL[4].OUT_BEL[2];
				output STATUS[1] = CELL[4].OUT_BEL[19];
				output STATUS[2] = CELL[4].OUT_BEL[7];
				output STATUS[3] = CELL[4].OUT_BEL[12];
				output STATUS[4] = CELL[4].OUT_BEL[5];
				output STATUS[5] = CELL[4].OUT_BEL[10];
				output STATUS[6] = CELL[4].OUT_BEL[17];
				output STATUS[7] = CELL[4].OUT_BEL[22];
				output STATUS[8] = CELL[4].OUT_BEL[15];
				output STATUS[9] = CELL[4].OUT_BEL[13];
				output STATUS[10] = CELL[4].OUT_BEL[16];
				output STATUS[11] = CELL[4].OUT_BEL[23];
				output STATUS[12] = CELL[4].OUT_BEL[11];
				output STATUS[13] = CELL[3].OUT_BEL[2];
				output STATUS[14] = CELL[3].OUT_BEL[19];
				output STATUS[15] = CELL[3].OUT_BEL[7];
				output STATUS[16] = CELL[3].OUT_BEL[12];
				output STATUS[17] = CELL[3].OUT_BEL[5];
				output STATUS[18] = CELL[3].OUT_BEL[10];
				output STATUS[19] = CELL[3].OUT_BEL[17];
				output STATUS[20] = CELL[3].OUT_BEL[22];
				output STATUS[21] = CELL[3].OUT_BEL[15];
				output STATUS[22] = CELL[3].OUT_BEL[13];
				output STATUS[23] = CELL[3].OUT_BEL[16];
				output STATUS[24] = CELL[3].OUT_BEL[23];
				output STATUS[25] = CELL[3].OUT_BEL[11];
				output STATUS[26] = CELL[2].OUT_BEL[2];
				output STATUS[27] = CELL[2].OUT_BEL[19];
				output STATUS[28] = CELL[2].OUT_BEL[7];
				output STATUS[29] = CELL[2].OUT_BEL[12];
				output STATUS[30] = CELL[2].OUT_BEL[5];
				output STATUS[31] = CELL[2].OUT_BEL[10];
				output TSTCMDOUT[0] = CELL[7].OUT_BEL[2];
				output TSTCMDOUT[1] = CELL[7].OUT_BEL[19];
				output TSTCMDOUT[2] = CELL[7].OUT_BEL[7];
				output TSTCMDOUT[3] = CELL[7].OUT_BEL[12];
				output TSTCMDOUT[4] = CELL[7].OUT_BEL[5];
				output TSTCMDOUT[5] = CELL[7].OUT_BEL[10];
				output TSTCMDOUT[6] = CELL[7].OUT_BEL[17];
				output TSTCMDOUT[7] = CELL[7].OUT_BEL[22];
				output TSTCMDOUT[8] = CELL[7].OUT_BEL[15];
				output TSTCMDOUT[9] = CELL[7].OUT_BEL[13];
				output TSTCMDOUT[10] = CELL[7].OUT_BEL[16];
				output TSTCMDOUT[11] = CELL[7].OUT_BEL[23];
				output TSTCMDOUT[12] = CELL[7].OUT_BEL[11];
				output TSTCMDOUT[13] = CELL[6].OUT_BEL[2];
				output TSTCMDOUT[14] = CELL[6].OUT_BEL[19];
				output TSTCMDOUT[15] = CELL[6].OUT_BEL[7];
				output TSTCMDOUT[16] = CELL[6].OUT_BEL[12];
				output TSTCMDOUT[17] = CELL[6].OUT_BEL[5];
				output TSTCMDOUT[18] = CELL[6].OUT_BEL[10];
				output TSTCMDOUT[19] = CELL[6].OUT_BEL[17];
				output TSTCMDOUT[20] = CELL[6].OUT_BEL[22];
				output TSTCMDOUT[21] = CELL[6].OUT_BEL[15];
				output TSTCMDOUT[22] = CELL[6].OUT_BEL[13];
				output TSTCMDOUT[23] = CELL[6].OUT_BEL[16];
				output TSTCMDOUT[24] = CELL[6].OUT_BEL[23];
				output TSTCMDOUT[25] = CELL[6].OUT_BEL[11];
				output TSTCMDOUT[26] = CELL[5].OUT_BEL[2];
				output TSTCMDOUT[27] = CELL[5].OUT_BEL[19];
				output TSTCMDOUT[28] = CELL[5].OUT_BEL[7];
				output TSTCMDOUT[29] = CELL[5].OUT_BEL[12];
				output TSTCMDOUT[30] = CELL[5].OUT_BEL[5];
				output TSTCMDOUT[31] = CELL[5].OUT_BEL[10];
				output TSTCMDOUT[32] = CELL[5].OUT_BEL[17];
				output TSTCMDOUT[33] = CELL[5].OUT_BEL[22];
				output TSTCMDOUT[34] = CELL[5].OUT_BEL[15];
				output TSTCMDOUT[35] = CELL[5].OUT_BEL[13];
				output TSTCMDOUT[36] = CELL[5].OUT_BEL[16];
				output TSTCMDOUT[37] = CELL[5].OUT_BEL[23];
				output TSTCMDOUT[38] = CELL[5].OUT_BEL[11];
				output TSTSCANOUT = CELL[0].OUT_BEL[11];
				output UOCALSTART = CELL[10].OUT_BEL[2];
				output UOCMDREADYIN = CELL[10].OUT_BEL[7];
				output UODATA[0] = CELL[9].OUT_BEL[7];
				output UODATA[1] = CELL[9].OUT_BEL[0];
				output UODATA[2] = CELL[9].OUT_BEL[10];
				output UODATA[3] = CELL[9].OUT_BEL[22];
				output UODATA[4] = CELL[9].OUT_BEL[8];
				output UODATA[5] = CELL[9].OUT_BEL[20];
				output UODATA[6] = CELL[9].OUT_BEL[16];
				output UODATA[7] = CELL[9].OUT_BEL[11];
				output UODATAVALID = CELL[10].OUT_BEL[22];
				output UODONECAL = CELL[10].OUT_BEL[5];
				output UOREFRSHFLAG = CELL[8].OUT_BEL[19];
				output UOSDO = CELL[10].OUT_BEL[16];
				attribute MEM_PLL_DIV_EN @MAIN[8][22][23];
				attribute MEM_PLL_POL_SEL @[MAIN[8][22][22]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MEM_TYPE @[MAIN[11][22][21], MAIN[11][22][20]] {
					DDR3 = 0b00,
					DDR2 = 0b01,
					DDR = 0b10,
					MDDR = 0b11,
				}
				attribute MEM_WIDTH @[MAIN[11][22][19], MAIN[11][22][18]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MEM_ADDR_ORDER @[MAIN[8][22][32]] {
					BANK_ROW_COLUMN = 0b0,
					ROW_BANK_COLUMN = 0b1,
				}
				attribute MEM_BURST_LEN @[MAIN[11][22][24], MAIN[11][22][23]] {
					NONE = 0b00,
					_4 = 0b10,
					_8 = 0b11,
				}
				attribute MEM_CA_SIZE @[MAIN[8][22][31], MAIN[8][22][30]] {
					_9 = 0b00,
					_10 = 0b01,
					_11 = 0b10,
					_12 = 0b11,
				}
				attribute MEM_BA_SIZE @[MAIN[8][22][27]] {
					_2 = 0b0,
					_3 = 0b1,
				}
				attribute MEM_RA_SIZE @[MAIN[8][22][29], MAIN[8][22][28]] {
					_12 = 0b00,
					_13 = 0b01,
					_14 = 0b10,
					_15 = 0b11,
				}
				attribute PORT_CONFIG @[MAIN[11][22][27], MAIN[11][22][26], MAIN[11][22][25]] {
					B32_B32_X32_X32_X32_X32 = 0b000,
					B32_B32_B32_B32 = 0b001,
					B64_B32_B32 = 0b010,
					B64_B64 = 0b011,
					B128 = 0b100,
				}
				attribute ARB_NUM_TIME_SLOTS @[MAIN[8][22][26]] {
					_10 = 0b0,
					_12 = 0b1,
				}
				attribute ARB_TIME_SLOT @[
					[MAIN[11][22][17], MAIN[11][22][16], MAIN[11][22][15], MAIN[11][22][14], MAIN[11][22][13], MAIN[11][22][12], MAIN[11][22][11], MAIN[11][22][10], MAIN[11][22][9], MAIN[11][22][8], MAIN[11][22][7], MAIN[11][22][6], MAIN[11][22][5], MAIN[11][22][4], MAIN[11][22][3], MAIN[11][22][2], MAIN[11][22][1], MAIN[11][22][0]],
					[MAIN[10][22][17], MAIN[10][22][16], MAIN[10][22][15], MAIN[10][22][14], MAIN[10][22][13], MAIN[10][22][12], MAIN[10][22][11], MAIN[10][22][10], MAIN[10][22][9], MAIN[10][22][8], MAIN[10][22][7], MAIN[10][22][6], MAIN[10][22][5], MAIN[10][22][4], MAIN[10][22][3], MAIN[10][22][2], MAIN[10][22][1], MAIN[10][22][0]],
					[MAIN[9][22][17], MAIN[9][22][16], MAIN[9][22][15], MAIN[9][22][14], MAIN[9][22][13], MAIN[9][22][12], MAIN[9][22][11], MAIN[9][22][10], MAIN[9][22][9], MAIN[9][22][8], MAIN[9][22][7], MAIN[9][22][6], MAIN[9][22][5], MAIN[9][22][4], MAIN[9][22][3], MAIN[9][22][2], MAIN[9][22][1], MAIN[9][22][0]],
					[MAIN[8][22][17], MAIN[8][22][16], MAIN[8][22][15], MAIN[8][22][14], MAIN[8][22][13], MAIN[8][22][12], MAIN[8][22][11], MAIN[8][22][10], MAIN[8][22][9], MAIN[8][22][8], MAIN[8][22][7], MAIN[8][22][6], MAIN[8][22][5], MAIN[8][22][4], MAIN[8][22][3], MAIN[8][22][2], MAIN[8][22][1], MAIN[8][22][0]],
					[MAIN[7][22][17], MAIN[7][22][16], MAIN[7][22][15], MAIN[7][22][14], MAIN[7][22][13], MAIN[7][22][12], MAIN[7][22][11], MAIN[7][22][10], MAIN[7][22][9], MAIN[7][22][8], MAIN[7][22][7], MAIN[7][22][6], MAIN[7][22][5], MAIN[7][22][4], MAIN[7][22][3], MAIN[7][22][2], MAIN[7][22][1], MAIN[7][22][0]],
					[MAIN[6][22][17], MAIN[6][22][16], MAIN[6][22][15], MAIN[6][22][14], MAIN[6][22][13], MAIN[6][22][12], MAIN[6][22][11], MAIN[6][22][10], MAIN[6][22][9], MAIN[6][22][8], MAIN[6][22][7], MAIN[6][22][6], MAIN[6][22][5], MAIN[6][22][4], MAIN[6][22][3], MAIN[6][22][2], MAIN[6][22][1], MAIN[6][22][0]],
					[MAIN[5][22][17], MAIN[5][22][16], MAIN[5][22][15], MAIN[5][22][14], MAIN[5][22][13], MAIN[5][22][12], MAIN[5][22][11], MAIN[5][22][10], MAIN[5][22][9], MAIN[5][22][8], MAIN[5][22][7], MAIN[5][22][6], MAIN[5][22][5], MAIN[5][22][4], MAIN[5][22][3], MAIN[5][22][2], MAIN[5][22][1], MAIN[5][22][0]],
					[MAIN[4][22][17], MAIN[4][22][16], MAIN[4][22][15], MAIN[4][22][14], MAIN[4][22][13], MAIN[4][22][12], MAIN[4][22][11], MAIN[4][22][10], MAIN[4][22][9], MAIN[4][22][8], MAIN[4][22][7], MAIN[4][22][6], MAIN[4][22][5], MAIN[4][22][4], MAIN[4][22][3], MAIN[4][22][2], MAIN[4][22][1], MAIN[4][22][0]],
					[MAIN[3][22][17], MAIN[3][22][16], MAIN[3][22][15], MAIN[3][22][14], MAIN[3][22][13], MAIN[3][22][12], MAIN[3][22][11], MAIN[3][22][10], MAIN[3][22][9], MAIN[3][22][8], MAIN[3][22][7], MAIN[3][22][6], MAIN[3][22][5], MAIN[3][22][4], MAIN[3][22][3], MAIN[3][22][2], MAIN[3][22][1], MAIN[3][22][0]],
					[MAIN[2][22][17], MAIN[2][22][16], MAIN[2][22][15], MAIN[2][22][14], MAIN[2][22][13], MAIN[2][22][12], MAIN[2][22][11], MAIN[2][22][10], MAIN[2][22][9], MAIN[2][22][8], MAIN[2][22][7], MAIN[2][22][6], MAIN[2][22][5], MAIN[2][22][4], MAIN[2][22][3], MAIN[2][22][2], MAIN[2][22][1], MAIN[2][22][0]],
					[MAIN[1][22][17], MAIN[1][22][16], MAIN[1][22][15], MAIN[1][22][14], MAIN[1][22][13], MAIN[1][22][12], MAIN[1][22][11], MAIN[1][22][10], MAIN[1][22][9], MAIN[1][22][8], MAIN[1][22][7], MAIN[1][22][6], MAIN[1][22][5], MAIN[1][22][4], MAIN[1][22][3], MAIN[1][22][2], MAIN[1][22][1], MAIN[1][22][0]],
					[MAIN[0][22][17], MAIN[0][22][16], MAIN[0][22][15], MAIN[0][22][14], MAIN[0][22][13], MAIN[0][22][12], MAIN[0][22][11], MAIN[0][22][10], MAIN[0][22][9], MAIN[0][22][8], MAIN[0][22][7], MAIN[0][22][6], MAIN[0][22][5], MAIN[0][22][4], MAIN[0][22][3], MAIN[0][22][2], MAIN[0][22][1], MAIN[0][22][0]],
				];
				attribute CAL_CA @[MAIN[1][22][29], MAIN[1][22][28], MAIN[1][22][27], MAIN[1][22][26], MAIN[1][22][25], MAIN[1][22][24], MAIN[1][22][23], MAIN[1][22][22], MAIN[1][22][21], MAIN[1][22][20], MAIN[1][22][19], MAIN[1][22][18]];
				attribute CAL_BA @[MAIN[3][22][22], MAIN[3][22][21], MAIN[3][22][20]];
				attribute CAL_RA @[MAIN[2][22][32], MAIN[2][22][31], MAIN[2][22][30], MAIN[2][22][29], MAIN[2][22][28], MAIN[2][22][27], MAIN[2][22][26], MAIN[2][22][25], MAIN[2][22][24], MAIN[2][22][23], MAIN[2][22][22], MAIN[2][22][21], MAIN[2][22][20], MAIN[2][22][19], MAIN[2][22][18]];
				attribute CAL_BYPASS @MAIN[3][22][19];
				attribute CAL_CALIBRATION_MODE @[MAIN[0][22][21]] {
					CALIBRATION = 0b0,
					NOCALIBRATION = 0b1,
				}
				attribute CAL_CLK_DIV @[MAIN[0][22][19], MAIN[0][22][18]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
					_8 = 0b11,
				}
				attribute CAL_DELAY @[MAIN[0][22][23], MAIN[0][22][22]] {
					QUARTER = 0b00,
					HALF = 0b01,
					THREEQUARTER = 0b10,
					FULL = 0b11,
				}
				attribute MEM_RAS_VAL @[MAIN[10][22][22], MAIN[10][22][21], MAIN[10][22][20], MAIN[10][22][19], MAIN[10][22][18]];
				attribute MEM_RCD_VAL @[MAIN[10][22][25], MAIN[10][22][24], MAIN[10][22][23]];
				attribute MEM_REFI_VAL @[MAIN[10][22][38], MAIN[10][22][37], MAIN[10][22][36], MAIN[10][22][35], MAIN[10][22][34], MAIN[10][22][33], MAIN[10][22][32], MAIN[10][22][31], MAIN[10][22][30], MAIN[10][22][29], MAIN[10][22][28], MAIN[10][22][27]];
				attribute MEM_RFC_VAL @[MAIN[9][22][25], MAIN[9][22][24], MAIN[9][22][23], MAIN[9][22][22], MAIN[9][22][21], MAIN[9][22][20], MAIN[9][22][19], MAIN[9][22][18]];
				attribute MEM_RP_VAL @[MAIN[9][22][29], MAIN[9][22][28], MAIN[9][22][27], MAIN[9][22][26]];
				attribute MEM_RTP_VAL @[MAIN[9][22][35], MAIN[9][22][34], MAIN[9][22][33]];
				attribute MEM_WR_VAL @[MAIN[9][22][32], MAIN[9][22][31], MAIN[9][22][30]];
				attribute MEM_WTR_VAL @[MAIN[9][22][38], MAIN[9][22][37], MAIN[9][22][36]];
				attribute MR @[MAIN[7][22][31], MAIN[7][22][30], MAIN[7][22][29], MAIN[7][22][28], MAIN[7][22][27], MAIN[7][22][26], MAIN[7][22][25], MAIN[7][22][24], MAIN[7][22][23], MAIN[7][22][22], MAIN[7][22][21], MAIN[7][22][20], MAIN[7][22][19], MAIN[7][22][18]];
				attribute EMR1 @[MAIN[6][22][31], MAIN[6][22][30], MAIN[6][22][29], MAIN[6][22][28], MAIN[6][22][27], MAIN[6][22][26], MAIN[6][22][25], MAIN[6][22][24], MAIN[6][22][23], MAIN[6][22][22], MAIN[6][22][21], MAIN[6][22][20], MAIN[6][22][19], MAIN[6][22][18]];
				attribute EMR2 @[MAIN[5][22][31], MAIN[5][22][30], MAIN[5][22][29], MAIN[5][22][28], MAIN[5][22][27], MAIN[5][22][26], MAIN[5][22][25], MAIN[5][22][24], MAIN[5][22][23], MAIN[5][22][22], MAIN[5][22][21], MAIN[5][22][20], MAIN[5][22][19], MAIN[5][22][18]];
				attribute EMR3 @[MAIN[4][22][31], MAIN[4][22][30], MAIN[4][22][29], MAIN[4][22][28], MAIN[4][22][27], MAIN[4][22][26], MAIN[4][22][25], MAIN[4][22][24], MAIN[4][22][23], MAIN[4][22][22], MAIN[4][22][21], MAIN[4][22][20], MAIN[4][22][19], MAIN[4][22][18]];
				attribute MEM_DDR_DDR2_MDDR_BURST_LEN @[MAIN[7][22][19], MAIN[7][22][18]] {
					NONE = 0b00,
					_4 = 0b10,
					_8 = 0b11,
				}
				attribute MEM_CAS_LATENCY @[MAIN[7][22][24], MAIN[7][22][23], MAIN[7][22][22]] {
					NONE = 0b000,
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
				}
				attribute MEM_DDR3_CAS_LATENCY @[MAIN[7][22][24], MAIN[7][22][23], MAIN[7][22][22]] {
					NONE = 0b000,
					_5 = 0b001,
					_6 = 0b010,
					_7 = 0b011,
					_8 = 0b100,
					_9 = 0b101,
					_10 = 0b110,
				}
				attribute MEM_DDR2_WRT_RECOVERY @[MAIN[7][22][29], MAIN[7][22][28], MAIN[7][22][27]] {
					NONE = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
				}
				attribute MEM_DDR3_WRT_RECOVERY @[MAIN[7][22][29], MAIN[7][22][28], MAIN[7][22][27]] {
					NONE = 0b000,
					_5 = 0b001,
					_6 = 0b010,
					_7 = 0b011,
					_8 = 0b100,
					_10 = 0b101,
					_12 = 0b110,
				}
				attribute MEM_DDR1_2_ODS @[MAIN[6][22][19]] {
					FULL = 0b0,
					REDUCED = 0b1,
				}
				attribute MEM_DDR2_ADD_LATENCY @[MAIN[6][22][23], MAIN[6][22][22], MAIN[6][22][21]] {
					_0 = 0b000,
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
				}
				attribute MEM_DDR2_DIFF_DQS_EN @[MAIN[6][22][28]] {
					NO = 0b1,
					YES = 0b0,
				}
				attribute MEM_DDR2_RTT @[MAIN[6][22][24], MAIN[6][22][20]] {
					NONE = 0b00,
					_75OHMS = 0b01,
					_150OHMS = 0b10,
					_50OHMS = 0b11,
				}
				attribute MEM_DDR3_ADD_LATENCY @[MAIN[6][22][22], MAIN[6][22][21]] {
					NONE = 0b00,
					CL1 = 0b01,
					CL2 = 0b10,
				}
				attribute MEM_DDR3_ODS @[MAIN[6][22][19]] {
					DIV6 = 0b0,
					DIV7 = 0b1,
				}
				attribute MEM_DDR3_RTT @[MAIN[6][22][27], MAIN[6][22][24], MAIN[6][22][20]] {
					NONE = 0b000,
					DIV2 = 0b010,
					DIV4 = 0b001,
					DIV6 = 0b011,
					DIV8 = 0b100,
					DIV12 = 0b101,
				}
				attribute MEM_MDDR_ODS @[MAIN[6][22][25], MAIN[6][22][24], MAIN[6][22][23]] {
					FULL = 0b000,
					HALF = 0b001,
					QUARTER = 0b010,
					THREEQUARTERS = 0b100,
				}
				attribute MEM_MOBILE_PA_SR @[MAIN[6][22][18]] {
					FULL = 0b0,
					HALF = 0b1,
				}
				attribute MEM_MOBILE_TC_SR @[MAIN[6][22][22], MAIN[6][22][21]] {
					_0 = 0b00,
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
				}
				attribute MEM_DDR2_3_PA_SR @[MAIN[5][22][20], MAIN[5][22][19], MAIN[5][22][18]] {
					FULL = 0b000,
					HALF1 = 0b001,
					QUARTER1 = 0b010,
					EIGHTH1 = 0b011,
					THREEQUARTER = 0b100,
					HALF2 = 0b101,
					QUARTER2 = 0b110,
					EIGHTH2 = 0b111,
				}
				attribute MEM_DDR3_CAS_WR_LATENCY @[MAIN[5][22][22], MAIN[5][22][21]] {
					_5 = 0b00,
					_6 = 0b01,
					_7 = 0b10,
					_8 = 0b11,
				}
				attribute MEM_DDR3_AUTO_SR @[MAIN[5][22][24]] {
					MANUAL = 0b0,
					ENABLED = 0b1,
				}
				attribute MEM_DDR2_3_HIGH_TEMP_SR @[MAIN[5][22][25]] {
					NORMAL = 0b0,
					EXTENDED = 0b1,
				}
				attribute MEM_DDR3_DYN_WRT_ODT @[MAIN[5][22][28], MAIN[5][22][27]] {
					NONE = 0b00,
					DIV2 = 0b01,
					DIV4 = 0b10,
				}
				attribute MUI0R_MEM_PLL_DIV_EN @MAIN_MUI[1][25][5];
				attribute MUI0R_MEM_PLL_POL_SEL @[MAIN_MUI[1][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI0R_MEM_WIDTH @[MAIN_MUI[1][25][2], MAIN_MUI[1][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI0R_PORT_CONFIG @[MAIN_MUI[1][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI0W_MEM_PLL_DIV_EN @MAIN_MUI[3][25][5];
				attribute MUI0W_MEM_PLL_POL_SEL @[MAIN_MUI[3][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI0W_MEM_WIDTH @[MAIN_MUI[3][25][2], MAIN_MUI[3][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI0W_PORT_CONFIG @[MAIN_MUI[3][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI1R_MEM_PLL_DIV_EN @MAIN_MUI[5][25][5];
				attribute MUI1R_MEM_PLL_POL_SEL @[MAIN_MUI[5][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI1R_MEM_WIDTH @[MAIN_MUI[5][25][2], MAIN_MUI[5][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI1R_PORT_CONFIG @[MAIN_MUI[5][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI1W_MEM_PLL_DIV_EN @MAIN_MUI[7][25][5];
				attribute MUI1W_MEM_PLL_POL_SEL @[MAIN_MUI[7][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI1W_MEM_WIDTH @[MAIN_MUI[7][25][2], MAIN_MUI[7][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI1W_PORT_CONFIG @[MAIN_MUI[7][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI2_MEM_PLL_DIV_EN @MAIN_MUI[9][25][5];
				attribute MUI2_MEM_PLL_POL_SEL @[MAIN_MUI[9][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI2_MEM_WIDTH @[MAIN_MUI[9][25][2], MAIN_MUI[9][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI2_PORT_CONFIG @[MAIN_MUI[9][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI3_MEM_PLL_DIV_EN @MAIN_MUI[11][25][5];
				attribute MUI3_MEM_PLL_POL_SEL @[MAIN_MUI[11][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI3_MEM_WIDTH @[MAIN_MUI[11][25][2], MAIN_MUI[11][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI3_PORT_CONFIG @[MAIN_MUI[11][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI4_MEM_PLL_DIV_EN @MAIN_MUI[13][25][5];
				attribute MUI4_MEM_PLL_POL_SEL @[MAIN_MUI[13][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI4_MEM_WIDTH @[MAIN_MUI[13][25][2], MAIN_MUI[13][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI4_PORT_CONFIG @[MAIN_MUI[13][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI5_MEM_PLL_DIV_EN @MAIN_MUI[15][25][5];
				attribute MUI5_MEM_PLL_POL_SEL @[MAIN_MUI[15][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI5_MEM_WIDTH @[MAIN_MUI[15][25][2], MAIN_MUI[15][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI5_PORT_CONFIG @[MAIN_MUI[15][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
			}

			// wire CELL[0].IMUX_LOGICIN[3]        MCB.TSTSCANENB
			// wire CELL[0].IMUX_LOGICIN[4]        MCB.P5CMDBL[2]
			// wire CELL[0].IMUX_LOGICIN[7]        MCB.P5CMDBA[0]
			// wire CELL[0].IMUX_LOGICIN[9]        MCB.TSTSCANSET
			// wire CELL[0].IMUX_LOGICIN[10]       MCB.TSTSCANCLK
			// wire CELL[0].IMUX_LOGICIN[14]       MCB.TSTSCANIN
			// wire CELL[0].IMUX_LOGICIN[15]       MCB.P5CMDRA[14]
			// wire CELL[0].IMUX_LOGICIN[16]       MCB.P5CMDBA[2]
			// wire CELL[0].IMUX_LOGICIN[17]       MCB.P5CMDINSTR[1]
			// wire CELL[0].IMUX_LOGICIN[20]       MCB.P5CMDINSTR[0]
			// wire CELL[0].IMUX_LOGICIN[24]       MCB.P5CMDRA[13]
			// wire CELL[0].IMUX_LOGICIN[26]       MCB.P5CMDBL[4]
			// wire CELL[0].IMUX_LOGICIN[30]       MCB.P5CMDBL[5]
			// wire CELL[0].IMUX_LOGICIN[34]       MCB.P5CMDINSTR[2]
			// wire CELL[0].IMUX_LOGICIN[36]       MCB.P5CMDBA[1]
			// wire CELL[0].IMUX_LOGICIN[37]       MCB.TSTSCANMODE
			// wire CELL[0].IMUX_LOGICIN[44]       MCB.P5CMDBL[1]
			// wire CELL[0].IMUX_LOGICIN[47]       MCB.P5CMDEN
			// wire CELL[0].IMUX_LOGICIN[55]       MCB.P5CMDBL[3]
			// wire CELL[0].IMUX_LOGICIN[57]       MCB.P5CMDBL[0]
			// wire CELL[0].IMUX_LOGICIN[59]       MCB.TSTSCANRST
			// wire CELL[0].OUT_BEL[11]            MCB.TSTSCANOUT
			// wire CELL[0].PLLCLK[0]              MCB.PLLCLK[0]
			// wire CELL[0].PLLCLK[1]              MCB.PLLCLK[1]
			// wire CELL[0].PLLCE[0]               MCB.PLLCE[0]
			// wire CELL[0].PLLCE[1]               MCB.PLLCE[1]
			// wire CELL[1].IMUX_CLK[1]            MCB.P5CMDCLK
			// wire CELL[1].IMUX_LOGICIN[1]        MCB.P5CMDRA[4]
			// wire CELL[1].IMUX_LOGICIN[2]        MCB.P5CMDRA[9]
			// wire CELL[1].IMUX_LOGICIN[3]        MCB.P5CMDRA[3]
			// wire CELL[1].IMUX_LOGICIN[4]        MCB.P5CMDCA[10]
			// wire CELL[1].IMUX_LOGICIN[7]        MCB.P5CMDCA[0]
			// wire CELL[1].IMUX_LOGICIN[10]       MCB.P5CMDRA[2]
			// wire CELL[1].IMUX_LOGICIN[12]       MCB.P5CMDCA[2]
			// wire CELL[1].IMUX_LOGICIN[14]       MCB.P5CMDRA[10]
			// wire CELL[1].IMUX_LOGICIN[17]       MCB.P5CMDCA[5]
			// wire CELL[1].IMUX_LOGICIN[23]       MCB.P5CMDCA[6]
			// wire CELL[1].IMUX_LOGICIN[25]       MCB.P5CMDCA[7]
			// wire CELL[1].IMUX_LOGICIN[26]       MCB.P5CMDRA[0]
			// wire CELL[1].IMUX_LOGICIN[27]       MCB.P5CMDRA[6]
			// wire CELL[1].IMUX_LOGICIN[28]       MCB.P5CMDRA[5]
			// wire CELL[1].IMUX_LOGICIN[29]       MCB.P5ARBEN
			// wire CELL[1].IMUX_LOGICIN[30]       MCB.P5CMDRA[1]
			// wire CELL[1].IMUX_LOGICIN[31]       MCB.P5CMDRA[12]
			// wire CELL[1].IMUX_LOGICIN[32]       MCB.P5CMDRA[7]
			// wire CELL[1].IMUX_LOGICIN[36]       MCB.P5CMDCA[1]
			// wire CELL[1].IMUX_LOGICIN[37]       MCB.P5CMDRA[11]
			// wire CELL[1].IMUX_LOGICIN[44]       MCB.P5CMDCA[9]
			// wire CELL[1].IMUX_LOGICIN[45]       MCB.P5CMDCA[4]
			// wire CELL[1].IMUX_LOGICIN[47]       MCB.P5CMDCA[3]
			// wire CELL[1].IMUX_LOGICIN[55]       MCB.P5CMDCA[11]
			// wire CELL[1].IMUX_LOGICIN[57]       MCB.P5CMDCA[8]
			// wire CELL[1].IMUX_LOGICIN[59]       MCB.P5CMDRA[8]
			// wire CELL[1].OUT_BEL[3]             MCB.P5CMDFULL
			// wire CELL[1].OUT_BEL[6]             MCB.P5CMDEMPTY
			// wire CELL[2].IMUX_LOGICIN[3]        MCB.UIDQUPPERINC
			// wire CELL[2].IMUX_LOGICIN[4]        MCB.P4CMDBL[2]
			// wire CELL[2].IMUX_LOGICIN[7]        MCB.P4CMDBA[0]
			// wire CELL[2].IMUX_LOGICIN[14]       MCB.UIUDQSDEC
			// wire CELL[2].IMUX_LOGICIN[15]       MCB.P4CMDRA[14]
			// wire CELL[2].IMUX_LOGICIN[16]       MCB.P4CMDBA[2]
			// wire CELL[2].IMUX_LOGICIN[17]       MCB.P4CMDINSTR[1]
			// wire CELL[2].IMUX_LOGICIN[20]       MCB.P4CMDINSTR[0]
			// wire CELL[2].IMUX_LOGICIN[24]       MCB.P4CMDRA[13]
			// wire CELL[2].IMUX_LOGICIN[26]       MCB.P4CMDBL[4]
			// wire CELL[2].IMUX_LOGICIN[27]       MCB.UIDQUPPERDEC
			// wire CELL[2].IMUX_LOGICIN[30]       MCB.P4CMDBL[5]
			// wire CELL[2].IMUX_LOGICIN[32]       MCB.UIUDQSINC
			// wire CELL[2].IMUX_LOGICIN[34]       MCB.P4CMDINSTR[2]
			// wire CELL[2].IMUX_LOGICIN[36]       MCB.P4CMDBA[1]
			// wire CELL[2].IMUX_LOGICIN[41]       MCB.UIDQLOWERDEC
			// wire CELL[2].IMUX_LOGICIN[44]       MCB.P4CMDBL[1]
			// wire CELL[2].IMUX_LOGICIN[47]       MCB.P4CMDEN
			// wire CELL[2].IMUX_LOGICIN[55]       MCB.P4CMDBL[3]
			// wire CELL[2].IMUX_LOGICIN[57]       MCB.P4CMDBL[0]
			// wire CELL[2].OUT_BEL[2]             MCB.STATUS[26]
			// wire CELL[2].OUT_BEL[5]             MCB.STATUS[30]
			// wire CELL[2].OUT_BEL[7]             MCB.STATUS[28]
			// wire CELL[2].OUT_BEL[10]            MCB.STATUS[31]
			// wire CELL[2].OUT_BEL[12]            MCB.STATUS[29]
			// wire CELL[2].OUT_BEL[19]            MCB.STATUS[27]
			// wire CELL[3].IMUX_CLK[1]            MCB.P4CMDCLK
			// wire CELL[3].IMUX_LOGICIN[1]        MCB.P4CMDRA[4]
			// wire CELL[3].IMUX_LOGICIN[2]        MCB.P4CMDRA[9]
			// wire CELL[3].IMUX_LOGICIN[3]        MCB.P4CMDRA[3]
			// wire CELL[3].IMUX_LOGICIN[4]        MCB.P4CMDCA[10]
			// wire CELL[3].IMUX_LOGICIN[7]        MCB.P4CMDCA[0]
			// wire CELL[3].IMUX_LOGICIN[8]        MCB.TSTINB[15]
			// wire CELL[3].IMUX_LOGICIN[9]        MCB.TSTINB[13]
			// wire CELL[3].IMUX_LOGICIN[10]       MCB.P4CMDRA[2]
			// wire CELL[3].IMUX_LOGICIN[12]       MCB.P4CMDCA[2]
			// wire CELL[3].IMUX_LOGICIN[14]       MCB.P4CMDRA[10]
			// wire CELL[3].IMUX_LOGICIN[17]       MCB.P4CMDCA[5]
			// wire CELL[3].IMUX_LOGICIN[19]       MCB.TSTINB[10]
			// wire CELL[3].IMUX_LOGICIN[23]       MCB.P4CMDCA[6]
			// wire CELL[3].IMUX_LOGICIN[25]       MCB.P4CMDCA[7]
			// wire CELL[3].IMUX_LOGICIN[26]       MCB.P4CMDRA[0]
			// wire CELL[3].IMUX_LOGICIN[27]       MCB.P4CMDRA[6]
			// wire CELL[3].IMUX_LOGICIN[28]       MCB.P4CMDRA[5]
			// wire CELL[3].IMUX_LOGICIN[29]       MCB.P4ARBEN
			// wire CELL[3].IMUX_LOGICIN[30]       MCB.P4CMDRA[1]
			// wire CELL[3].IMUX_LOGICIN[31]       MCB.P4CMDRA[12]
			// wire CELL[3].IMUX_LOGICIN[32]       MCB.P4CMDRA[7]
			// wire CELL[3].IMUX_LOGICIN[36]       MCB.P4CMDCA[1]
			// wire CELL[3].IMUX_LOGICIN[37]       MCB.P4CMDRA[11]
			// wire CELL[3].IMUX_LOGICIN[39]       MCB.TSTINB[14]
			// wire CELL[3].IMUX_LOGICIN[41]       MCB.TSTINB[11]
			// wire CELL[3].IMUX_LOGICIN[44]       MCB.P4CMDCA[9]
			// wire CELL[3].IMUX_LOGICIN[45]       MCB.P4CMDCA[4]
			// wire CELL[3].IMUX_LOGICIN[47]       MCB.P4CMDCA[3]
			// wire CELL[3].IMUX_LOGICIN[48]       MCB.TSTINB[8]
			// wire CELL[3].IMUX_LOGICIN[52]       MCB.TSTINB[12]
			// wire CELL[3].IMUX_LOGICIN[55]       MCB.P4CMDCA[11]
			// wire CELL[3].IMUX_LOGICIN[57]       MCB.P4CMDCA[8]
			// wire CELL[3].IMUX_LOGICIN[58]       MCB.TSTINB[9]
			// wire CELL[3].IMUX_LOGICIN[59]       MCB.P4CMDRA[8]
			// wire CELL[3].OUT_BEL[2]             MCB.STATUS[13]
			// wire CELL[3].OUT_BEL[3]             MCB.P4CMDFULL
			// wire CELL[3].OUT_BEL[5]             MCB.STATUS[17]
			// wire CELL[3].OUT_BEL[6]             MCB.P4CMDEMPTY
			// wire CELL[3].OUT_BEL[7]             MCB.STATUS[15]
			// wire CELL[3].OUT_BEL[10]            MCB.STATUS[18]
			// wire CELL[3].OUT_BEL[11]            MCB.STATUS[25]
			// wire CELL[3].OUT_BEL[12]            MCB.STATUS[16]
			// wire CELL[3].OUT_BEL[13]            MCB.STATUS[22]
			// wire CELL[3].OUT_BEL[15]            MCB.STATUS[21]
			// wire CELL[3].OUT_BEL[16]            MCB.STATUS[23]
			// wire CELL[3].OUT_BEL[17]            MCB.STATUS[19]
			// wire CELL[3].OUT_BEL[19]            MCB.STATUS[14]
			// wire CELL[3].OUT_BEL[22]            MCB.STATUS[20]
			// wire CELL[3].OUT_BEL[23]            MCB.STATUS[24]
			// wire CELL[4].IMUX_LOGICIN[4]        MCB.P3CMDBL[2]
			// wire CELL[4].IMUX_LOGICIN[7]        MCB.P3CMDBA[0]
			// wire CELL[4].IMUX_LOGICIN[8]        MCB.TSTINB[7]
			// wire CELL[4].IMUX_LOGICIN[9]        MCB.TSTINB[5]
			// wire CELL[4].IMUX_LOGICIN[15]       MCB.P3CMDRA[14]
			// wire CELL[4].IMUX_LOGICIN[16]       MCB.P3CMDBA[2]
			// wire CELL[4].IMUX_LOGICIN[17]       MCB.P3CMDINSTR[1]
			// wire CELL[4].IMUX_LOGICIN[19]       MCB.TSTINB[2]
			// wire CELL[4].IMUX_LOGICIN[20]       MCB.P3CMDINSTR[0]
			// wire CELL[4].IMUX_LOGICIN[24]       MCB.P3CMDRA[13]
			// wire CELL[4].IMUX_LOGICIN[26]       MCB.P3CMDBL[4]
			// wire CELL[4].IMUX_LOGICIN[30]       MCB.P3CMDBL[5]
			// wire CELL[4].IMUX_LOGICIN[34]       MCB.P3CMDINSTR[2]
			// wire CELL[4].IMUX_LOGICIN[36]       MCB.P3CMDBA[1]
			// wire CELL[4].IMUX_LOGICIN[39]       MCB.TSTINB[6]
			// wire CELL[4].IMUX_LOGICIN[41]       MCB.TSTINB[3]
			// wire CELL[4].IMUX_LOGICIN[44]       MCB.P3CMDBL[1]
			// wire CELL[4].IMUX_LOGICIN[47]       MCB.P3CMDEN
			// wire CELL[4].IMUX_LOGICIN[48]       MCB.TSTINB[0]
			// wire CELL[4].IMUX_LOGICIN[52]       MCB.TSTINB[4]
			// wire CELL[4].IMUX_LOGICIN[55]       MCB.P3CMDBL[3]
			// wire CELL[4].IMUX_LOGICIN[57]       MCB.P3CMDBL[0]
			// wire CELL[4].IMUX_LOGICIN[58]       MCB.TSTINB[1]
			// wire CELL[4].OUT_BEL[2]             MCB.STATUS[0]
			// wire CELL[4].OUT_BEL[5]             MCB.STATUS[4]
			// wire CELL[4].OUT_BEL[7]             MCB.STATUS[2]
			// wire CELL[4].OUT_BEL[10]            MCB.STATUS[5]
			// wire CELL[4].OUT_BEL[11]            MCB.STATUS[12]
			// wire CELL[4].OUT_BEL[12]            MCB.STATUS[3]
			// wire CELL[4].OUT_BEL[13]            MCB.STATUS[9]
			// wire CELL[4].OUT_BEL[15]            MCB.STATUS[8]
			// wire CELL[4].OUT_BEL[16]            MCB.STATUS[10]
			// wire CELL[4].OUT_BEL[17]            MCB.STATUS[6]
			// wire CELL[4].OUT_BEL[19]            MCB.STATUS[1]
			// wire CELL[4].OUT_BEL[22]            MCB.STATUS[7]
			// wire CELL[4].OUT_BEL[23]            MCB.STATUS[11]
			// wire CELL[5].IMUX_CLK[1]            MCB.P3CMDCLK
			// wire CELL[5].IMUX_LOGICIN[1]        MCB.P3CMDRA[4]
			// wire CELL[5].IMUX_LOGICIN[2]        MCB.P3CMDRA[9]
			// wire CELL[5].IMUX_LOGICIN[3]        MCB.P3CMDRA[3]
			// wire CELL[5].IMUX_LOGICIN[4]        MCB.P3CMDCA[10]
			// wire CELL[5].IMUX_LOGICIN[7]        MCB.P3CMDCA[0]
			// wire CELL[5].IMUX_LOGICIN[10]       MCB.P3CMDRA[2]
			// wire CELL[5].IMUX_LOGICIN[12]       MCB.P3CMDCA[2]
			// wire CELL[5].IMUX_LOGICIN[14]       MCB.P3CMDRA[10]
			// wire CELL[5].IMUX_LOGICIN[17]       MCB.P3CMDCA[5]
			// wire CELL[5].IMUX_LOGICIN[23]       MCB.P3CMDCA[6]
			// wire CELL[5].IMUX_LOGICIN[25]       MCB.P3CMDCA[7]
			// wire CELL[5].IMUX_LOGICIN[26]       MCB.P3CMDRA[0]
			// wire CELL[5].IMUX_LOGICIN[27]       MCB.P3CMDRA[6]
			// wire CELL[5].IMUX_LOGICIN[28]       MCB.P3CMDRA[5]
			// wire CELL[5].IMUX_LOGICIN[29]       MCB.P3ARBEN
			// wire CELL[5].IMUX_LOGICIN[30]       MCB.P3CMDRA[1]
			// wire CELL[5].IMUX_LOGICIN[31]       MCB.P3CMDRA[12]
			// wire CELL[5].IMUX_LOGICIN[32]       MCB.P3CMDRA[7]
			// wire CELL[5].IMUX_LOGICIN[36]       MCB.P3CMDCA[1]
			// wire CELL[5].IMUX_LOGICIN[37]       MCB.P3CMDRA[11]
			// wire CELL[5].IMUX_LOGICIN[44]       MCB.P3CMDCA[9]
			// wire CELL[5].IMUX_LOGICIN[45]       MCB.P3CMDCA[4]
			// wire CELL[5].IMUX_LOGICIN[47]       MCB.P3CMDCA[3]
			// wire CELL[5].IMUX_LOGICIN[55]       MCB.P3CMDCA[11]
			// wire CELL[5].IMUX_LOGICIN[57]       MCB.P3CMDCA[8]
			// wire CELL[5].IMUX_LOGICIN[59]       MCB.P3CMDRA[8]
			// wire CELL[5].OUT_BEL[2]             MCB.TSTCMDOUT[26]
			// wire CELL[5].OUT_BEL[3]             MCB.P3CMDFULL
			// wire CELL[5].OUT_BEL[5]             MCB.TSTCMDOUT[30]
			// wire CELL[5].OUT_BEL[6]             MCB.P3CMDEMPTY
			// wire CELL[5].OUT_BEL[7]             MCB.TSTCMDOUT[28]
			// wire CELL[5].OUT_BEL[10]            MCB.TSTCMDOUT[31]
			// wire CELL[5].OUT_BEL[11]            MCB.TSTCMDOUT[38]
			// wire CELL[5].OUT_BEL[12]            MCB.TSTCMDOUT[29]
			// wire CELL[5].OUT_BEL[13]            MCB.TSTCMDOUT[35]
			// wire CELL[5].OUT_BEL[15]            MCB.TSTCMDOUT[34]
			// wire CELL[5].OUT_BEL[16]            MCB.TSTCMDOUT[36]
			// wire CELL[5].OUT_BEL[17]            MCB.TSTCMDOUT[32]
			// wire CELL[5].OUT_BEL[19]            MCB.TSTCMDOUT[27]
			// wire CELL[5].OUT_BEL[22]            MCB.TSTCMDOUT[33]
			// wire CELL[5].OUT_BEL[23]            MCB.TSTCMDOUT[37]
			// wire CELL[6].IMUX_LOGICIN[2]        MCB.TSTSEL[5]
			// wire CELL[6].IMUX_LOGICIN[3]        MCB.TSTCMDTESTENB
			// wire CELL[6].IMUX_LOGICIN[4]        MCB.P2CMDBL[2]
			// wire CELL[6].IMUX_LOGICIN[7]        MCB.P2CMDBA[0]
			// wire CELL[6].IMUX_LOGICIN[9]        MCB.TSTSEL[4]
			// wire CELL[6].IMUX_LOGICIN[10]       MCB.TSTSEL[0]
			// wire CELL[6].IMUX_LOGICIN[14]       MCB.TSTSEL[6]
			// wire CELL[6].IMUX_LOGICIN[15]       MCB.P2CMDRA[14]
			// wire CELL[6].IMUX_LOGICIN[16]       MCB.P2CMDBA[2]
			// wire CELL[6].IMUX_LOGICIN[17]       MCB.P2CMDINSTR[1]
			// wire CELL[6].IMUX_LOGICIN[19]       MCB.TSTSEL[2]
			// wire CELL[6].IMUX_LOGICIN[20]       MCB.P2CMDINSTR[0]
			// wire CELL[6].IMUX_LOGICIN[24]       MCB.P2CMDRA[13]
			// wire CELL[6].IMUX_LOGICIN[26]       MCB.P2CMDBL[4]
			// wire CELL[6].IMUX_LOGICIN[30]       MCB.P2CMDBL[5]
			// wire CELL[6].IMUX_LOGICIN[31]       MCB.TSTSEL[7]
			// wire CELL[6].IMUX_LOGICIN[32]       MCB.TSTSEL[3]
			// wire CELL[6].IMUX_LOGICIN[34]       MCB.P2CMDINSTR[2]
			// wire CELL[6].IMUX_LOGICIN[36]       MCB.P2CMDBA[1]
			// wire CELL[6].IMUX_LOGICIN[44]       MCB.P2CMDBL[1]
			// wire CELL[6].IMUX_LOGICIN[47]       MCB.P2CMDEN
			// wire CELL[6].IMUX_LOGICIN[55]       MCB.P2CMDBL[3]
			// wire CELL[6].IMUX_LOGICIN[57]       MCB.P2CMDBL[0]
			// wire CELL[6].IMUX_LOGICIN[58]       MCB.TSTSEL[1]
			// wire CELL[6].OUT_BEL[2]             MCB.TSTCMDOUT[13]
			// wire CELL[6].OUT_BEL[5]             MCB.TSTCMDOUT[17]
			// wire CELL[6].OUT_BEL[7]             MCB.TSTCMDOUT[15]
			// wire CELL[6].OUT_BEL[10]            MCB.TSTCMDOUT[18]
			// wire CELL[6].OUT_BEL[11]            MCB.TSTCMDOUT[25]
			// wire CELL[6].OUT_BEL[12]            MCB.TSTCMDOUT[16]
			// wire CELL[6].OUT_BEL[13]            MCB.TSTCMDOUT[22]
			// wire CELL[6].OUT_BEL[15]            MCB.TSTCMDOUT[21]
			// wire CELL[6].OUT_BEL[16]            MCB.TSTCMDOUT[23]
			// wire CELL[6].OUT_BEL[17]            MCB.TSTCMDOUT[19]
			// wire CELL[6].OUT_BEL[19]            MCB.TSTCMDOUT[14]
			// wire CELL[6].OUT_BEL[22]            MCB.TSTCMDOUT[20]
			// wire CELL[6].OUT_BEL[23]            MCB.TSTCMDOUT[24]
			// wire CELL[7].IMUX_CLK[1]            MCB.P2CMDCLK
			// wire CELL[7].IMUX_LOGICIN[1]        MCB.P2CMDRA[4]
			// wire CELL[7].IMUX_LOGICIN[2]        MCB.P2CMDRA[9]
			// wire CELL[7].IMUX_LOGICIN[3]        MCB.P2CMDRA[3]
			// wire CELL[7].IMUX_LOGICIN[4]        MCB.P2CMDCA[10]
			// wire CELL[7].IMUX_LOGICIN[7]        MCB.P2CMDCA[0]
			// wire CELL[7].IMUX_LOGICIN[10]       MCB.P2CMDRA[2]
			// wire CELL[7].IMUX_LOGICIN[12]       MCB.P2CMDCA[2]
			// wire CELL[7].IMUX_LOGICIN[14]       MCB.P2CMDRA[10]
			// wire CELL[7].IMUX_LOGICIN[17]       MCB.P2CMDCA[5]
			// wire CELL[7].IMUX_LOGICIN[23]       MCB.P2CMDCA[6]
			// wire CELL[7].IMUX_LOGICIN[25]       MCB.P2CMDCA[7]
			// wire CELL[7].IMUX_LOGICIN[26]       MCB.P2CMDRA[0]
			// wire CELL[7].IMUX_LOGICIN[27]       MCB.P2CMDRA[6]
			// wire CELL[7].IMUX_LOGICIN[28]       MCB.P2CMDRA[5]
			// wire CELL[7].IMUX_LOGICIN[29]       MCB.P2ARBEN
			// wire CELL[7].IMUX_LOGICIN[30]       MCB.P2CMDRA[1]
			// wire CELL[7].IMUX_LOGICIN[31]       MCB.P2CMDRA[12]
			// wire CELL[7].IMUX_LOGICIN[32]       MCB.P2CMDRA[7]
			// wire CELL[7].IMUX_LOGICIN[36]       MCB.P2CMDCA[1]
			// wire CELL[7].IMUX_LOGICIN[37]       MCB.P2CMDRA[11]
			// wire CELL[7].IMUX_LOGICIN[44]       MCB.P2CMDCA[9]
			// wire CELL[7].IMUX_LOGICIN[45]       MCB.P2CMDCA[4]
			// wire CELL[7].IMUX_LOGICIN[47]       MCB.P2CMDCA[3]
			// wire CELL[7].IMUX_LOGICIN[55]       MCB.P2CMDCA[11]
			// wire CELL[7].IMUX_LOGICIN[57]       MCB.P2CMDCA[8]
			// wire CELL[7].IMUX_LOGICIN[59]       MCB.P2CMDRA[8]
			// wire CELL[7].OUT_BEL[2]             MCB.TSTCMDOUT[0]
			// wire CELL[7].OUT_BEL[3]             MCB.P2CMDFULL
			// wire CELL[7].OUT_BEL[5]             MCB.TSTCMDOUT[4]
			// wire CELL[7].OUT_BEL[6]             MCB.P2CMDEMPTY
			// wire CELL[7].OUT_BEL[7]             MCB.TSTCMDOUT[2]
			// wire CELL[7].OUT_BEL[10]            MCB.TSTCMDOUT[5]
			// wire CELL[7].OUT_BEL[11]            MCB.TSTCMDOUT[12]
			// wire CELL[7].OUT_BEL[12]            MCB.TSTCMDOUT[3]
			// wire CELL[7].OUT_BEL[13]            MCB.TSTCMDOUT[9]
			// wire CELL[7].OUT_BEL[15]            MCB.TSTCMDOUT[8]
			// wire CELL[7].OUT_BEL[16]            MCB.TSTCMDOUT[10]
			// wire CELL[7].OUT_BEL[17]            MCB.TSTCMDOUT[6]
			// wire CELL[7].OUT_BEL[19]            MCB.TSTCMDOUT[1]
			// wire CELL[7].OUT_BEL[22]            MCB.TSTCMDOUT[7]
			// wire CELL[7].OUT_BEL[23]            MCB.TSTCMDOUT[11]
			// wire CELL[8].IMUX_LOGICIN[1]        MCB.UIDQCOUNT[2]
			// wire CELL[8].IMUX_LOGICIN[2]        MCB.UIDONECAL
			// wire CELL[8].IMUX_LOGICIN[3]        MCB.UIDQCOUNT[1]
			// wire CELL[8].IMUX_LOGICIN[4]        MCB.P1CMDBL[2]
			// wire CELL[8].IMUX_LOGICIN[7]        MCB.P1CMDBA[0]
			// wire CELL[8].IMUX_LOGICIN[9]        MCB.UICMDEN
			// wire CELL[8].IMUX_LOGICIN[10]       MCB.UIDQCOUNT[0]
			// wire CELL[8].IMUX_LOGICIN[14]       MCB.RECAL
			// wire CELL[8].IMUX_LOGICIN[15]       MCB.P1CMDRA[14]
			// wire CELL[8].IMUX_LOGICIN[16]       MCB.P1CMDBA[2]
			// wire CELL[8].IMUX_LOGICIN[17]       MCB.P1CMDINSTR[1]
			// wire CELL[8].IMUX_LOGICIN[19]       MCB.UIDQCOUNT[3]
			// wire CELL[8].IMUX_LOGICIN[20]       MCB.P1CMDINSTR[0]
			// wire CELL[8].IMUX_LOGICIN[24]       MCB.P1CMDRA[13]
			// wire CELL[8].IMUX_LOGICIN[26]       MCB.P1CMDBL[4]
			// wire CELL[8].IMUX_LOGICIN[27]       MCB.UICMD
			// wire CELL[8].IMUX_LOGICIN[29]       MCB.UILDQSDEC
			// wire CELL[8].IMUX_LOGICIN[30]       MCB.P1CMDBL[5]
			// wire CELL[8].IMUX_LOGICIN[31]       MCB.UIDQLOWERINC
			// wire CELL[8].IMUX_LOGICIN[34]       MCB.P1CMDINSTR[2]
			// wire CELL[8].IMUX_LOGICIN[36]       MCB.P1CMDBA[1]
			// wire CELL[8].IMUX_LOGICIN[37]       MCB.SELFREFRESHENTER
			// wire CELL[8].IMUX_LOGICIN[44]       MCB.P1CMDBL[1]
			// wire CELL[8].IMUX_LOGICIN[47]       MCB.P1CMDEN
			// wire CELL[8].IMUX_LOGICIN[52]       MCB.UICMDIN
			// wire CELL[8].IMUX_LOGICIN[55]       MCB.P1CMDBL[3]
			// wire CELL[8].IMUX_LOGICIN[57]       MCB.P1CMDBL[0]
			// wire CELL[8].IMUX_LOGICIN[59]       MCB.UILDQSINC
			// wire CELL[8].OUT_BEL[11]            MCB.SELFREFRESHMODE
			// wire CELL[8].OUT_BEL[19]            MCB.UOREFRSHFLAG
			// wire CELL[9].IMUX_CLK[1]            MCB.P1CMDCLK
			// wire CELL[9].IMUX_LOGICIN[1]        MCB.P1CMDRA[4]
			// wire CELL[9].IMUX_LOGICIN[2]        MCB.P1CMDRA[9]
			// wire CELL[9].IMUX_LOGICIN[3]        MCB.P1CMDRA[3]
			// wire CELL[9].IMUX_LOGICIN[4]        MCB.P1CMDCA[10]
			// wire CELL[9].IMUX_LOGICIN[7]        MCB.P1CMDCA[0]
			// wire CELL[9].IMUX_LOGICIN[10]       MCB.P1CMDRA[2]
			// wire CELL[9].IMUX_LOGICIN[12]       MCB.P1CMDCA[2]
			// wire CELL[9].IMUX_LOGICIN[14]       MCB.P1CMDRA[10]
			// wire CELL[9].IMUX_LOGICIN[17]       MCB.P1CMDCA[5]
			// wire CELL[9].IMUX_LOGICIN[23]       MCB.P1CMDCA[6]
			// wire CELL[9].IMUX_LOGICIN[25]       MCB.P1CMDCA[7]
			// wire CELL[9].IMUX_LOGICIN[26]       MCB.P1CMDRA[0]
			// wire CELL[9].IMUX_LOGICIN[27]       MCB.P1CMDRA[6]
			// wire CELL[9].IMUX_LOGICIN[28]       MCB.P1CMDRA[5]
			// wire CELL[9].IMUX_LOGICIN[29]       MCB.P1ARBEN
			// wire CELL[9].IMUX_LOGICIN[30]       MCB.P1CMDRA[1]
			// wire CELL[9].IMUX_LOGICIN[31]       MCB.P1CMDRA[12]
			// wire CELL[9].IMUX_LOGICIN[32]       MCB.P1CMDRA[7]
			// wire CELL[9].IMUX_LOGICIN[36]       MCB.P1CMDCA[1]
			// wire CELL[9].IMUX_LOGICIN[37]       MCB.P1CMDRA[11]
			// wire CELL[9].IMUX_LOGICIN[44]       MCB.P1CMDCA[9]
			// wire CELL[9].IMUX_LOGICIN[45]       MCB.P1CMDCA[4]
			// wire CELL[9].IMUX_LOGICIN[47]       MCB.P1CMDCA[3]
			// wire CELL[9].IMUX_LOGICIN[55]       MCB.P1CMDCA[11]
			// wire CELL[9].IMUX_LOGICIN[57]       MCB.P1CMDCA[8]
			// wire CELL[9].IMUX_LOGICIN[59]       MCB.P1CMDRA[8]
			// wire CELL[9].OUT_BEL[0]             MCB.UODATA[1]
			// wire CELL[9].OUT_BEL[3]             MCB.P1CMDFULL
			// wire CELL[9].OUT_BEL[6]             MCB.P1CMDEMPTY
			// wire CELL[9].OUT_BEL[7]             MCB.UODATA[0]
			// wire CELL[9].OUT_BEL[8]             MCB.UODATA[4]
			// wire CELL[9].OUT_BEL[10]            MCB.UODATA[2]
			// wire CELL[9].OUT_BEL[11]            MCB.UODATA[7]
			// wire CELL[9].OUT_BEL[16]            MCB.UODATA[6]
			// wire CELL[9].OUT_BEL[20]            MCB.UODATA[5]
			// wire CELL[9].OUT_BEL[22]            MCB.UODATA[3]
			// wire CELL[10].IMUX_CLK[0]           MCB.UICLK
			// wire CELL[10].IMUX_LOGICIN[1]       MCB.UIADDR[0]
			// wire CELL[10].IMUX_LOGICIN[2]       MCB.UIREAD
			// wire CELL[10].IMUX_LOGICIN[3]       MCB.UIADD
			// wire CELL[10].IMUX_LOGICIN[4]       MCB.P0CMDBL[2]
			// wire CELL[10].IMUX_LOGICIN[7]       MCB.P0CMDBA[0]
			// wire CELL[10].IMUX_LOGICIN[9]       MCB.UISDI
			// wire CELL[10].IMUX_LOGICIN[10]      MCB.UICS
			// wire CELL[10].IMUX_LOGICIN[14]      MCB.UIBROADCAST
			// wire CELL[10].IMUX_LOGICIN[15]      MCB.P0CMDRA[14]
			// wire CELL[10].IMUX_LOGICIN[16]      MCB.P0CMDBA[2]
			// wire CELL[10].IMUX_LOGICIN[17]      MCB.P0CMDINSTR[1]
			// wire CELL[10].IMUX_LOGICIN[19]      MCB.UIADDR[1]
			// wire CELL[10].IMUX_LOGICIN[20]      MCB.P0CMDINSTR[0]
			// wire CELL[10].IMUX_LOGICIN[24]      MCB.P0CMDRA[13]
			// wire CELL[10].IMUX_LOGICIN[26]      MCB.P0CMDBL[4]
			// wire CELL[10].IMUX_LOGICIN[27]      MCB.UIADDR[2]
			// wire CELL[10].IMUX_LOGICIN[29]      MCB.UIADDR[3]
			// wire CELL[10].IMUX_LOGICIN[30]      MCB.P0CMDBL[5]
			// wire CELL[10].IMUX_LOGICIN[34]      MCB.P0CMDINSTR[2]
			// wire CELL[10].IMUX_LOGICIN[36]      MCB.P0CMDBA[1]
			// wire CELL[10].IMUX_LOGICIN[37]      MCB.UIDRPUPDATE
			// wire CELL[10].IMUX_LOGICIN[44]      MCB.P0CMDBL[1]
			// wire CELL[10].IMUX_LOGICIN[47]      MCB.P0CMDEN
			// wire CELL[10].IMUX_LOGICIN[55]      MCB.P0CMDBL[3]
			// wire CELL[10].IMUX_LOGICIN[57]      MCB.P0CMDBL[0]
			// wire CELL[10].IMUX_LOGICIN[59]      MCB.UIADDR[4]
			// wire CELL[10].OUT_BEL[2]            MCB.UOCALSTART
			// wire CELL[10].OUT_BEL[5]            MCB.UODONECAL
			// wire CELL[10].OUT_BEL[7]            MCB.UOCMDREADYIN
			// wire CELL[10].OUT_BEL[16]           MCB.UOSDO
			// wire CELL[10].OUT_BEL[22]           MCB.UODATAVALID
			// wire CELL[11].IMUX_CLK[1]           MCB.P0CMDCLK
			// wire CELL[11].IMUX_SR[0]            MCB.SYSRST
			// wire CELL[11].IMUX_LOGICIN[1]       MCB.P0CMDRA[4]
			// wire CELL[11].IMUX_LOGICIN[2]       MCB.P0CMDRA[9]
			// wire CELL[11].IMUX_LOGICIN[3]       MCB.P0CMDRA[3]
			// wire CELL[11].IMUX_LOGICIN[4]       MCB.P0CMDCA[10]
			// wire CELL[11].IMUX_LOGICIN[7]       MCB.P0CMDCA[0]
			// wire CELL[11].IMUX_LOGICIN[10]      MCB.P0CMDRA[2]
			// wire CELL[11].IMUX_LOGICIN[12]      MCB.P0CMDCA[2]
			// wire CELL[11].IMUX_LOGICIN[14]      MCB.P0CMDRA[10]
			// wire CELL[11].IMUX_LOGICIN[17]      MCB.P0CMDCA[5]
			// wire CELL[11].IMUX_LOGICIN[23]      MCB.P0CMDCA[6]
			// wire CELL[11].IMUX_LOGICIN[24]      MCB.PLLLOCK
			// wire CELL[11].IMUX_LOGICIN[25]      MCB.P0CMDCA[7]
			// wire CELL[11].IMUX_LOGICIN[26]      MCB.P0CMDRA[0]
			// wire CELL[11].IMUX_LOGICIN[27]      MCB.P0CMDRA[6]
			// wire CELL[11].IMUX_LOGICIN[28]      MCB.P0CMDRA[5]
			// wire CELL[11].IMUX_LOGICIN[29]      MCB.P0ARBEN
			// wire CELL[11].IMUX_LOGICIN[30]      MCB.P0CMDRA[1]
			// wire CELL[11].IMUX_LOGICIN[31]      MCB.P0CMDRA[12]
			// wire CELL[11].IMUX_LOGICIN[32]      MCB.P0CMDRA[7]
			// wire CELL[11].IMUX_LOGICIN[36]      MCB.P0CMDCA[1]
			// wire CELL[11].IMUX_LOGICIN[37]      MCB.P0CMDRA[11]
			// wire CELL[11].IMUX_LOGICIN[44]      MCB.P0CMDCA[9]
			// wire CELL[11].IMUX_LOGICIN[45]      MCB.P0CMDCA[4]
			// wire CELL[11].IMUX_LOGICIN[47]      MCB.P0CMDCA[3]
			// wire CELL[11].IMUX_LOGICIN[55]      MCB.P0CMDCA[11]
			// wire CELL[11].IMUX_LOGICIN[57]      MCB.P0CMDCA[8]
			// wire CELL[11].IMUX_LOGICIN[59]      MCB.P0CMDRA[8]
			// wire CELL[11].OUT_BEL[3]            MCB.P0CMDFULL
			// wire CELL[11].OUT_BEL[6]            MCB.P0CMDEMPTY
			// wire CELL_MUI[0].IMUX_LOGICIN[1]    MCB.P0RTSTMODEB[2]
			// wire CELL_MUI[0].IMUX_LOGICIN[4]    MCB.P0RTSTWRDATA[13]
			// wire CELL_MUI[0].IMUX_LOGICIN[7]    MCB.P0RTSTWRDATA[2]
			// wire CELL_MUI[0].IMUX_LOGICIN[9]    MCB.P0RTSTENB
			// wire CELL_MUI[0].IMUX_LOGICIN[10]   MCB.P0RTSTWRDATA[17]
			// wire CELL_MUI[0].IMUX_LOGICIN[12]   MCB.P0RTSTWRDATA[3]
			// wire CELL_MUI[0].IMUX_LOGICIN[15]   MCB.P0RTSTWRDATA[0]
			// wire CELL_MUI[0].IMUX_LOGICIN[17]   MCB.P0RTSTWRDATA[7]
			// wire CELL_MUI[0].IMUX_LOGICIN[19]   MCB.P0RTSTMODEB[3]
			// wire CELL_MUI[0].IMUX_LOGICIN[20]   MCB.P0RTSTWRDATA[5]
			// wire CELL_MUI[0].IMUX_LOGICIN[23]   MCB.P0RTSTWRDATA[8]
			// wire CELL_MUI[0].IMUX_LOGICIN[25]   MCB.P0RTSTWRDATA[10]
			// wire CELL_MUI[0].IMUX_LOGICIN[26]   MCB.P0RTSTWRDATA[15]
			// wire CELL_MUI[0].IMUX_LOGICIN[29]   MCB.P0RTSTMODEB[1]
			// wire CELL_MUI[0].IMUX_LOGICIN[30]   MCB.P0RTSTWRDATA[16]
			// wire CELL_MUI[0].IMUX_LOGICIN[32]   MCB.P0RTSTMODEB[0]
			// wire CELL_MUI[0].IMUX_LOGICIN[38]   MCB.P0RTSTWRDATA[6]
			// wire CELL_MUI[0].IMUX_LOGICIN[42]   MCB.P0RTSTWRDATA[1]
			// wire CELL_MUI[0].IMUX_LOGICIN[44]   MCB.P0RTSTWRDATA[12]
			// wire CELL_MUI[0].IMUX_LOGICIN[48]   MCB.P0RTSTWRDATA[9]
			// wire CELL_MUI[0].IMUX_LOGICIN[55]   MCB.P0RTSTWRDATA[14]
			// wire CELL_MUI[0].IMUX_LOGICIN[57]   MCB.P0RTSTWRDATA[11]
			// wire CELL_MUI[0].IMUX_LOGICIN[59]   MCB.P0RTSTPINENB
			// wire CELL_MUI[0].IMUX_LOGICIN[62]   MCB.P0RTSTWRDATA[4]
			// wire CELL_MUI[0].OUT_BEL[0]         MCB.P0RDDATA[5]
			// wire CELL_MUI[0].OUT_BEL[1]         MCB.P0RDDATA[13]
			// wire CELL_MUI[0].OUT_BEL[2]         MCB.P0RDDATA[0]
			// wire CELL_MUI[0].OUT_BEL[3]         MCB.P0RDDATA[11]
			// wire CELL_MUI[0].OUT_BEL[4]         MCB.P0RDFULL
			// wire CELL_MUI[0].OUT_BEL[5]         MCB.P0RDDATA[6]
			// wire CELL_MUI[0].OUT_BEL[6]         MCB.P0RDDATA[17]
			// wire CELL_MUI[0].OUT_BEL[7]         MCB.P0RDDATA[3]
			// wire CELL_MUI[0].OUT_BEL[8]         MCB.P0RDDATA[12]
			// wire CELL_MUI[0].OUT_BEL[9]         MCB.P0RDCOUNT[4]
			// wire CELL_MUI[0].OUT_BEL[10]        MCB.P0RDDATA[7]
			// wire CELL_MUI[0].OUT_BEL[11]        MCB.P0RDCOUNT[5]
			// wire CELL_MUI[0].OUT_BEL[12]        MCB.P0RDDATA[4]
			// wire CELL_MUI[0].OUT_BEL[13]        MCB.P0RDDATA[16]
			// wire CELL_MUI[0].OUT_BEL[14]        MCB.P0RDDATA[1]
			// wire CELL_MUI[0].OUT_BEL[15]        MCB.P0RDDATA[10]
			// wire CELL_MUI[0].OUT_BEL[16]        MCB.P0RDOVERFLOW
			// wire CELL_MUI[0].OUT_BEL[17]        MCB.P0RDDATA[8]
			// wire CELL_MUI[0].OUT_BEL[18]        MCB.P0RDDATA[14]
			// wire CELL_MUI[0].OUT_BEL[19]        MCB.P0RDDATA[2]
			// wire CELL_MUI[0].OUT_BEL[20]        MCB.P0RDDATA[15]
			// wire CELL_MUI[0].OUT_BEL[21]        MCB.P0RTSTUDMP
			// wire CELL_MUI[0].OUT_BEL[22]        MCB.P0RDDATA[9]
			// wire CELL_MUI[0].OUT_BEL[23]        MCB.P0RDCOUNT[6]
			// wire CELL_MUI[1].IMUX_CLK[1]        MCB.P0RDCLK
			// wire CELL_MUI[1].IMUX_LOGICIN[1]    MCB.P0RTSTWRDATA[27]
			// wire CELL_MUI[1].IMUX_LOGICIN[2]    MCB.P0RTSTWRMASK[1]
			// wire CELL_MUI[1].IMUX_LOGICIN[3]    MCB.P0RTSTWRDATA[26]
			// wire CELL_MUI[1].IMUX_LOGICIN[4]    MCB.P0RTSTWRDATA[20]
			// wire CELL_MUI[1].IMUX_LOGICIN[7]    MCB.P0RDEN
			// wire CELL_MUI[1].IMUX_LOGICIN[10]   MCB.P0RTSTWRDATA[25]
			// wire CELL_MUI[1].IMUX_LOGICIN[14]   MCB.P0RTSTWRMASK[2]
			// wire CELL_MUI[1].IMUX_LOGICIN[19]   MCB.P0RTSTWRDATA[28]
			// wire CELL_MUI[1].IMUX_LOGICIN[26]   MCB.P0RTSTWRDATA[22]
			// wire CELL_MUI[1].IMUX_LOGICIN[27]   MCB.P0RTSTWRDATA[29]
			// wire CELL_MUI[1].IMUX_LOGICIN[29]   MCB.P0RTSTWRDATA[30]
			// wire CELL_MUI[1].IMUX_LOGICIN[30]   MCB.P0RTSTWRDATA[23]
			// wire CELL_MUI[1].IMUX_LOGICIN[32]   MCB.P0RTSTWRDATA[31]
			// wire CELL_MUI[1].IMUX_LOGICIN[37]   MCB.P0RTSTWRMASK[3]
			// wire CELL_MUI[1].IMUX_LOGICIN[41]   MCB.P0RTSTWRDATA[24]
			// wire CELL_MUI[1].IMUX_LOGICIN[44]   MCB.P0RTSTWRDATA[19]
			// wire CELL_MUI[1].IMUX_LOGICIN[52]   MCB.P0RTSTWRMASK[0]
			// wire CELL_MUI[1].IMUX_LOGICIN[55]   MCB.P0RTSTWRDATA[21]
			// wire CELL_MUI[1].IMUX_LOGICIN[57]   MCB.P0RTSTWRDATA[18]
			// wire CELL_MUI[1].OUT_BEL[0]         MCB.P0RDEMPTY
			// wire CELL_MUI[1].OUT_BEL[1]         MCB.P0RDDATA[24]
			// wire CELL_MUI[1].OUT_BEL[2]         MCB.P0RDCOUNT[3]
			// wire CELL_MUI[1].OUT_BEL[3]         MCB.P0RDDATA[22]
			// wire CELL_MUI[1].OUT_BEL[4]         MCB.P0RDDATA[29]
			// wire CELL_MUI[1].OUT_BEL[5]         MCB.P0RTSTUNDERRUN
			// wire CELL_MUI[1].OUT_BEL[6]         MCB.P0RDDATA[28]
			// wire CELL_MUI[1].OUT_BEL[7]         MCB.P0RDERROR
			// wire CELL_MUI[1].OUT_BEL[8]         MCB.P0RDDATA[23]
			// wire CELL_MUI[1].OUT_BEL[10]        MCB.P0RDDATA[18]
			// wire CELL_MUI[1].OUT_BEL[12]        MCB.P0RDCOUNT[0]
			// wire CELL_MUI[1].OUT_BEL[13]        MCB.P0RDDATA[27]
			// wire CELL_MUI[1].OUT_BEL[14]        MCB.P0RDCOUNT[2]
			// wire CELL_MUI[1].OUT_BEL[15]        MCB.P0RDDATA[21]
			// wire CELL_MUI[1].OUT_BEL[16]        MCB.P0RDDATA[30]
			// wire CELL_MUI[1].OUT_BEL[17]        MCB.P0RDDATA[19]
			// wire CELL_MUI[1].OUT_BEL[18]        MCB.P0RDDATA[25]
			// wire CELL_MUI[1].OUT_BEL[19]        MCB.P0RDCOUNT[1]
			// wire CELL_MUI[1].OUT_BEL[20]        MCB.P0RDDATA[26]
			// wire CELL_MUI[1].OUT_BEL[21]        MCB.P0RDDATA[31]
			// wire CELL_MUI[1].OUT_BEL[22]        MCB.P0RDDATA[20]
			// wire CELL_MUI[2].IMUX_LOGICIN[1]    MCB.P0WTSTMODEB[2]
			// wire CELL_MUI[2].IMUX_LOGICIN[4]    MCB.P0WRDATA[13]
			// wire CELL_MUI[2].IMUX_LOGICIN[7]    MCB.P0WRDATA[2]
			// wire CELL_MUI[2].IMUX_LOGICIN[9]    MCB.P0WTSTENB
			// wire CELL_MUI[2].IMUX_LOGICIN[10]   MCB.P0WRDATA[17]
			// wire CELL_MUI[2].IMUX_LOGICIN[12]   MCB.P0WRDATA[3]
			// wire CELL_MUI[2].IMUX_LOGICIN[15]   MCB.P0WRDATA[0]
			// wire CELL_MUI[2].IMUX_LOGICIN[17]   MCB.P0WRDATA[7]
			// wire CELL_MUI[2].IMUX_LOGICIN[19]   MCB.P0WTSTMODEB[3]
			// wire CELL_MUI[2].IMUX_LOGICIN[20]   MCB.P0WRDATA[5]
			// wire CELL_MUI[2].IMUX_LOGICIN[23]   MCB.P0WRDATA[8]
			// wire CELL_MUI[2].IMUX_LOGICIN[25]   MCB.P0WRDATA[10]
			// wire CELL_MUI[2].IMUX_LOGICIN[26]   MCB.P0WRDATA[15]
			// wire CELL_MUI[2].IMUX_LOGICIN[29]   MCB.P0WTSTMODEB[1]
			// wire CELL_MUI[2].IMUX_LOGICIN[30]   MCB.P0WRDATA[16]
			// wire CELL_MUI[2].IMUX_LOGICIN[32]   MCB.P0WTSTMODEB[0]
			// wire CELL_MUI[2].IMUX_LOGICIN[38]   MCB.P0WRDATA[6]
			// wire CELL_MUI[2].IMUX_LOGICIN[42]   MCB.P0WRDATA[1]
			// wire CELL_MUI[2].IMUX_LOGICIN[44]   MCB.P0WRDATA[12]
			// wire CELL_MUI[2].IMUX_LOGICIN[48]   MCB.P0WRDATA[9]
			// wire CELL_MUI[2].IMUX_LOGICIN[55]   MCB.P0WRDATA[14]
			// wire CELL_MUI[2].IMUX_LOGICIN[57]   MCB.P0WRDATA[11]
			// wire CELL_MUI[2].IMUX_LOGICIN[59]   MCB.P0WTSTPINENB
			// wire CELL_MUI[2].IMUX_LOGICIN[62]   MCB.P0WRDATA[4]
			// wire CELL_MUI[2].OUT_BEL[0]         MCB.P0WTSTDATA[5]
			// wire CELL_MUI[2].OUT_BEL[1]         MCB.P0WTSTDATA[13]
			// wire CELL_MUI[2].OUT_BEL[2]         MCB.P0WTSTDATA[0]
			// wire CELL_MUI[2].OUT_BEL[3]         MCB.P0WTSTDATA[11]
			// wire CELL_MUI[2].OUT_BEL[4]         MCB.P0WRFULL
			// wire CELL_MUI[2].OUT_BEL[5]         MCB.P0WTSTDATA[6]
			// wire CELL_MUI[2].OUT_BEL[6]         MCB.P0WTSTDATA[17]
			// wire CELL_MUI[2].OUT_BEL[7]         MCB.P0WTSTDATA[3]
			// wire CELL_MUI[2].OUT_BEL[8]         MCB.P0WTSTDATA[12]
			// wire CELL_MUI[2].OUT_BEL[9]         MCB.P0WRCOUNT[4]
			// wire CELL_MUI[2].OUT_BEL[10]        MCB.P0WTSTDATA[7]
			// wire CELL_MUI[2].OUT_BEL[11]        MCB.P0WRCOUNT[5]
			// wire CELL_MUI[2].OUT_BEL[12]        MCB.P0WTSTDATA[4]
			// wire CELL_MUI[2].OUT_BEL[13]        MCB.P0WTSTDATA[16]
			// wire CELL_MUI[2].OUT_BEL[14]        MCB.P0WTSTDATA[1]
			// wire CELL_MUI[2].OUT_BEL[15]        MCB.P0WTSTDATA[10]
			// wire CELL_MUI[2].OUT_BEL[16]        MCB.P0WTSTOVERFLOW
			// wire CELL_MUI[2].OUT_BEL[17]        MCB.P0WTSTDATA[8]
			// wire CELL_MUI[2].OUT_BEL[18]        MCB.P0WTSTDATA[14]
			// wire CELL_MUI[2].OUT_BEL[19]        MCB.P0WTSTDATA[2]
			// wire CELL_MUI[2].OUT_BEL[20]        MCB.P0WTSTDATA[15]
			// wire CELL_MUI[2].OUT_BEL[21]        MCB.P0WTSTLDMP
			// wire CELL_MUI[2].OUT_BEL[22]        MCB.P0WTSTDATA[9]
			// wire CELL_MUI[2].OUT_BEL[23]        MCB.P0WRCOUNT[6]
			// wire CELL_MUI[3].IMUX_CLK[1]        MCB.P0WRCLK
			// wire CELL_MUI[3].IMUX_LOGICIN[1]    MCB.P0WRDATA[27]
			// wire CELL_MUI[3].IMUX_LOGICIN[2]    MCB.P0RWRMASK[1]
			// wire CELL_MUI[3].IMUX_LOGICIN[3]    MCB.P0WRDATA[26]
			// wire CELL_MUI[3].IMUX_LOGICIN[4]    MCB.P0WRDATA[20]
			// wire CELL_MUI[3].IMUX_LOGICIN[7]    MCB.P0WREN
			// wire CELL_MUI[3].IMUX_LOGICIN[10]   MCB.P0WRDATA[25]
			// wire CELL_MUI[3].IMUX_LOGICIN[14]   MCB.P0RWRMASK[2]
			// wire CELL_MUI[3].IMUX_LOGICIN[19]   MCB.P0WRDATA[28]
			// wire CELL_MUI[3].IMUX_LOGICIN[26]   MCB.P0WRDATA[22]
			// wire CELL_MUI[3].IMUX_LOGICIN[27]   MCB.P0WRDATA[29]
			// wire CELL_MUI[3].IMUX_LOGICIN[29]   MCB.P0WRDATA[30]
			// wire CELL_MUI[3].IMUX_LOGICIN[30]   MCB.P0WRDATA[23]
			// wire CELL_MUI[3].IMUX_LOGICIN[32]   MCB.P0WRDATA[31]
			// wire CELL_MUI[3].IMUX_LOGICIN[37]   MCB.P0RWRMASK[3]
			// wire CELL_MUI[3].IMUX_LOGICIN[41]   MCB.P0WRDATA[24]
			// wire CELL_MUI[3].IMUX_LOGICIN[44]   MCB.P0WRDATA[19]
			// wire CELL_MUI[3].IMUX_LOGICIN[52]   MCB.P0RWRMASK[0]
			// wire CELL_MUI[3].IMUX_LOGICIN[55]   MCB.P0WRDATA[21]
			// wire CELL_MUI[3].IMUX_LOGICIN[57]   MCB.P0WRDATA[18]
			// wire CELL_MUI[3].OUT_BEL[0]         MCB.P0WREMPTY
			// wire CELL_MUI[3].OUT_BEL[1]         MCB.P0WTSTDATA[24]
			// wire CELL_MUI[3].OUT_BEL[2]         MCB.P0WRCOUNT[3]
			// wire CELL_MUI[3].OUT_BEL[3]         MCB.P0WTSTDATA[22]
			// wire CELL_MUI[3].OUT_BEL[4]         MCB.P0WTSTDATA[29]
			// wire CELL_MUI[3].OUT_BEL[5]         MCB.P0WRUNDERRUN
			// wire CELL_MUI[3].OUT_BEL[6]         MCB.P0WTSTDATA[28]
			// wire CELL_MUI[3].OUT_BEL[7]         MCB.P0WRERROR
			// wire CELL_MUI[3].OUT_BEL[8]         MCB.P0WTSTDATA[23]
			// wire CELL_MUI[3].OUT_BEL[10]        MCB.P0WTSTDATA[18]
			// wire CELL_MUI[3].OUT_BEL[12]        MCB.P0WRCOUNT[0]
			// wire CELL_MUI[3].OUT_BEL[13]        MCB.P0WTSTDATA[27]
			// wire CELL_MUI[3].OUT_BEL[14]        MCB.P0WRCOUNT[2]
			// wire CELL_MUI[3].OUT_BEL[15]        MCB.P0WTSTDATA[21]
			// wire CELL_MUI[3].OUT_BEL[16]        MCB.P0WTSTDATA[30]
			// wire CELL_MUI[3].OUT_BEL[17]        MCB.P0WTSTDATA[19]
			// wire CELL_MUI[3].OUT_BEL[18]        MCB.P0WTSTDATA[25]
			// wire CELL_MUI[3].OUT_BEL[19]        MCB.P0WRCOUNT[1]
			// wire CELL_MUI[3].OUT_BEL[20]        MCB.P0WTSTDATA[26]
			// wire CELL_MUI[3].OUT_BEL[21]        MCB.P0WTSTDATA[31]
			// wire CELL_MUI[3].OUT_BEL[22]        MCB.P0WTSTDATA[20]
			// wire CELL_MUI[4].IMUX_LOGICIN[1]    MCB.P1RTSTMODEB[2]
			// wire CELL_MUI[4].IMUX_LOGICIN[4]    MCB.P1RTSTWRDATA[13]
			// wire CELL_MUI[4].IMUX_LOGICIN[7]    MCB.P1RTSTWRDATA[2]
			// wire CELL_MUI[4].IMUX_LOGICIN[9]    MCB.P1RTSTENB
			// wire CELL_MUI[4].IMUX_LOGICIN[10]   MCB.P1RTSTWRDATA[17]
			// wire CELL_MUI[4].IMUX_LOGICIN[12]   MCB.P1RTSTWRDATA[3]
			// wire CELL_MUI[4].IMUX_LOGICIN[15]   MCB.P1RTSTWRDATA[0]
			// wire CELL_MUI[4].IMUX_LOGICIN[17]   MCB.P1RTSTWRDATA[7]
			// wire CELL_MUI[4].IMUX_LOGICIN[19]   MCB.P1RTSTMODEB[3]
			// wire CELL_MUI[4].IMUX_LOGICIN[20]   MCB.P1RTSTWRDATA[5]
			// wire CELL_MUI[4].IMUX_LOGICIN[23]   MCB.P1RTSTWRDATA[8]
			// wire CELL_MUI[4].IMUX_LOGICIN[25]   MCB.P1RTSTWRDATA[10]
			// wire CELL_MUI[4].IMUX_LOGICIN[26]   MCB.P1RTSTWRDATA[15]
			// wire CELL_MUI[4].IMUX_LOGICIN[29]   MCB.P1RTSTMODEB[1]
			// wire CELL_MUI[4].IMUX_LOGICIN[30]   MCB.P1RTSTWRDATA[16]
			// wire CELL_MUI[4].IMUX_LOGICIN[32]   MCB.P1RTSTMODEB[0]
			// wire CELL_MUI[4].IMUX_LOGICIN[38]   MCB.P1RTSTWRDATA[6]
			// wire CELL_MUI[4].IMUX_LOGICIN[42]   MCB.P1RTSTWRDATA[1]
			// wire CELL_MUI[4].IMUX_LOGICIN[44]   MCB.P1RTSTWRDATA[12]
			// wire CELL_MUI[4].IMUX_LOGICIN[48]   MCB.P1RTSTWRDATA[9]
			// wire CELL_MUI[4].IMUX_LOGICIN[55]   MCB.P1RTSTWRDATA[14]
			// wire CELL_MUI[4].IMUX_LOGICIN[57]   MCB.P1RTSTWRDATA[11]
			// wire CELL_MUI[4].IMUX_LOGICIN[59]   MCB.P1RTSTPINENB
			// wire CELL_MUI[4].IMUX_LOGICIN[62]   MCB.P1RTSTWRDATA[4]
			// wire CELL_MUI[4].OUT_BEL[0]         MCB.P1RDDATA[5]
			// wire CELL_MUI[4].OUT_BEL[1]         MCB.P1RDDATA[13]
			// wire CELL_MUI[4].OUT_BEL[2]         MCB.P1RDDATA[0]
			// wire CELL_MUI[4].OUT_BEL[3]         MCB.P1RDDATA[11]
			// wire CELL_MUI[4].OUT_BEL[4]         MCB.P1RDFULL
			// wire CELL_MUI[4].OUT_BEL[5]         MCB.P1RDDATA[6]
			// wire CELL_MUI[4].OUT_BEL[6]         MCB.P1RDDATA[17]
			// wire CELL_MUI[4].OUT_BEL[7]         MCB.P1RDDATA[3]
			// wire CELL_MUI[4].OUT_BEL[8]         MCB.P1RDDATA[12]
			// wire CELL_MUI[4].OUT_BEL[9]         MCB.P1RDCOUNT[4]
			// wire CELL_MUI[4].OUT_BEL[10]        MCB.P1RDDATA[7]
			// wire CELL_MUI[4].OUT_BEL[11]        MCB.P1RDCOUNT[5]
			// wire CELL_MUI[4].OUT_BEL[12]        MCB.P1RDDATA[4]
			// wire CELL_MUI[4].OUT_BEL[13]        MCB.P1RDDATA[16]
			// wire CELL_MUI[4].OUT_BEL[14]        MCB.P1RDDATA[1]
			// wire CELL_MUI[4].OUT_BEL[15]        MCB.P1RDDATA[10]
			// wire CELL_MUI[4].OUT_BEL[16]        MCB.P1RDOVERFLOW
			// wire CELL_MUI[4].OUT_BEL[17]        MCB.P1RDDATA[8]
			// wire CELL_MUI[4].OUT_BEL[18]        MCB.P1RDDATA[14]
			// wire CELL_MUI[4].OUT_BEL[19]        MCB.P1RDDATA[2]
			// wire CELL_MUI[4].OUT_BEL[20]        MCB.P1RDDATA[15]
			// wire CELL_MUI[4].OUT_BEL[21]        MCB.P1RTSTUDMN
			// wire CELL_MUI[4].OUT_BEL[22]        MCB.P1RDDATA[9]
			// wire CELL_MUI[4].OUT_BEL[23]        MCB.P1RDCOUNT[6]
			// wire CELL_MUI[5].IMUX_CLK[1]        MCB.P1RDCLK
			// wire CELL_MUI[5].IMUX_LOGICIN[1]    MCB.P1RTSTWRDATA[27]
			// wire CELL_MUI[5].IMUX_LOGICIN[2]    MCB.P1RTSTWRMASK[1]
			// wire CELL_MUI[5].IMUX_LOGICIN[3]    MCB.P1RTSTWRDATA[26]
			// wire CELL_MUI[5].IMUX_LOGICIN[4]    MCB.P1RTSTWRDATA[20]
			// wire CELL_MUI[5].IMUX_LOGICIN[7]    MCB.P1RDEN
			// wire CELL_MUI[5].IMUX_LOGICIN[10]   MCB.P1RTSTWRDATA[25]
			// wire CELL_MUI[5].IMUX_LOGICIN[14]   MCB.P1RTSTWRMASK[2]
			// wire CELL_MUI[5].IMUX_LOGICIN[19]   MCB.P1RTSTWRDATA[28]
			// wire CELL_MUI[5].IMUX_LOGICIN[26]   MCB.P1RTSTWRDATA[22]
			// wire CELL_MUI[5].IMUX_LOGICIN[27]   MCB.P1RTSTWRDATA[29]
			// wire CELL_MUI[5].IMUX_LOGICIN[29]   MCB.P1RTSTWRDATA[30]
			// wire CELL_MUI[5].IMUX_LOGICIN[30]   MCB.P1RTSTWRDATA[23]
			// wire CELL_MUI[5].IMUX_LOGICIN[32]   MCB.P1RTSTWRDATA[31]
			// wire CELL_MUI[5].IMUX_LOGICIN[37]   MCB.P1RTSTWRMASK[3]
			// wire CELL_MUI[5].IMUX_LOGICIN[41]   MCB.P1RTSTWRDATA[24]
			// wire CELL_MUI[5].IMUX_LOGICIN[44]   MCB.P1RTSTWRDATA[19]
			// wire CELL_MUI[5].IMUX_LOGICIN[52]   MCB.P1RTSTWRMASK[0]
			// wire CELL_MUI[5].IMUX_LOGICIN[55]   MCB.P1RTSTWRDATA[21]
			// wire CELL_MUI[5].IMUX_LOGICIN[57]   MCB.P1RTSTWRDATA[18]
			// wire CELL_MUI[5].OUT_BEL[0]         MCB.P1RDEMPTY
			// wire CELL_MUI[5].OUT_BEL[1]         MCB.P1RDDATA[24]
			// wire CELL_MUI[5].OUT_BEL[2]         MCB.P1RDCOUNT[3]
			// wire CELL_MUI[5].OUT_BEL[3]         MCB.P1RDDATA[22]
			// wire CELL_MUI[5].OUT_BEL[4]         MCB.P1RDDATA[29]
			// wire CELL_MUI[5].OUT_BEL[5]         MCB.P1RTSTUNDERRUN
			// wire CELL_MUI[5].OUT_BEL[6]         MCB.P1RDDATA[28]
			// wire CELL_MUI[5].OUT_BEL[7]         MCB.P1RDERROR
			// wire CELL_MUI[5].OUT_BEL[8]         MCB.P1RDDATA[23]
			// wire CELL_MUI[5].OUT_BEL[10]        MCB.P1RDDATA[18]
			// wire CELL_MUI[5].OUT_BEL[12]        MCB.P1RDCOUNT[0]
			// wire CELL_MUI[5].OUT_BEL[13]        MCB.P1RDDATA[27]
			// wire CELL_MUI[5].OUT_BEL[14]        MCB.P1RDCOUNT[2]
			// wire CELL_MUI[5].OUT_BEL[15]        MCB.P1RDDATA[21]
			// wire CELL_MUI[5].OUT_BEL[16]        MCB.P1RDDATA[30]
			// wire CELL_MUI[5].OUT_BEL[17]        MCB.P1RDDATA[19]
			// wire CELL_MUI[5].OUT_BEL[18]        MCB.P1RDDATA[25]
			// wire CELL_MUI[5].OUT_BEL[19]        MCB.P1RDCOUNT[1]
			// wire CELL_MUI[5].OUT_BEL[20]        MCB.P1RDDATA[26]
			// wire CELL_MUI[5].OUT_BEL[21]        MCB.P1RDDATA[31]
			// wire CELL_MUI[5].OUT_BEL[22]        MCB.P1RDDATA[20]
			// wire CELL_MUI[6].IMUX_LOGICIN[1]    MCB.P1WTSTMODEB[2]
			// wire CELL_MUI[6].IMUX_LOGICIN[4]    MCB.P1WRDATA[13]
			// wire CELL_MUI[6].IMUX_LOGICIN[7]    MCB.P1WRDATA[2]
			// wire CELL_MUI[6].IMUX_LOGICIN[9]    MCB.P1WTSTENB
			// wire CELL_MUI[6].IMUX_LOGICIN[10]   MCB.P1WRDATA[17]
			// wire CELL_MUI[6].IMUX_LOGICIN[12]   MCB.P1WRDATA[3]
			// wire CELL_MUI[6].IMUX_LOGICIN[15]   MCB.P1WRDATA[0]
			// wire CELL_MUI[6].IMUX_LOGICIN[17]   MCB.P1WRDATA[7]
			// wire CELL_MUI[6].IMUX_LOGICIN[19]   MCB.P1WTSTMODEB[3]
			// wire CELL_MUI[6].IMUX_LOGICIN[20]   MCB.P1WRDATA[5]
			// wire CELL_MUI[6].IMUX_LOGICIN[23]   MCB.P1WRDATA[8]
			// wire CELL_MUI[6].IMUX_LOGICIN[25]   MCB.P1WRDATA[10]
			// wire CELL_MUI[6].IMUX_LOGICIN[26]   MCB.P1WRDATA[15]
			// wire CELL_MUI[6].IMUX_LOGICIN[29]   MCB.P1WTSTMODEB[1]
			// wire CELL_MUI[6].IMUX_LOGICIN[30]   MCB.P1WRDATA[16]
			// wire CELL_MUI[6].IMUX_LOGICIN[32]   MCB.P1WTSTMODEB[0]
			// wire CELL_MUI[6].IMUX_LOGICIN[38]   MCB.P1WRDATA[6]
			// wire CELL_MUI[6].IMUX_LOGICIN[42]   MCB.P1WRDATA[1]
			// wire CELL_MUI[6].IMUX_LOGICIN[44]   MCB.P1WRDATA[12]
			// wire CELL_MUI[6].IMUX_LOGICIN[48]   MCB.P1WRDATA[9]
			// wire CELL_MUI[6].IMUX_LOGICIN[55]   MCB.P1WRDATA[14]
			// wire CELL_MUI[6].IMUX_LOGICIN[57]   MCB.P1WRDATA[11]
			// wire CELL_MUI[6].IMUX_LOGICIN[59]   MCB.P1WTSTPINENB
			// wire CELL_MUI[6].IMUX_LOGICIN[62]   MCB.P1WRDATA[4]
			// wire CELL_MUI[6].OUT_BEL[0]         MCB.P1WTSTDATA[5]
			// wire CELL_MUI[6].OUT_BEL[1]         MCB.P1WTSTDATA[13]
			// wire CELL_MUI[6].OUT_BEL[2]         MCB.P1WTSTDATA[0]
			// wire CELL_MUI[6].OUT_BEL[3]         MCB.P1WTSTDATA[11]
			// wire CELL_MUI[6].OUT_BEL[4]         MCB.P1WRFULL
			// wire CELL_MUI[6].OUT_BEL[5]         MCB.P1WTSTDATA[6]
			// wire CELL_MUI[6].OUT_BEL[6]         MCB.P1WTSTDATA[17]
			// wire CELL_MUI[6].OUT_BEL[7]         MCB.P1WTSTDATA[3]
			// wire CELL_MUI[6].OUT_BEL[8]         MCB.P1WTSTDATA[12]
			// wire CELL_MUI[6].OUT_BEL[9]         MCB.P1WRCOUNT[4]
			// wire CELL_MUI[6].OUT_BEL[10]        MCB.P1WTSTDATA[7]
			// wire CELL_MUI[6].OUT_BEL[11]        MCB.P1WRCOUNT[5]
			// wire CELL_MUI[6].OUT_BEL[12]        MCB.P1WTSTDATA[4]
			// wire CELL_MUI[6].OUT_BEL[13]        MCB.P1WTSTDATA[16]
			// wire CELL_MUI[6].OUT_BEL[14]        MCB.P1WTSTDATA[1]
			// wire CELL_MUI[6].OUT_BEL[15]        MCB.P1WTSTDATA[10]
			// wire CELL_MUI[6].OUT_BEL[16]        MCB.P1WTSTOVERFLOW
			// wire CELL_MUI[6].OUT_BEL[17]        MCB.P1WTSTDATA[8]
			// wire CELL_MUI[6].OUT_BEL[18]        MCB.P1WTSTDATA[14]
			// wire CELL_MUI[6].OUT_BEL[19]        MCB.P1WTSTDATA[2]
			// wire CELL_MUI[6].OUT_BEL[20]        MCB.P1WTSTDATA[15]
			// wire CELL_MUI[6].OUT_BEL[21]        MCB.P1WTSTLDMN
			// wire CELL_MUI[6].OUT_BEL[22]        MCB.P1WTSTDATA[9]
			// wire CELL_MUI[6].OUT_BEL[23]        MCB.P1WRCOUNT[6]
			// wire CELL_MUI[7].IMUX_CLK[1]        MCB.P1WRCLK
			// wire CELL_MUI[7].IMUX_LOGICIN[1]    MCB.P1WRDATA[27]
			// wire CELL_MUI[7].IMUX_LOGICIN[2]    MCB.P1RWRMASK[1]
			// wire CELL_MUI[7].IMUX_LOGICIN[3]    MCB.P1WRDATA[26]
			// wire CELL_MUI[7].IMUX_LOGICIN[4]    MCB.P1WRDATA[20]
			// wire CELL_MUI[7].IMUX_LOGICIN[7]    MCB.P1WREN
			// wire CELL_MUI[7].IMUX_LOGICIN[10]   MCB.P1WRDATA[25]
			// wire CELL_MUI[7].IMUX_LOGICIN[14]   MCB.P1RWRMASK[2]
			// wire CELL_MUI[7].IMUX_LOGICIN[19]   MCB.P1WRDATA[28]
			// wire CELL_MUI[7].IMUX_LOGICIN[26]   MCB.P1WRDATA[22]
			// wire CELL_MUI[7].IMUX_LOGICIN[27]   MCB.P1WRDATA[29]
			// wire CELL_MUI[7].IMUX_LOGICIN[29]   MCB.P1WRDATA[30]
			// wire CELL_MUI[7].IMUX_LOGICIN[30]   MCB.P1WRDATA[23]
			// wire CELL_MUI[7].IMUX_LOGICIN[32]   MCB.P1WRDATA[31]
			// wire CELL_MUI[7].IMUX_LOGICIN[37]   MCB.P1RWRMASK[3]
			// wire CELL_MUI[7].IMUX_LOGICIN[41]   MCB.P1WRDATA[24]
			// wire CELL_MUI[7].IMUX_LOGICIN[44]   MCB.P1WRDATA[19]
			// wire CELL_MUI[7].IMUX_LOGICIN[52]   MCB.P1RWRMASK[0]
			// wire CELL_MUI[7].IMUX_LOGICIN[55]   MCB.P1WRDATA[21]
			// wire CELL_MUI[7].IMUX_LOGICIN[57]   MCB.P1WRDATA[18]
			// wire CELL_MUI[7].OUT_BEL[0]         MCB.P1WREMPTY
			// wire CELL_MUI[7].OUT_BEL[1]         MCB.P1WTSTDATA[24]
			// wire CELL_MUI[7].OUT_BEL[2]         MCB.P1WRCOUNT[3]
			// wire CELL_MUI[7].OUT_BEL[3]         MCB.P1WTSTDATA[22]
			// wire CELL_MUI[7].OUT_BEL[4]         MCB.P1WTSTDATA[29]
			// wire CELL_MUI[7].OUT_BEL[5]         MCB.P1WRUNDERRUN
			// wire CELL_MUI[7].OUT_BEL[6]         MCB.P1WTSTDATA[28]
			// wire CELL_MUI[7].OUT_BEL[7]         MCB.P1WRERROR
			// wire CELL_MUI[7].OUT_BEL[8]         MCB.P1WTSTDATA[23]
			// wire CELL_MUI[7].OUT_BEL[10]        MCB.P1WTSTDATA[18]
			// wire CELL_MUI[7].OUT_BEL[12]        MCB.P1WRCOUNT[0]
			// wire CELL_MUI[7].OUT_BEL[13]        MCB.P1WTSTDATA[27]
			// wire CELL_MUI[7].OUT_BEL[14]        MCB.P1WRCOUNT[2]
			// wire CELL_MUI[7].OUT_BEL[15]        MCB.P1WTSTDATA[21]
			// wire CELL_MUI[7].OUT_BEL[16]        MCB.P1WTSTDATA[30]
			// wire CELL_MUI[7].OUT_BEL[17]        MCB.P1WTSTDATA[19]
			// wire CELL_MUI[7].OUT_BEL[18]        MCB.P1WTSTDATA[25]
			// wire CELL_MUI[7].OUT_BEL[19]        MCB.P1WRCOUNT[1]
			// wire CELL_MUI[7].OUT_BEL[20]        MCB.P1WTSTDATA[26]
			// wire CELL_MUI[7].OUT_BEL[21]        MCB.P1WTSTDATA[31]
			// wire CELL_MUI[7].OUT_BEL[22]        MCB.P1WTSTDATA[20]
			// wire CELL_MUI[8].IMUX_LOGICIN[1]    MCB.P2TSTMODEB[2]
			// wire CELL_MUI[8].IMUX_LOGICIN[4]    MCB.P2WRDATA[13]
			// wire CELL_MUI[8].IMUX_LOGICIN[7]    MCB.P2WRDATA[2]
			// wire CELL_MUI[8].IMUX_LOGICIN[9]    MCB.P2TSTENB
			// wire CELL_MUI[8].IMUX_LOGICIN[10]   MCB.P2WRDATA[17]
			// wire CELL_MUI[8].IMUX_LOGICIN[12]   MCB.P2WRDATA[3]
			// wire CELL_MUI[8].IMUX_LOGICIN[15]   MCB.P2WRDATA[0]
			// wire CELL_MUI[8].IMUX_LOGICIN[17]   MCB.P2WRDATA[7]
			// wire CELL_MUI[8].IMUX_LOGICIN[19]   MCB.P2TSTMODEB[3]
			// wire CELL_MUI[8].IMUX_LOGICIN[20]   MCB.P2WRDATA[5]
			// wire CELL_MUI[8].IMUX_LOGICIN[23]   MCB.P2WRDATA[8]
			// wire CELL_MUI[8].IMUX_LOGICIN[25]   MCB.P2WRDATA[10]
			// wire CELL_MUI[8].IMUX_LOGICIN[26]   MCB.P2WRDATA[15]
			// wire CELL_MUI[8].IMUX_LOGICIN[29]   MCB.P2TSTMODEB[1]
			// wire CELL_MUI[8].IMUX_LOGICIN[30]   MCB.P2WRDATA[16]
			// wire CELL_MUI[8].IMUX_LOGICIN[32]   MCB.P2TSTMODEB[0]
			// wire CELL_MUI[8].IMUX_LOGICIN[38]   MCB.P2WRDATA[6]
			// wire CELL_MUI[8].IMUX_LOGICIN[42]   MCB.P2WRDATA[1]
			// wire CELL_MUI[8].IMUX_LOGICIN[44]   MCB.P2WRDATA[12]
			// wire CELL_MUI[8].IMUX_LOGICIN[48]   MCB.P2WRDATA[9]
			// wire CELL_MUI[8].IMUX_LOGICIN[55]   MCB.P2WRDATA[14]
			// wire CELL_MUI[8].IMUX_LOGICIN[57]   MCB.P2WRDATA[11]
			// wire CELL_MUI[8].IMUX_LOGICIN[59]   MCB.P2TSTPINENB
			// wire CELL_MUI[8].IMUX_LOGICIN[62]   MCB.P2WRDATA[4]
			// wire CELL_MUI[8].OUT_BEL[0]         MCB.P2RDDATA[5]
			// wire CELL_MUI[8].OUT_BEL[1]         MCB.P2RDDATA[13]
			// wire CELL_MUI[8].OUT_BEL[2]         MCB.P2RDDATA[0]
			// wire CELL_MUI[8].OUT_BEL[3]         MCB.P2RDDATA[11]
			// wire CELL_MUI[8].OUT_BEL[4]         MCB.P2FULL
			// wire CELL_MUI[8].OUT_BEL[5]         MCB.P2RDDATA[6]
			// wire CELL_MUI[8].OUT_BEL[6]         MCB.P2RDDATA[17]
			// wire CELL_MUI[8].OUT_BEL[7]         MCB.P2RDDATA[3]
			// wire CELL_MUI[8].OUT_BEL[8]         MCB.P2RDDATA[12]
			// wire CELL_MUI[8].OUT_BEL[9]         MCB.P2COUNT[4]
			// wire CELL_MUI[8].OUT_BEL[10]        MCB.P2RDDATA[7]
			// wire CELL_MUI[8].OUT_BEL[11]        MCB.P2COUNT[5]
			// wire CELL_MUI[8].OUT_BEL[12]        MCB.P2RDDATA[4]
			// wire CELL_MUI[8].OUT_BEL[13]        MCB.P2RDDATA[16]
			// wire CELL_MUI[8].OUT_BEL[14]        MCB.P2RDDATA[1]
			// wire CELL_MUI[8].OUT_BEL[15]        MCB.P2RDDATA[10]
			// wire CELL_MUI[8].OUT_BEL[16]        MCB.P2RDOVERFLOW
			// wire CELL_MUI[8].OUT_BEL[17]        MCB.P2RDDATA[8]
			// wire CELL_MUI[8].OUT_BEL[18]        MCB.P2RDDATA[14]
			// wire CELL_MUI[8].OUT_BEL[19]        MCB.P2RDDATA[2]
			// wire CELL_MUI[8].OUT_BEL[20]        MCB.P2RDDATA[15]
			// wire CELL_MUI[8].OUT_BEL[21]        MCB.P2TSTUDMP
			// wire CELL_MUI[8].OUT_BEL[22]        MCB.P2RDDATA[9]
			// wire CELL_MUI[8].OUT_BEL[23]        MCB.P2COUNT[6]
			// wire CELL_MUI[9].IMUX_CLK[1]        MCB.P2CLK
			// wire CELL_MUI[9].IMUX_LOGICIN[1]    MCB.P2WRDATA[27]
			// wire CELL_MUI[9].IMUX_LOGICIN[2]    MCB.P2WRMASK[1]
			// wire CELL_MUI[9].IMUX_LOGICIN[3]    MCB.P2WRDATA[26]
			// wire CELL_MUI[9].IMUX_LOGICIN[4]    MCB.P2WRDATA[20]
			// wire CELL_MUI[9].IMUX_LOGICIN[7]    MCB.P2EN
			// wire CELL_MUI[9].IMUX_LOGICIN[10]   MCB.P2WRDATA[25]
			// wire CELL_MUI[9].IMUX_LOGICIN[14]   MCB.P2WRMASK[2]
			// wire CELL_MUI[9].IMUX_LOGICIN[19]   MCB.P2WRDATA[28]
			// wire CELL_MUI[9].IMUX_LOGICIN[26]   MCB.P2WRDATA[22]
			// wire CELL_MUI[9].IMUX_LOGICIN[27]   MCB.P2WRDATA[29]
			// wire CELL_MUI[9].IMUX_LOGICIN[29]   MCB.P2WRDATA[30]
			// wire CELL_MUI[9].IMUX_LOGICIN[30]   MCB.P2WRDATA[23]
			// wire CELL_MUI[9].IMUX_LOGICIN[32]   MCB.P2WRDATA[31]
			// wire CELL_MUI[9].IMUX_LOGICIN[37]   MCB.P2WRMASK[3]
			// wire CELL_MUI[9].IMUX_LOGICIN[41]   MCB.P2WRDATA[24]
			// wire CELL_MUI[9].IMUX_LOGICIN[44]   MCB.P2WRDATA[19]
			// wire CELL_MUI[9].IMUX_LOGICIN[52]   MCB.P2WRMASK[0]
			// wire CELL_MUI[9].IMUX_LOGICIN[55]   MCB.P2WRDATA[21]
			// wire CELL_MUI[9].IMUX_LOGICIN[57]   MCB.P2WRDATA[18]
			// wire CELL_MUI[9].OUT_BEL[0]         MCB.P2EMPTY
			// wire CELL_MUI[9].OUT_BEL[1]         MCB.P2RDDATA[24]
			// wire CELL_MUI[9].OUT_BEL[2]         MCB.P2COUNT[3]
			// wire CELL_MUI[9].OUT_BEL[3]         MCB.P2RDDATA[22]
			// wire CELL_MUI[9].OUT_BEL[4]         MCB.P2RDDATA[29]
			// wire CELL_MUI[9].OUT_BEL[5]         MCB.P2WRUNDERRUN
			// wire CELL_MUI[9].OUT_BEL[6]         MCB.P2RDDATA[28]
			// wire CELL_MUI[9].OUT_BEL[7]         MCB.P2ERROR
			// wire CELL_MUI[9].OUT_BEL[8]         MCB.P2RDDATA[23]
			// wire CELL_MUI[9].OUT_BEL[10]        MCB.P2RDDATA[18]
			// wire CELL_MUI[9].OUT_BEL[12]        MCB.P2COUNT[0]
			// wire CELL_MUI[9].OUT_BEL[13]        MCB.P2RDDATA[27]
			// wire CELL_MUI[9].OUT_BEL[14]        MCB.P2COUNT[2]
			// wire CELL_MUI[9].OUT_BEL[15]        MCB.P2RDDATA[21]
			// wire CELL_MUI[9].OUT_BEL[16]        MCB.P2RDDATA[30]
			// wire CELL_MUI[9].OUT_BEL[17]        MCB.P2RDDATA[19]
			// wire CELL_MUI[9].OUT_BEL[18]        MCB.P2RDDATA[25]
			// wire CELL_MUI[9].OUT_BEL[19]        MCB.P2COUNT[1]
			// wire CELL_MUI[9].OUT_BEL[20]        MCB.P2RDDATA[26]
			// wire CELL_MUI[9].OUT_BEL[21]        MCB.P2RDDATA[31]
			// wire CELL_MUI[9].OUT_BEL[22]        MCB.P2RDDATA[20]
			// wire CELL_MUI[10].IMUX_LOGICIN[1]   MCB.P3TSTMODEB[2]
			// wire CELL_MUI[10].IMUX_LOGICIN[4]   MCB.P3WRDATA[13]
			// wire CELL_MUI[10].IMUX_LOGICIN[7]   MCB.P3WRDATA[2]
			// wire CELL_MUI[10].IMUX_LOGICIN[9]   MCB.P3TSTENB
			// wire CELL_MUI[10].IMUX_LOGICIN[10]  MCB.P3WRDATA[17]
			// wire CELL_MUI[10].IMUX_LOGICIN[12]  MCB.P3WRDATA[3]
			// wire CELL_MUI[10].IMUX_LOGICIN[15]  MCB.P3WRDATA[0]
			// wire CELL_MUI[10].IMUX_LOGICIN[17]  MCB.P3WRDATA[7]
			// wire CELL_MUI[10].IMUX_LOGICIN[19]  MCB.P3TSTMODEB[3]
			// wire CELL_MUI[10].IMUX_LOGICIN[20]  MCB.P3WRDATA[5]
			// wire CELL_MUI[10].IMUX_LOGICIN[23]  MCB.P3WRDATA[8]
			// wire CELL_MUI[10].IMUX_LOGICIN[25]  MCB.P3WRDATA[10]
			// wire CELL_MUI[10].IMUX_LOGICIN[26]  MCB.P3WRDATA[15]
			// wire CELL_MUI[10].IMUX_LOGICIN[29]  MCB.P3TSTMODEB[1]
			// wire CELL_MUI[10].IMUX_LOGICIN[30]  MCB.P3WRDATA[16]
			// wire CELL_MUI[10].IMUX_LOGICIN[32]  MCB.P3TSTMODEB[0]
			// wire CELL_MUI[10].IMUX_LOGICIN[38]  MCB.P3WRDATA[6]
			// wire CELL_MUI[10].IMUX_LOGICIN[42]  MCB.P3WRDATA[1]
			// wire CELL_MUI[10].IMUX_LOGICIN[44]  MCB.P3WRDATA[12]
			// wire CELL_MUI[10].IMUX_LOGICIN[48]  MCB.P3WRDATA[9]
			// wire CELL_MUI[10].IMUX_LOGICIN[55]  MCB.P3WRDATA[14]
			// wire CELL_MUI[10].IMUX_LOGICIN[57]  MCB.P3WRDATA[11]
			// wire CELL_MUI[10].IMUX_LOGICIN[59]  MCB.P3TSTPINENB
			// wire CELL_MUI[10].IMUX_LOGICIN[62]  MCB.P3WRDATA[4]
			// wire CELL_MUI[10].OUT_BEL[0]        MCB.P3RDDATA[5]
			// wire CELL_MUI[10].OUT_BEL[1]        MCB.P3RDDATA[13]
			// wire CELL_MUI[10].OUT_BEL[2]        MCB.P3RDDATA[0]
			// wire CELL_MUI[10].OUT_BEL[3]        MCB.P3RDDATA[11]
			// wire CELL_MUI[10].OUT_BEL[4]        MCB.P3FULL
			// wire CELL_MUI[10].OUT_BEL[5]        MCB.P3RDDATA[6]
			// wire CELL_MUI[10].OUT_BEL[6]        MCB.P3RDDATA[17]
			// wire CELL_MUI[10].OUT_BEL[7]        MCB.P3RDDATA[3]
			// wire CELL_MUI[10].OUT_BEL[8]        MCB.P3RDDATA[12]
			// wire CELL_MUI[10].OUT_BEL[9]        MCB.P3COUNT[4]
			// wire CELL_MUI[10].OUT_BEL[10]       MCB.P3RDDATA[7]
			// wire CELL_MUI[10].OUT_BEL[11]       MCB.P3COUNT[5]
			// wire CELL_MUI[10].OUT_BEL[12]       MCB.P3RDDATA[4]
			// wire CELL_MUI[10].OUT_BEL[13]       MCB.P3RDDATA[16]
			// wire CELL_MUI[10].OUT_BEL[14]       MCB.P3RDDATA[1]
			// wire CELL_MUI[10].OUT_BEL[15]       MCB.P3RDDATA[10]
			// wire CELL_MUI[10].OUT_BEL[16]       MCB.P3RDOVERFLOW
			// wire CELL_MUI[10].OUT_BEL[17]       MCB.P3RDDATA[8]
			// wire CELL_MUI[10].OUT_BEL[18]       MCB.P3RDDATA[14]
			// wire CELL_MUI[10].OUT_BEL[19]       MCB.P3RDDATA[2]
			// wire CELL_MUI[10].OUT_BEL[20]       MCB.P3RDDATA[15]
			// wire CELL_MUI[10].OUT_BEL[21]       MCB.P3TSTLDMP
			// wire CELL_MUI[10].OUT_BEL[22]       MCB.P3RDDATA[9]
			// wire CELL_MUI[10].OUT_BEL[23]       MCB.P3COUNT[6]
			// wire CELL_MUI[11].IMUX_CLK[1]       MCB.P3CLK
			// wire CELL_MUI[11].IMUX_LOGICIN[1]   MCB.P3WRDATA[27]
			// wire CELL_MUI[11].IMUX_LOGICIN[2]   MCB.P3WRMASK[1]
			// wire CELL_MUI[11].IMUX_LOGICIN[3]   MCB.P3WRDATA[26]
			// wire CELL_MUI[11].IMUX_LOGICIN[4]   MCB.P3WRDATA[20]
			// wire CELL_MUI[11].IMUX_LOGICIN[7]   MCB.P3EN
			// wire CELL_MUI[11].IMUX_LOGICIN[10]  MCB.P3WRDATA[25]
			// wire CELL_MUI[11].IMUX_LOGICIN[14]  MCB.P3WRMASK[2]
			// wire CELL_MUI[11].IMUX_LOGICIN[19]  MCB.P3WRDATA[28]
			// wire CELL_MUI[11].IMUX_LOGICIN[26]  MCB.P3WRDATA[22]
			// wire CELL_MUI[11].IMUX_LOGICIN[27]  MCB.P3WRDATA[29]
			// wire CELL_MUI[11].IMUX_LOGICIN[29]  MCB.P3WRDATA[30]
			// wire CELL_MUI[11].IMUX_LOGICIN[30]  MCB.P3WRDATA[23]
			// wire CELL_MUI[11].IMUX_LOGICIN[32]  MCB.P3WRDATA[31]
			// wire CELL_MUI[11].IMUX_LOGICIN[37]  MCB.P3WRMASK[3]
			// wire CELL_MUI[11].IMUX_LOGICIN[41]  MCB.P3WRDATA[24]
			// wire CELL_MUI[11].IMUX_LOGICIN[44]  MCB.P3WRDATA[19]
			// wire CELL_MUI[11].IMUX_LOGICIN[52]  MCB.P3WRMASK[0]
			// wire CELL_MUI[11].IMUX_LOGICIN[55]  MCB.P3WRDATA[21]
			// wire CELL_MUI[11].IMUX_LOGICIN[57]  MCB.P3WRDATA[18]
			// wire CELL_MUI[11].OUT_BEL[0]        MCB.P3EMPTY
			// wire CELL_MUI[11].OUT_BEL[1]        MCB.P3RDDATA[24]
			// wire CELL_MUI[11].OUT_BEL[2]        MCB.P3COUNT[3]
			// wire CELL_MUI[11].OUT_BEL[3]        MCB.P3RDDATA[22]
			// wire CELL_MUI[11].OUT_BEL[4]        MCB.P3RDDATA[29]
			// wire CELL_MUI[11].OUT_BEL[5]        MCB.P3WRUNDERRUN
			// wire CELL_MUI[11].OUT_BEL[6]        MCB.P3RDDATA[28]
			// wire CELL_MUI[11].OUT_BEL[7]        MCB.P3ERROR
			// wire CELL_MUI[11].OUT_BEL[8]        MCB.P3RDDATA[23]
			// wire CELL_MUI[11].OUT_BEL[10]       MCB.P3RDDATA[18]
			// wire CELL_MUI[11].OUT_BEL[12]       MCB.P3COUNT[0]
			// wire CELL_MUI[11].OUT_BEL[13]       MCB.P3RDDATA[27]
			// wire CELL_MUI[11].OUT_BEL[14]       MCB.P3COUNT[2]
			// wire CELL_MUI[11].OUT_BEL[15]       MCB.P3RDDATA[21]
			// wire CELL_MUI[11].OUT_BEL[16]       MCB.P3RDDATA[30]
			// wire CELL_MUI[11].OUT_BEL[17]       MCB.P3RDDATA[19]
			// wire CELL_MUI[11].OUT_BEL[18]       MCB.P3RDDATA[25]
			// wire CELL_MUI[11].OUT_BEL[19]       MCB.P3COUNT[1]
			// wire CELL_MUI[11].OUT_BEL[20]       MCB.P3RDDATA[26]
			// wire CELL_MUI[11].OUT_BEL[21]       MCB.P3RDDATA[31]
			// wire CELL_MUI[11].OUT_BEL[22]       MCB.P3RDDATA[20]
			// wire CELL_MUI[12].IMUX_LOGICIN[1]   MCB.P4TSTMODEB[2]
			// wire CELL_MUI[12].IMUX_LOGICIN[4]   MCB.P4WRDATA[13]
			// wire CELL_MUI[12].IMUX_LOGICIN[7]   MCB.P4WRDATA[2]
			// wire CELL_MUI[12].IMUX_LOGICIN[9]   MCB.P4TSTENB
			// wire CELL_MUI[12].IMUX_LOGICIN[10]  MCB.P4WRDATA[17]
			// wire CELL_MUI[12].IMUX_LOGICIN[12]  MCB.P4WRDATA[3]
			// wire CELL_MUI[12].IMUX_LOGICIN[15]  MCB.P4WRDATA[0]
			// wire CELL_MUI[12].IMUX_LOGICIN[17]  MCB.P4WRDATA[7]
			// wire CELL_MUI[12].IMUX_LOGICIN[19]  MCB.P4TSTMODEB[3]
			// wire CELL_MUI[12].IMUX_LOGICIN[20]  MCB.P4WRDATA[5]
			// wire CELL_MUI[12].IMUX_LOGICIN[23]  MCB.P4WRDATA[8]
			// wire CELL_MUI[12].IMUX_LOGICIN[25]  MCB.P4WRDATA[10]
			// wire CELL_MUI[12].IMUX_LOGICIN[26]  MCB.P4WRDATA[15]
			// wire CELL_MUI[12].IMUX_LOGICIN[29]  MCB.P4TSTMODEB[1]
			// wire CELL_MUI[12].IMUX_LOGICIN[30]  MCB.P4WRDATA[16]
			// wire CELL_MUI[12].IMUX_LOGICIN[32]  MCB.P4TSTMODEB[0]
			// wire CELL_MUI[12].IMUX_LOGICIN[38]  MCB.P4WRDATA[6]
			// wire CELL_MUI[12].IMUX_LOGICIN[42]  MCB.P4WRDATA[1]
			// wire CELL_MUI[12].IMUX_LOGICIN[44]  MCB.P4WRDATA[12]
			// wire CELL_MUI[12].IMUX_LOGICIN[48]  MCB.P4WRDATA[9]
			// wire CELL_MUI[12].IMUX_LOGICIN[55]  MCB.P4WRDATA[14]
			// wire CELL_MUI[12].IMUX_LOGICIN[57]  MCB.P4WRDATA[11]
			// wire CELL_MUI[12].IMUX_LOGICIN[59]  MCB.P4TSTPINENB
			// wire CELL_MUI[12].IMUX_LOGICIN[62]  MCB.P4WRDATA[4]
			// wire CELL_MUI[12].OUT_BEL[0]        MCB.P4RDDATA[5]
			// wire CELL_MUI[12].OUT_BEL[1]        MCB.P4RDDATA[13]
			// wire CELL_MUI[12].OUT_BEL[2]        MCB.P4RDDATA[0]
			// wire CELL_MUI[12].OUT_BEL[3]        MCB.P4RDDATA[11]
			// wire CELL_MUI[12].OUT_BEL[4]        MCB.P4FULL
			// wire CELL_MUI[12].OUT_BEL[5]        MCB.P4RDDATA[6]
			// wire CELL_MUI[12].OUT_BEL[6]        MCB.P4RDDATA[17]
			// wire CELL_MUI[12].OUT_BEL[7]        MCB.P4RDDATA[3]
			// wire CELL_MUI[12].OUT_BEL[8]        MCB.P4RDDATA[12]
			// wire CELL_MUI[12].OUT_BEL[9]        MCB.P4COUNT[4]
			// wire CELL_MUI[12].OUT_BEL[10]       MCB.P4RDDATA[7]
			// wire CELL_MUI[12].OUT_BEL[11]       MCB.P4COUNT[5]
			// wire CELL_MUI[12].OUT_BEL[12]       MCB.P4RDDATA[4]
			// wire CELL_MUI[12].OUT_BEL[13]       MCB.P4RDDATA[16]
			// wire CELL_MUI[12].OUT_BEL[14]       MCB.P4RDDATA[1]
			// wire CELL_MUI[12].OUT_BEL[15]       MCB.P4RDDATA[10]
			// wire CELL_MUI[12].OUT_BEL[16]       MCB.P4RDOVERFLOW
			// wire CELL_MUI[12].OUT_BEL[17]       MCB.P4RDDATA[8]
			// wire CELL_MUI[12].OUT_BEL[18]       MCB.P4RDDATA[14]
			// wire CELL_MUI[12].OUT_BEL[19]       MCB.P4RDDATA[2]
			// wire CELL_MUI[12].OUT_BEL[20]       MCB.P4RDDATA[15]
			// wire CELL_MUI[12].OUT_BEL[21]       MCB.P4TSTUDMN
			// wire CELL_MUI[12].OUT_BEL[22]       MCB.P4RDDATA[9]
			// wire CELL_MUI[12].OUT_BEL[23]       MCB.P4COUNT[6]
			// wire CELL_MUI[13].IMUX_CLK[1]       MCB.P4CLK
			// wire CELL_MUI[13].IMUX_LOGICIN[1]   MCB.P4WRDATA[27]
			// wire CELL_MUI[13].IMUX_LOGICIN[2]   MCB.P4WRMASK[1]
			// wire CELL_MUI[13].IMUX_LOGICIN[3]   MCB.P4WRDATA[26]
			// wire CELL_MUI[13].IMUX_LOGICIN[4]   MCB.P4WRDATA[20]
			// wire CELL_MUI[13].IMUX_LOGICIN[7]   MCB.P4EN
			// wire CELL_MUI[13].IMUX_LOGICIN[10]  MCB.P4WRDATA[25]
			// wire CELL_MUI[13].IMUX_LOGICIN[14]  MCB.P4WRMASK[2]
			// wire CELL_MUI[13].IMUX_LOGICIN[19]  MCB.P4WRDATA[28]
			// wire CELL_MUI[13].IMUX_LOGICIN[26]  MCB.P4WRDATA[22]
			// wire CELL_MUI[13].IMUX_LOGICIN[27]  MCB.P4WRDATA[29]
			// wire CELL_MUI[13].IMUX_LOGICIN[29]  MCB.P4WRDATA[30]
			// wire CELL_MUI[13].IMUX_LOGICIN[30]  MCB.P4WRDATA[23]
			// wire CELL_MUI[13].IMUX_LOGICIN[32]  MCB.P4WRDATA[31]
			// wire CELL_MUI[13].IMUX_LOGICIN[37]  MCB.P4WRMASK[3]
			// wire CELL_MUI[13].IMUX_LOGICIN[41]  MCB.P4WRDATA[24]
			// wire CELL_MUI[13].IMUX_LOGICIN[44]  MCB.P4WRDATA[19]
			// wire CELL_MUI[13].IMUX_LOGICIN[52]  MCB.P4WRMASK[0]
			// wire CELL_MUI[13].IMUX_LOGICIN[55]  MCB.P4WRDATA[21]
			// wire CELL_MUI[13].IMUX_LOGICIN[57]  MCB.P4WRDATA[18]
			// wire CELL_MUI[13].OUT_BEL[0]        MCB.P4EMPTY
			// wire CELL_MUI[13].OUT_BEL[1]        MCB.P4RDDATA[24]
			// wire CELL_MUI[13].OUT_BEL[2]        MCB.P4COUNT[3]
			// wire CELL_MUI[13].OUT_BEL[3]        MCB.P4RDDATA[22]
			// wire CELL_MUI[13].OUT_BEL[4]        MCB.P4RDDATA[29]
			// wire CELL_MUI[13].OUT_BEL[5]        MCB.P4WRUNDERRUN
			// wire CELL_MUI[13].OUT_BEL[6]        MCB.P4RDDATA[28]
			// wire CELL_MUI[13].OUT_BEL[7]        MCB.P4ERROR
			// wire CELL_MUI[13].OUT_BEL[8]        MCB.P4RDDATA[23]
			// wire CELL_MUI[13].OUT_BEL[10]       MCB.P4RDDATA[18]
			// wire CELL_MUI[13].OUT_BEL[12]       MCB.P4COUNT[0]
			// wire CELL_MUI[13].OUT_BEL[13]       MCB.P4RDDATA[27]
			// wire CELL_MUI[13].OUT_BEL[14]       MCB.P4COUNT[2]
			// wire CELL_MUI[13].OUT_BEL[15]       MCB.P4RDDATA[21]
			// wire CELL_MUI[13].OUT_BEL[16]       MCB.P4RDDATA[30]
			// wire CELL_MUI[13].OUT_BEL[17]       MCB.P4RDDATA[19]
			// wire CELL_MUI[13].OUT_BEL[18]       MCB.P4RDDATA[25]
			// wire CELL_MUI[13].OUT_BEL[19]       MCB.P4COUNT[1]
			// wire CELL_MUI[13].OUT_BEL[20]       MCB.P4RDDATA[26]
			// wire CELL_MUI[13].OUT_BEL[21]       MCB.P4RDDATA[31]
			// wire CELL_MUI[13].OUT_BEL[22]       MCB.P4RDDATA[20]
			// wire CELL_MUI[14].IMUX_LOGICIN[1]   MCB.P5TSTMODEB[2]
			// wire CELL_MUI[14].IMUX_LOGICIN[4]   MCB.P5WRDATA[13]
			// wire CELL_MUI[14].IMUX_LOGICIN[7]   MCB.P5WRDATA[2]
			// wire CELL_MUI[14].IMUX_LOGICIN[9]   MCB.P5TSTENB
			// wire CELL_MUI[14].IMUX_LOGICIN[10]  MCB.P5WRDATA[17]
			// wire CELL_MUI[14].IMUX_LOGICIN[12]  MCB.P5WRDATA[3]
			// wire CELL_MUI[14].IMUX_LOGICIN[15]  MCB.P5WRDATA[0]
			// wire CELL_MUI[14].IMUX_LOGICIN[17]  MCB.P5WRDATA[7]
			// wire CELL_MUI[14].IMUX_LOGICIN[19]  MCB.P5TSTMODEB[3]
			// wire CELL_MUI[14].IMUX_LOGICIN[20]  MCB.P5WRDATA[5]
			// wire CELL_MUI[14].IMUX_LOGICIN[23]  MCB.P5WRDATA[8]
			// wire CELL_MUI[14].IMUX_LOGICIN[25]  MCB.P5WRDATA[10]
			// wire CELL_MUI[14].IMUX_LOGICIN[26]  MCB.P5WRDATA[15]
			// wire CELL_MUI[14].IMUX_LOGICIN[29]  MCB.P5TSTMODEB[1]
			// wire CELL_MUI[14].IMUX_LOGICIN[30]  MCB.P5WRDATA[16]
			// wire CELL_MUI[14].IMUX_LOGICIN[32]  MCB.P5TSTMODEB[0]
			// wire CELL_MUI[14].IMUX_LOGICIN[38]  MCB.P5WRDATA[6]
			// wire CELL_MUI[14].IMUX_LOGICIN[42]  MCB.P5WRDATA[1]
			// wire CELL_MUI[14].IMUX_LOGICIN[44]  MCB.P5WRDATA[12]
			// wire CELL_MUI[14].IMUX_LOGICIN[48]  MCB.P5WRDATA[9]
			// wire CELL_MUI[14].IMUX_LOGICIN[55]  MCB.P5WRDATA[14]
			// wire CELL_MUI[14].IMUX_LOGICIN[57]  MCB.P5WRDATA[11]
			// wire CELL_MUI[14].IMUX_LOGICIN[59]  MCB.P5TSTPINENB
			// wire CELL_MUI[14].IMUX_LOGICIN[62]  MCB.P5WRDATA[4]
			// wire CELL_MUI[14].OUT_BEL[0]        MCB.P5RDDATA[5]
			// wire CELL_MUI[14].OUT_BEL[1]        MCB.P5RDDATA[13]
			// wire CELL_MUI[14].OUT_BEL[2]        MCB.P5RDDATA[0]
			// wire CELL_MUI[14].OUT_BEL[3]        MCB.P5RDDATA[11]
			// wire CELL_MUI[14].OUT_BEL[4]        MCB.P5FULL
			// wire CELL_MUI[14].OUT_BEL[5]        MCB.P5RDDATA[6]
			// wire CELL_MUI[14].OUT_BEL[6]        MCB.P5RDDATA[17]
			// wire CELL_MUI[14].OUT_BEL[7]        MCB.P5RDDATA[3]
			// wire CELL_MUI[14].OUT_BEL[8]        MCB.P5RDDATA[12]
			// wire CELL_MUI[14].OUT_BEL[9]        MCB.P5COUNT[4]
			// wire CELL_MUI[14].OUT_BEL[10]       MCB.P5RDDATA[7]
			// wire CELL_MUI[14].OUT_BEL[11]       MCB.P5COUNT[5]
			// wire CELL_MUI[14].OUT_BEL[12]       MCB.P5RDDATA[4]
			// wire CELL_MUI[14].OUT_BEL[13]       MCB.P5RDDATA[16]
			// wire CELL_MUI[14].OUT_BEL[14]       MCB.P5RDDATA[1]
			// wire CELL_MUI[14].OUT_BEL[15]       MCB.P5RDDATA[10]
			// wire CELL_MUI[14].OUT_BEL[16]       MCB.P5RDOVERFLOW
			// wire CELL_MUI[14].OUT_BEL[17]       MCB.P5RDDATA[8]
			// wire CELL_MUI[14].OUT_BEL[18]       MCB.P5RDDATA[14]
			// wire CELL_MUI[14].OUT_BEL[19]       MCB.P5RDDATA[2]
			// wire CELL_MUI[14].OUT_BEL[20]       MCB.P5RDDATA[15]
			// wire CELL_MUI[14].OUT_BEL[21]       MCB.P5TSTLDMN
			// wire CELL_MUI[14].OUT_BEL[22]       MCB.P5RDDATA[9]
			// wire CELL_MUI[14].OUT_BEL[23]       MCB.P5COUNT[6]
			// wire CELL_MUI[15].IMUX_CLK[1]       MCB.P5CLK
			// wire CELL_MUI[15].IMUX_LOGICIN[1]   MCB.P5WRDATA[27]
			// wire CELL_MUI[15].IMUX_LOGICIN[2]   MCB.P5WRMASK[1]
			// wire CELL_MUI[15].IMUX_LOGICIN[3]   MCB.P5WRDATA[26]
			// wire CELL_MUI[15].IMUX_LOGICIN[4]   MCB.P5WRDATA[20]
			// wire CELL_MUI[15].IMUX_LOGICIN[7]   MCB.P5EN
			// wire CELL_MUI[15].IMUX_LOGICIN[10]  MCB.P5WRDATA[25]
			// wire CELL_MUI[15].IMUX_LOGICIN[14]  MCB.P5WRMASK[2]
			// wire CELL_MUI[15].IMUX_LOGICIN[19]  MCB.P5WRDATA[28]
			// wire CELL_MUI[15].IMUX_LOGICIN[26]  MCB.P5WRDATA[22]
			// wire CELL_MUI[15].IMUX_LOGICIN[27]  MCB.P5WRDATA[29]
			// wire CELL_MUI[15].IMUX_LOGICIN[29]  MCB.P5WRDATA[30]
			// wire CELL_MUI[15].IMUX_LOGICIN[30]  MCB.P5WRDATA[23]
			// wire CELL_MUI[15].IMUX_LOGICIN[32]  MCB.P5WRDATA[31]
			// wire CELL_MUI[15].IMUX_LOGICIN[37]  MCB.P5WRMASK[3]
			// wire CELL_MUI[15].IMUX_LOGICIN[41]  MCB.P5WRDATA[24]
			// wire CELL_MUI[15].IMUX_LOGICIN[44]  MCB.P5WRDATA[19]
			// wire CELL_MUI[15].IMUX_LOGICIN[52]  MCB.P5WRMASK[0]
			// wire CELL_MUI[15].IMUX_LOGICIN[55]  MCB.P5WRDATA[21]
			// wire CELL_MUI[15].IMUX_LOGICIN[57]  MCB.P5WRDATA[18]
			// wire CELL_MUI[15].OUT_BEL[0]        MCB.P5EMPTY
			// wire CELL_MUI[15].OUT_BEL[1]        MCB.P5RDDATA[24]
			// wire CELL_MUI[15].OUT_BEL[2]        MCB.P5COUNT[3]
			// wire CELL_MUI[15].OUT_BEL[3]        MCB.P5RDDATA[22]
			// wire CELL_MUI[15].OUT_BEL[4]        MCB.P5RDDATA[29]
			// wire CELL_MUI[15].OUT_BEL[5]        MCB.P5WRUNDERRUN
			// wire CELL_MUI[15].OUT_BEL[6]        MCB.P5RDDATA[28]
			// wire CELL_MUI[15].OUT_BEL[7]        MCB.P5ERROR
			// wire CELL_MUI[15].OUT_BEL[8]        MCB.P5RDDATA[23]
			// wire CELL_MUI[15].OUT_BEL[10]       MCB.P5RDDATA[18]
			// wire CELL_MUI[15].OUT_BEL[12]       MCB.P5COUNT[0]
			// wire CELL_MUI[15].OUT_BEL[13]       MCB.P5RDDATA[27]
			// wire CELL_MUI[15].OUT_BEL[14]       MCB.P5COUNT[2]
			// wire CELL_MUI[15].OUT_BEL[15]       MCB.P5RDDATA[21]
			// wire CELL_MUI[15].OUT_BEL[16]       MCB.P5RDDATA[30]
			// wire CELL_MUI[15].OUT_BEL[17]       MCB.P5RDDATA[19]
			// wire CELL_MUI[15].OUT_BEL[18]       MCB.P5RDDATA[25]
			// wire CELL_MUI[15].OUT_BEL[19]       MCB.P5COUNT[1]
			// wire CELL_MUI[15].OUT_BEL[20]       MCB.P5RDDATA[26]
			// wire CELL_MUI[15].OUT_BEL[21]       MCB.P5RDDATA[31]
			// wire CELL_MUI[15].OUT_BEL[22]       MCB.P5RDDATA[20]
		}

		tile_class PCIE {
			cell W[0];
			cell W[1];
			cell W[2];
			cell W[3];
			cell W[4];
			cell W[5];
			cell W[6];
			cell W[7];
			cell W[8];
			cell W[9];
			cell W[10];
			cell W[11];
			cell W[12];
			cell W[13];
			cell W[14];
			cell W[15];
			cell E[0];
			cell E[1];
			cell E[2];
			cell E[3];
			cell E[4];
			cell E[5];
			cell E[6];
			cell E[7];
			cell E[8];
			cell E[9];
			cell E[10];
			cell E[11];
			cell E[12];
			cell E[13];
			cell E[14];
			cell E[15];
			bitrect MAIN_W[0]: Vertical (31, rev 64);
			bitrect MAIN_W[1]: Vertical (31, rev 64);
			bitrect MAIN_W[2]: Vertical (31, rev 64);
			bitrect MAIN_W[3]: Vertical (31, rev 64);
			bitrect MAIN_W[4]: Vertical (31, rev 64);
			bitrect MAIN_W[5]: Vertical (31, rev 64);
			bitrect MAIN_W[6]: Vertical (31, rev 64);
			bitrect MAIN_W[7]: Vertical (31, rev 64);
			bitrect MAIN_W[8]: Vertical (31, rev 64);
			bitrect MAIN_W[9]: Vertical (31, rev 64);
			bitrect MAIN_W[10]: Vertical (31, rev 64);
			bitrect MAIN_W[11]: Vertical (31, rev 64);
			bitrect MAIN_W[12]: Vertical (31, rev 64);
			bitrect MAIN_W[13]: Vertical (31, rev 64);
			bitrect MAIN_W[14]: Vertical (31, rev 64);
			bitrect MAIN_W[15]: Vertical (31, rev 64);
			bitrect MAIN_E[0]: Vertical (30, rev 64);
			bitrect MAIN_E[1]: Vertical (30, rev 64);
			bitrect MAIN_E[2]: Vertical (30, rev 64);
			bitrect MAIN_E[3]: Vertical (30, rev 64);
			bitrect MAIN_E[4]: Vertical (30, rev 64);
			bitrect MAIN_E[5]: Vertical (30, rev 64);
			bitrect MAIN_E[6]: Vertical (30, rev 64);
			bitrect MAIN_E[7]: Vertical (30, rev 64);
			bitrect MAIN_E[8]: Vertical (30, rev 64);
			bitrect MAIN_E[9]: Vertical (30, rev 64);
			bitrect MAIN_E[10]: Vertical (30, rev 64);
			bitrect MAIN_E[11]: Vertical (30, rev 64);
			bitrect MAIN_E[12]: Vertical (30, rev 64);
			bitrect MAIN_E[13]: Vertical (30, rev 64);
			bitrect MAIN_E[14]: Vertical (30, rev 64);
			bitrect MAIN_E[15]: Vertical (30, rev 64);

			bel PCIE {
				input MGTCLK = W[13].IMUX_CLK[0];
				input USERCLK = W[10].IMUX_CLK[0];
				input SYSRESETN = W[8].IMUX_LOGICIN[44];
				input CLOCKLOCKED = W[8].IMUX_LOGICIN[42];
				input TRNFCSEL[0] = W[7].IMUX_LOGICIN[58];
				input TRNFCSEL[1] = W[6].IMUX_LOGICIN[58];
				input TRNFCSEL[2] = W[5].IMUX_LOGICIN[58];
				input TRNTSOFN = W[7].IMUX_LOGICIN[12];
				input TRNTEOFN = W[6].IMUX_LOGICIN[12];
				input TRNTD[0] = W[7].IMUX_LOGICIN[5];
				input TRNTD[1] = W[6].IMUX_LOGICIN[5];
				input TRNTD[2] = W[5].IMUX_LOGICIN[5];
				input TRNTD[3] = W[4].IMUX_LOGICIN[5];
				input TRNTD[4] = W[7].IMUX_LOGICIN[7];
				input TRNTD[5] = W[6].IMUX_LOGICIN[7];
				input TRNTD[6] = W[5].IMUX_LOGICIN[7];
				input TRNTD[7] = W[4].IMUX_LOGICIN[7];
				input TRNTD[8] = W[7].IMUX_LOGICIN[4];
				input TRNTD[9] = W[6].IMUX_LOGICIN[4];
				input TRNTD[10] = W[5].IMUX_LOGICIN[4];
				input TRNTD[11] = W[4].IMUX_LOGICIN[4];
				input TRNTD[12] = W[7].IMUX_LOGICIN[23];
				input TRNTD[13] = W[6].IMUX_LOGICIN[23];
				input TRNTD[14] = W[5].IMUX_LOGICIN[23];
				input TRNTD[15] = W[4].IMUX_LOGICIN[23];
				input TRNTD[16] = W[7].IMUX_LOGICIN[25];
				input TRNTD[17] = W[6].IMUX_LOGICIN[25];
				input TRNTD[18] = W[5].IMUX_LOGICIN[25];
				input TRNTD[19] = W[4].IMUX_LOGICIN[25];
				input TRNTD[20] = W[7].IMUX_LOGICIN[48];
				input TRNTD[21] = W[6].IMUX_LOGICIN[48];
				input TRNTD[22] = W[5].IMUX_LOGICIN[48];
				input TRNTD[23] = W[4].IMUX_LOGICIN[48];
				input TRNTD[24] = W[7].IMUX_LOGICIN[1];
				input TRNTD[25] = W[6].IMUX_LOGICIN[1];
				input TRNTD[26] = W[5].IMUX_LOGICIN[1];
				input TRNTD[27] = W[4].IMUX_LOGICIN[1];
				input TRNTD[28] = W[7].IMUX_LOGICIN[26];
				input TRNTD[29] = W[6].IMUX_LOGICIN[26];
				input TRNTD[30] = W[5].IMUX_LOGICIN[26];
				input TRNTD[31] = W[4].IMUX_LOGICIN[26];
				input TRNTSRCRDYN = W[4].IMUX_LOGICIN[12];
				input TRNTSRCDSCN = W[7].IMUX_LOGICIN[24];
				input TRNTSTRN = W[6].IMUX_LOGICIN[24];
				input TRNTCFGGNTN = W[5].IMUX_LOGICIN[24];
				input TRNTERRFWDN = W[5].IMUX_LOGICIN[12];
				input TRNRDSTRDYN = W[7].IMUX_LOGICIN[3];
				input TRNRNPOKN = W[6].IMUX_LOGICIN[3];
				input CFGDWADDR[0] = W[3].IMUX_LOGICIN[12];
				input CFGDWADDR[1] = W[2].IMUX_LOGICIN[12];
				input CFGDWADDR[2] = W[1].IMUX_LOGICIN[12];
				input CFGDWADDR[3] = W[0].IMUX_LOGICIN[12];
				input CFGDWADDR[4] = W[3].IMUX_LOGICIN[24];
				input CFGDWADDR[5] = W[2].IMUX_LOGICIN[24];
				input CFGDWADDR[6] = W[1].IMUX_LOGICIN[24];
				input CFGDWADDR[7] = W[0].IMUX_LOGICIN[24];
				input CFGDWADDR[8] = W[3].IMUX_LOGICIN[5];
				input CFGDWADDR[9] = W[2].IMUX_LOGICIN[5];
				input CFGRDENN = W[3].IMUX_LOGICIN[4];
				input CFGINTERRUPTN = W[2].IMUX_LOGICIN[4];
				input CFGINTERRUPTASSERTN = W[3].IMUX_LOGICIN[48];
				input CFGINTERRUPTDI[0] = W[3].IMUX_LOGICIN[23];
				input CFGINTERRUPTDI[1] = W[2].IMUX_LOGICIN[23];
				input CFGINTERRUPTDI[2] = W[1].IMUX_LOGICIN[23];
				input CFGINTERRUPTDI[3] = W[0].IMUX_LOGICIN[23];
				input CFGINTERRUPTDI[4] = W[3].IMUX_LOGICIN[25];
				input CFGINTERRUPTDI[5] = W[2].IMUX_LOGICIN[25];
				input CFGINTERRUPTDI[6] = W[1].IMUX_LOGICIN[25];
				input CFGINTERRUPTDI[7] = W[0].IMUX_LOGICIN[25];
				input CFGVENID[0] = E[7].IMUX_LOGICIN[3];
				input CFGVENID[1] = E[6].IMUX_LOGICIN[3];
				input CFGVENID[2] = E[5].IMUX_LOGICIN[3];
				input CFGVENID[3] = E[4].IMUX_LOGICIN[3];
				input CFGVENID[4] = E[3].IMUX_LOGICIN[3];
				input CFGVENID[5] = E[2].IMUX_LOGICIN[3];
				input CFGVENID[6] = E[1].IMUX_LOGICIN[3];
				input CFGVENID[7] = E[0].IMUX_LOGICIN[3];
				input CFGVENID[8] = E[7].IMUX_LOGICIN[58];
				input CFGVENID[9] = E[6].IMUX_LOGICIN[58];
				input CFGVENID[10] = E[5].IMUX_LOGICIN[58];
				input CFGVENID[11] = E[4].IMUX_LOGICIN[58];
				input CFGVENID[12] = E[3].IMUX_LOGICIN[58];
				input CFGVENID[13] = E[2].IMUX_LOGICIN[58];
				input CFGVENID[14] = E[1].IMUX_LOGICIN[58];
				input CFGVENID[15] = E[0].IMUX_LOGICIN[58];
				input CFGDEVID[0] = E[7].IMUX_LOGICIN[2];
				input CFGDEVID[1] = E[6].IMUX_LOGICIN[2];
				input CFGDEVID[2] = E[5].IMUX_LOGICIN[2];
				input CFGDEVID[3] = E[4].IMUX_LOGICIN[2];
				input CFGDEVID[4] = E[3].IMUX_LOGICIN[2];
				input CFGDEVID[5] = E[2].IMUX_LOGICIN[2];
				input CFGDEVID[6] = E[1].IMUX_LOGICIN[2];
				input CFGDEVID[7] = E[0].IMUX_LOGICIN[2];
				input CFGDEVID[8] = E[7].IMUX_LOGICIN[19];
				input CFGDEVID[9] = E[6].IMUX_LOGICIN[19];
				input CFGDEVID[10] = E[5].IMUX_LOGICIN[19];
				input CFGDEVID[11] = E[4].IMUX_LOGICIN[19];
				input CFGDEVID[12] = E[3].IMUX_LOGICIN[19];
				input CFGDEVID[13] = E[2].IMUX_LOGICIN[19];
				input CFGDEVID[14] = E[1].IMUX_LOGICIN[19];
				input CFGDEVID[15] = E[0].IMUX_LOGICIN[19];
				input CFGREVID[0] = W[3].IMUX_LOGICIN[2];
				input CFGREVID[1] = W[2].IMUX_LOGICIN[2];
				input CFGREVID[2] = W[1].IMUX_LOGICIN[2];
				input CFGREVID[3] = W[0].IMUX_LOGICIN[2];
				input CFGREVID[4] = W[3].IMUX_LOGICIN[19];
				input CFGREVID[5] = W[2].IMUX_LOGICIN[19];
				input CFGREVID[6] = W[1].IMUX_LOGICIN[19];
				input CFGREVID[7] = W[0].IMUX_LOGICIN[19];
				input CFGSUBSYSID[0] = E[7].IMUX_LOGICIN[9];
				input CFGSUBSYSID[1] = E[6].IMUX_LOGICIN[9];
				input CFGSUBSYSID[2] = E[5].IMUX_LOGICIN[9];
				input CFGSUBSYSID[3] = E[4].IMUX_LOGICIN[9];
				input CFGSUBSYSID[4] = E[3].IMUX_LOGICIN[9];
				input CFGSUBSYSID[5] = E[2].IMUX_LOGICIN[9];
				input CFGSUBSYSID[6] = E[1].IMUX_LOGICIN[9];
				input CFGSUBSYSID[7] = E[0].IMUX_LOGICIN[9];
				input CFGSUBSYSID[8] = E[7].IMUX_LOGICIN[27];
				input CFGSUBSYSID[9] = E[6].IMUX_LOGICIN[27];
				input CFGSUBSYSID[10] = E[5].IMUX_LOGICIN[27];
				input CFGSUBSYSID[11] = E[4].IMUX_LOGICIN[27];
				input CFGSUBSYSID[12] = E[3].IMUX_LOGICIN[27];
				input CFGSUBSYSID[13] = E[2].IMUX_LOGICIN[27];
				input CFGSUBSYSID[14] = E[1].IMUX_LOGICIN[27];
				input CFGSUBSYSID[15] = E[0].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[0] = W[7].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[1] = W[6].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[2] = W[5].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[3] = W[4].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[4] = W[3].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[5] = W[2].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[6] = W[1].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[7] = W[0].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[8] = W[7].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[9] = W[6].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[10] = W[5].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[11] = W[4].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[12] = W[3].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[13] = W[2].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[14] = W[1].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[15] = W[0].IMUX_LOGICIN[27];
				input CFGTURNOFFOKN = W[2].IMUX_LOGICIN[48];
				input CFGPMWAKEN = E[15].IMUX_LOGICIN[39];
				input CFGTRNPENDINGN = E[14].IMUX_LOGICIN[39];
				input CFGDSN[0] = E[7].IMUX_LOGICIN[12];
				input CFGDSN[1] = E[6].IMUX_LOGICIN[12];
				input CFGDSN[2] = E[5].IMUX_LOGICIN[12];
				input CFGDSN[3] = E[4].IMUX_LOGICIN[12];
				input CFGDSN[4] = E[3].IMUX_LOGICIN[12];
				input CFGDSN[5] = E[2].IMUX_LOGICIN[12];
				input CFGDSN[6] = E[1].IMUX_LOGICIN[12];
				input CFGDSN[7] = E[0].IMUX_LOGICIN[12];
				input CFGDSN[8] = E[7].IMUX_LOGICIN[24];
				input CFGDSN[9] = E[6].IMUX_LOGICIN[24];
				input CFGDSN[10] = E[5].IMUX_LOGICIN[24];
				input CFGDSN[11] = E[4].IMUX_LOGICIN[24];
				input CFGDSN[12] = E[3].IMUX_LOGICIN[24];
				input CFGDSN[13] = E[2].IMUX_LOGICIN[24];
				input CFGDSN[14] = E[1].IMUX_LOGICIN[24];
				input CFGDSN[15] = E[0].IMUX_LOGICIN[24];
				input CFGDSN[16] = E[7].IMUX_LOGICIN[5];
				input CFGDSN[17] = E[6].IMUX_LOGICIN[5];
				input CFGDSN[18] = E[5].IMUX_LOGICIN[5];
				input CFGDSN[19] = E[4].IMUX_LOGICIN[5];
				input CFGDSN[20] = E[3].IMUX_LOGICIN[5];
				input CFGDSN[21] = E[2].IMUX_LOGICIN[5];
				input CFGDSN[22] = E[1].IMUX_LOGICIN[5];
				input CFGDSN[23] = E[0].IMUX_LOGICIN[5];
				input CFGDSN[24] = E[7].IMUX_LOGICIN[7];
				input CFGDSN[25] = E[6].IMUX_LOGICIN[7];
				input CFGDSN[26] = E[5].IMUX_LOGICIN[7];
				input CFGDSN[27] = E[4].IMUX_LOGICIN[7];
				input CFGDSN[28] = E[3].IMUX_LOGICIN[7];
				input CFGDSN[29] = E[2].IMUX_LOGICIN[7];
				input CFGDSN[30] = E[1].IMUX_LOGICIN[7];
				input CFGDSN[31] = E[0].IMUX_LOGICIN[7];
				input CFGDSN[32] = E[7].IMUX_LOGICIN[4];
				input CFGDSN[33] = E[6].IMUX_LOGICIN[4];
				input CFGDSN[34] = E[5].IMUX_LOGICIN[4];
				input CFGDSN[35] = E[4].IMUX_LOGICIN[4];
				input CFGDSN[36] = E[3].IMUX_LOGICIN[4];
				input CFGDSN[37] = E[2].IMUX_LOGICIN[4];
				input CFGDSN[38] = E[1].IMUX_LOGICIN[4];
				input CFGDSN[39] = E[0].IMUX_LOGICIN[4];
				input CFGDSN[40] = E[7].IMUX_LOGICIN[23];
				input CFGDSN[41] = E[6].IMUX_LOGICIN[23];
				input CFGDSN[42] = E[5].IMUX_LOGICIN[23];
				input CFGDSN[43] = E[4].IMUX_LOGICIN[23];
				input CFGDSN[44] = E[3].IMUX_LOGICIN[23];
				input CFGDSN[45] = E[2].IMUX_LOGICIN[23];
				input CFGDSN[46] = E[1].IMUX_LOGICIN[23];
				input CFGDSN[47] = E[0].IMUX_LOGICIN[23];
				input CFGDSN[48] = E[7].IMUX_LOGICIN[20];
				input CFGDSN[49] = E[6].IMUX_LOGICIN[20];
				input CFGDSN[50] = E[5].IMUX_LOGICIN[20];
				input CFGDSN[51] = E[4].IMUX_LOGICIN[20];
				input CFGDSN[52] = E[3].IMUX_LOGICIN[20];
				input CFGDSN[53] = E[2].IMUX_LOGICIN[20];
				input CFGDSN[54] = E[1].IMUX_LOGICIN[20];
				input CFGDSN[55] = E[0].IMUX_LOGICIN[20];
				input CFGDSN[56] = E[7].IMUX_LOGICIN[10];
				input CFGDSN[57] = E[6].IMUX_LOGICIN[10];
				input CFGDSN[58] = E[5].IMUX_LOGICIN[10];
				input CFGDSN[59] = E[4].IMUX_LOGICIN[10];
				input CFGDSN[60] = E[3].IMUX_LOGICIN[10];
				input CFGDSN[61] = E[2].IMUX_LOGICIN[10];
				input CFGDSN[62] = E[1].IMUX_LOGICIN[10];
				input CFGDSN[63] = E[0].IMUX_LOGICIN[10];
				input CFGERRECRCN = W[1].IMUX_LOGICIN[48];
				input CFGERRURN = W[0].IMUX_LOGICIN[1];
				input CFGERRCPLTIMEOUTN = W[0].IMUX_LOGICIN[48];
				input CFGERRCPLABORTN = W[3].IMUX_LOGICIN[1];
				input CFGERRPOSTEDN = W[2].IMUX_LOGICIN[1];
				input CFGERRCORN = W[1].IMUX_LOGICIN[1];
				input CFGERRTLPCPLHEADER[0] = E[15].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[1] = E[14].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[2] = E[13].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[3] = E[12].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[4] = E[11].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[5] = E[10].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[6] = E[9].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[7] = E[8].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[8] = E[15].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[9] = E[14].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[10] = E[13].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[11] = E[12].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[12] = E[11].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[13] = E[10].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[14] = E[9].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[15] = E[8].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[16] = E[15].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[17] = E[14].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[18] = E[13].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[19] = E[12].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[20] = E[11].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[21] = E[10].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[22] = E[9].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[23] = E[8].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[24] = E[15].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[25] = E[14].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[26] = E[13].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[27] = E[12].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[28] = E[11].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[29] = E[10].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[30] = E[9].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[31] = E[8].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[32] = E[15].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[33] = E[14].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[34] = E[13].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[35] = E[12].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[36] = E[11].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[37] = E[10].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[38] = E[9].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[39] = E[8].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[40] = E[15].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[41] = E[14].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[42] = E[13].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[43] = E[12].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[44] = E[11].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[45] = E[10].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[46] = E[9].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[47] = E[8].IMUX_LOGICIN[8];
				input CFGERRLOCKEDN = W[3].IMUX_LOGICIN[26];
				input MIMRXRDATA[0] = W[15].IMUX_LOGICIN[58];
				input MIMRXRDATA[1] = W[14].IMUX_LOGICIN[58];
				input MIMRXRDATA[2] = W[13].IMUX_LOGICIN[58];
				input MIMRXRDATA[3] = W[12].IMUX_LOGICIN[58];
				input MIMRXRDATA[4] = W[11].IMUX_LOGICIN[58];
				input MIMRXRDATA[5] = W[10].IMUX_LOGICIN[58];
				input MIMRXRDATA[6] = W[9].IMUX_LOGICIN[58];
				input MIMRXRDATA[7] = W[8].IMUX_LOGICIN[58];
				input MIMRXRDATA[8] = W[15].IMUX_LOGICIN[8];
				input MIMRXRDATA[9] = W[14].IMUX_LOGICIN[8];
				input MIMRXRDATA[10] = W[13].IMUX_LOGICIN[8];
				input MIMRXRDATA[11] = W[12].IMUX_LOGICIN[8];
				input MIMRXRDATA[12] = W[11].IMUX_LOGICIN[8];
				input MIMRXRDATA[13] = W[10].IMUX_LOGICIN[8];
				input MIMRXRDATA[14] = W[9].IMUX_LOGICIN[8];
				input MIMRXRDATA[15] = W[8].IMUX_LOGICIN[8];
				input MIMRXRDATA[16] = W[15].IMUX_LOGICIN[9];
				input MIMRXRDATA[17] = W[14].IMUX_LOGICIN[9];
				input MIMRXRDATA[18] = W[13].IMUX_LOGICIN[9];
				input MIMRXRDATA[19] = W[12].IMUX_LOGICIN[9];
				input MIMRXRDATA[20] = W[11].IMUX_LOGICIN[9];
				input MIMRXRDATA[21] = W[10].IMUX_LOGICIN[9];
				input MIMRXRDATA[22] = W[9].IMUX_LOGICIN[9];
				input MIMRXRDATA[23] = W[8].IMUX_LOGICIN[9];
				input MIMRXRDATA[24] = W[15].IMUX_LOGICIN[27];
				input MIMRXRDATA[25] = W[14].IMUX_LOGICIN[27];
				input MIMRXRDATA[26] = W[13].IMUX_LOGICIN[27];
				input MIMRXRDATA[27] = W[12].IMUX_LOGICIN[27];
				input MIMRXRDATA[28] = W[11].IMUX_LOGICIN[27];
				input MIMRXRDATA[29] = W[10].IMUX_LOGICIN[27];
				input MIMRXRDATA[30] = W[9].IMUX_LOGICIN[27];
				input MIMRXRDATA[31] = W[8].IMUX_LOGICIN[27];
				input MIMRXRDATA[32] = W[11].IMUX_LOGICIN[28];
				input MIMRXRDATA[33] = W[10].IMUX_LOGICIN[28];
				input MIMRXRDATA[34] = W[9].IMUX_LOGICIN[28];
				input MIMTXRDATA[0] = W[15].IMUX_LOGICIN[25];
				input MIMTXRDATA[1] = W[14].IMUX_LOGICIN[25];
				input MIMTXRDATA[2] = W[13].IMUX_LOGICIN[25];
				input MIMTXRDATA[3] = W[12].IMUX_LOGICIN[25];
				input MIMTXRDATA[4] = W[11].IMUX_LOGICIN[25];
				input MIMTXRDATA[5] = W[10].IMUX_LOGICIN[25];
				input MIMTXRDATA[6] = W[9].IMUX_LOGICIN[25];
				input MIMTXRDATA[7] = W[8].IMUX_LOGICIN[25];
				input MIMTXRDATA[8] = W[15].IMUX_LOGICIN[54];
				input MIMTXRDATA[9] = W[14].IMUX_LOGICIN[54];
				input MIMTXRDATA[10] = W[13].IMUX_LOGICIN[54];
				input MIMTXRDATA[11] = W[12].IMUX_LOGICIN[54];
				input MIMTXRDATA[12] = W[11].IMUX_LOGICIN[20];
				input MIMTXRDATA[13] = W[10].IMUX_LOGICIN[20];
				input MIMTXRDATA[14] = W[9].IMUX_LOGICIN[20];
				input MIMTXRDATA[15] = W[8].IMUX_LOGICIN[20];
				input MIMTXRDATA[16] = W[15].IMUX_LOGICIN[10];
				input MIMTXRDATA[17] = W[14].IMUX_LOGICIN[10];
				input MIMTXRDATA[18] = W[13].IMUX_LOGICIN[10];
				input MIMTXRDATA[19] = W[12].IMUX_LOGICIN[10];
				input MIMTXRDATA[20] = W[11].IMUX_LOGICIN[10];
				input MIMTXRDATA[21] = W[10].IMUX_LOGICIN[10];
				input MIMTXRDATA[22] = W[9].IMUX_LOGICIN[10];
				input MIMTXRDATA[23] = W[8].IMUX_LOGICIN[10];
				input MIMTXRDATA[24] = W[15].IMUX_LOGICIN[32];
				input MIMTXRDATA[25] = W[14].IMUX_LOGICIN[32];
				input MIMTXRDATA[26] = W[13].IMUX_LOGICIN[32];
				input MIMTXRDATA[27] = W[12].IMUX_LOGICIN[32];
				input MIMTXRDATA[28] = W[11].IMUX_LOGICIN[32];
				input MIMTXRDATA[29] = W[10].IMUX_LOGICIN[32];
				input MIMTXRDATA[30] = W[9].IMUX_LOGICIN[32];
				input MIMTXRDATA[31] = W[8].IMUX_LOGICIN[32];
				input MIMTXRDATA[32] = W[11].IMUX_LOGICIN[29];
				input MIMTXRDATA[33] = W[10].IMUX_LOGICIN[29];
				input MIMTXRDATA[34] = W[9].IMUX_LOGICIN[29];
				input MIMTXRDATA[35] = W[8].IMUX_LOGICIN[29];
				input PIPEGTRESETDONEA = W[15].IMUX_LOGICIN[14];
				input PIPEGTRESETDONEB = E[15].IMUX_LOGICIN[14];
				input PIPEPHYSTATUSA = W[15].IMUX_LOGICIN[19];
				input PIPEPHYSTATUSB = E[15].IMUX_LOGICIN[19];
				input PIPERXCHARISKA[0] = W[14].IMUX_LOGICIN[26];
				input PIPERXCHARISKA[1] = W[15].IMUX_LOGICIN[26];
				input PIPERXCHARISKB[0] = E[14].IMUX_LOGICIN[26];
				input PIPERXCHARISKB[1] = E[15].IMUX_LOGICIN[26];
				input PIPERXDATAA[0] = W[12].IMUX_LOGICIN[34];
				input PIPERXDATAA[1] = W[13].IMUX_LOGICIN[34];
				input PIPERXDATAA[2] = W[14].IMUX_LOGICIN[34];
				input PIPERXDATAA[3] = W[15].IMUX_LOGICIN[34];
				input PIPERXDATAA[4] = W[12].IMUX_LOGICIN[16];
				input PIPERXDATAA[5] = W[13].IMUX_LOGICIN[16];
				input PIPERXDATAA[6] = W[14].IMUX_LOGICIN[16];
				input PIPERXDATAA[7] = W[15].IMUX_LOGICIN[16];
				input PIPERXDATAA[8] = W[12].IMUX_LOGICIN[30];
				input PIPERXDATAA[9] = W[13].IMUX_LOGICIN[30];
				input PIPERXDATAA[10] = W[14].IMUX_LOGICIN[30];
				input PIPERXDATAA[11] = W[15].IMUX_LOGICIN[30];
				input PIPERXDATAA[12] = W[12].IMUX_LOGICIN[20];
				input PIPERXDATAA[13] = W[13].IMUX_LOGICIN[20];
				input PIPERXDATAA[14] = W[14].IMUX_LOGICIN[20];
				input PIPERXDATAA[15] = W[15].IMUX_LOGICIN[20];
				input PIPERXDATAB[0] = E[12].IMUX_LOGICIN[34];
				input PIPERXDATAB[1] = E[13].IMUX_LOGICIN[34];
				input PIPERXDATAB[2] = E[14].IMUX_LOGICIN[34];
				input PIPERXDATAB[3] = E[15].IMUX_LOGICIN[34];
				input PIPERXDATAB[4] = E[12].IMUX_LOGICIN[16];
				input PIPERXDATAB[5] = E[13].IMUX_LOGICIN[16];
				input PIPERXDATAB[6] = E[14].IMUX_LOGICIN[16];
				input PIPERXDATAB[7] = E[15].IMUX_LOGICIN[16];
				input PIPERXDATAB[8] = E[12].IMUX_LOGICIN[30];
				input PIPERXDATAB[9] = E[13].IMUX_LOGICIN[30];
				input PIPERXDATAB[10] = E[14].IMUX_LOGICIN[30];
				input PIPERXDATAB[11] = E[15].IMUX_LOGICIN[30];
				input PIPERXDATAB[12] = E[12].IMUX_LOGICIN[20];
				input PIPERXDATAB[13] = E[13].IMUX_LOGICIN[20];
				input PIPERXDATAB[14] = E[14].IMUX_LOGICIN[20];
				input PIPERXDATAB[15] = E[15].IMUX_LOGICIN[20];
				input PIPERXENTERELECIDLEA = W[15].IMUX_LOGICIN[3];
				input PIPERXENTERELECIDLEB = E[15].IMUX_LOGICIN[3];
				input PIPERXSTATUSA[0] = W[12].IMUX_LOGICIN[29];
				input PIPERXSTATUSA[1] = W[13].IMUX_LOGICIN[29];
				input PIPERXSTATUSA[2] = W[14].IMUX_LOGICIN[29];
				input PIPERXSTATUSB[0] = E[12].IMUX_LOGICIN[29];
				input PIPERXSTATUSB[1] = E[13].IMUX_LOGICIN[29];
				input PIPERXSTATUSB[2] = E[14].IMUX_LOGICIN[29];
				input SCANEN = W[9].IMUX_LOGICIN[4];
				input SCANIN[0] = W[8].IMUX_LOGICIN[23];
				input SCANIN[1] = W[9].IMUX_LOGICIN[23];
				input SCANIN[2] = W[10].IMUX_LOGICIN[23];
				input SCANIN[3] = W[11].IMUX_LOGICIN[23];
				input SCANIN[4] = W[12].IMUX_LOGICIN[23];
				input SCANRESETMASK = W[8].IMUX_LOGICIN[28];
				output USERRSTN = W[10].OUT_BEL[18];
				output RECEIVEDHOTRESET = W[9].OUT_BEL[18];
				output TRNLNKUPN = W[3].OUT_BEL[18];
				output TRNFCPH[0] = E[11].OUT_BEL[5];
				output TRNFCPH[1] = E[10].OUT_BEL[5];
				output TRNFCPH[2] = E[9].OUT_BEL[5];
				output TRNFCPH[3] = E[8].OUT_BEL[5];
				output TRNFCPH[4] = E[11].OUT_BEL[22];
				output TRNFCPH[5] = E[10].OUT_BEL[22];
				output TRNFCPH[6] = E[9].OUT_BEL[22];
				output TRNFCPH[7] = E[8].OUT_BEL[22];
				output TRNFCPD[0] = E[7].OUT_BEL[0];
				output TRNFCPD[1] = E[6].OUT_BEL[0];
				output TRNFCPD[2] = E[5].OUT_BEL[0];
				output TRNFCPD[3] = E[4].OUT_BEL[0];
				output TRNFCPD[4] = E[7].OUT_BEL[14];
				output TRNFCPD[5] = E[6].OUT_BEL[14];
				output TRNFCPD[6] = E[5].OUT_BEL[14];
				output TRNFCPD[7] = E[4].OUT_BEL[14];
				output TRNFCPD[8] = E[7].OUT_BEL[2];
				output TRNFCPD[9] = E[6].OUT_BEL[2];
				output TRNFCPD[10] = E[5].OUT_BEL[2];
				output TRNFCPD[11] = E[4].OUT_BEL[2];
				output TRNFCNPH[0] = E[11].OUT_BEL[1];
				output TRNFCNPH[1] = E[10].OUT_BEL[1];
				output TRNFCNPH[2] = E[9].OUT_BEL[1];
				output TRNFCNPH[3] = E[8].OUT_BEL[1];
				output TRNFCNPH[4] = E[11].OUT_BEL[20];
				output TRNFCNPH[5] = E[10].OUT_BEL[20];
				output TRNFCNPH[6] = E[9].OUT_BEL[20];
				output TRNFCNPH[7] = E[8].OUT_BEL[20];
				output TRNFCNPD[0] = E[7].OUT_BEL[19];
				output TRNFCNPD[1] = E[6].OUT_BEL[19];
				output TRNFCNPD[2] = E[5].OUT_BEL[19];
				output TRNFCNPD[3] = E[4].OUT_BEL[19];
				output TRNFCNPD[4] = E[7].OUT_BEL[3];
				output TRNFCNPD[5] = E[6].OUT_BEL[3];
				output TRNFCNPD[6] = E[5].OUT_BEL[3];
				output TRNFCNPD[7] = E[4].OUT_BEL[3];
				output TRNFCNPD[8] = E[7].OUT_BEL[17];
				output TRNFCNPD[9] = E[6].OUT_BEL[17];
				output TRNFCNPD[10] = E[5].OUT_BEL[17];
				output TRNFCNPD[11] = E[4].OUT_BEL[17];
				output TRNFCCPLH[0] = E[11].OUT_BEL[8];
				output TRNFCCPLH[1] = E[10].OUT_BEL[8];
				output TRNFCCPLH[2] = E[9].OUT_BEL[8];
				output TRNFCCPLH[3] = E[8].OUT_BEL[8];
				output TRNFCCPLH[4] = E[11].OUT_BEL[18];
				output TRNFCCPLH[5] = E[10].OUT_BEL[18];
				output TRNFCCPLH[6] = E[9].OUT_BEL[18];
				output TRNFCCPLH[7] = E[8].OUT_BEL[18];
				output TRNFCCPLD[0] = E[7].OUT_BEL[5];
				output TRNFCCPLD[1] = E[6].OUT_BEL[5];
				output TRNFCCPLD[2] = E[5].OUT_BEL[5];
				output TRNFCCPLD[3] = E[4].OUT_BEL[5];
				output TRNFCCPLD[4] = E[7].OUT_BEL[22];
				output TRNFCCPLD[5] = E[6].OUT_BEL[22];
				output TRNFCCPLD[6] = E[5].OUT_BEL[22];
				output TRNFCCPLD[7] = E[4].OUT_BEL[22];
				output TRNFCCPLD[8] = E[7].OUT_BEL[1];
				output TRNFCCPLD[9] = E[6].OUT_BEL[1];
				output TRNFCCPLD[10] = E[5].OUT_BEL[1];
				output TRNFCCPLD[11] = E[4].OUT_BEL[1];
				output TRNTDSTRDYN = W[2].OUT_BEL[18];
				output TRNTBUFAV[0] = W[5].OUT_BEL[4];
				output TRNTBUFAV[1] = W[4].OUT_BEL[4];
				output TRNTBUFAV[2] = W[3].OUT_BEL[4];
				output TRNTBUFAV[3] = W[2].OUT_BEL[4];
				output TRNTBUFAV[4] = W[1].OUT_BEL[4];
				output TRNTBUFAV[5] = W[0].OUT_BEL[4];
				output TRNTERRDROPN = W[1].OUT_BEL[18];
				output TRNTCFGREQN = W[0].OUT_BEL[18];
				output TRNRSOFN = E[11].OUT_BEL[0];
				output TRNREOFN = E[10].OUT_BEL[0];
				output TRNRD[0] = E[15].OUT_BEL[22];
				output TRNRD[1] = E[14].OUT_BEL[22];
				output TRNRD[2] = E[13].OUT_BEL[22];
				output TRNRD[3] = E[12].OUT_BEL[22];
				output TRNRD[4] = E[15].OUT_BEL[1];
				output TRNRD[5] = E[14].OUT_BEL[1];
				output TRNRD[6] = E[13].OUT_BEL[1];
				output TRNRD[7] = E[12].OUT_BEL[1];
				output TRNRD[8] = E[15].OUT_BEL[20];
				output TRNRD[9] = E[14].OUT_BEL[20];
				output TRNRD[10] = E[13].OUT_BEL[20];
				output TRNRD[11] = E[12].OUT_BEL[20];
				output TRNRD[12] = E[15].OUT_BEL[8];
				output TRNRD[13] = E[14].OUT_BEL[8];
				output TRNRD[14] = E[13].OUT_BEL[8];
				output TRNRD[15] = E[12].OUT_BEL[8];
				output TRNRD[16] = E[15].OUT_BEL[18];
				output TRNRD[17] = E[14].OUT_BEL[18];
				output TRNRD[18] = E[13].OUT_BEL[18];
				output TRNRD[19] = E[12].OUT_BEL[18];
				output TRNRD[20] = E[15].OUT_BEL[4];
				output TRNRD[21] = E[14].OUT_BEL[4];
				output TRNRD[22] = E[13].OUT_BEL[4];
				output TRNRD[23] = E[12].OUT_BEL[4];
				output TRNRD[24] = E[15].OUT_BEL[23];
				output TRNRD[25] = E[14].OUT_BEL[23];
				output TRNRD[26] = E[13].OUT_BEL[23];
				output TRNRD[27] = E[12].OUT_BEL[23];
				output TRNRD[28] = E[15].OUT_BEL[11];
				output TRNRD[29] = E[14].OUT_BEL[11];
				output TRNRD[30] = E[13].OUT_BEL[11];
				output TRNRD[31] = E[12].OUT_BEL[11];
				output TRNRERRFWDN = E[11].OUT_BEL[14];
				output TRNRSRCDSCN = E[11].OUT_BEL[19];
				output TRNRSRCRDYN = E[10].OUT_BEL[14];
				output TRNRBARHITN[0] = E[11].OUT_BEL[3];
				output TRNRBARHITN[1] = E[10].OUT_BEL[3];
				output TRNRBARHITN[2] = E[9].OUT_BEL[3];
				output TRNRBARHITN[3] = E[8].OUT_BEL[3];
				output TRNRBARHITN[4] = E[11].OUT_BEL[17];
				output TRNRBARHITN[5] = E[10].OUT_BEL[17];
				output TRNRBARHITN[6] = E[9].OUT_BEL[17];
				output CFGDO[0] = E[7].OUT_BEL[20];
				output CFGDO[1] = E[6].OUT_BEL[20];
				output CFGDO[2] = E[5].OUT_BEL[20];
				output CFGDO[3] = E[4].OUT_BEL[20];
				output CFGDO[4] = E[7].OUT_BEL[8];
				output CFGDO[5] = E[6].OUT_BEL[8];
				output CFGDO[6] = E[5].OUT_BEL[8];
				output CFGDO[7] = E[4].OUT_BEL[8];
				output CFGDO[8] = E[7].OUT_BEL[18];
				output CFGDO[9] = E[6].OUT_BEL[18];
				output CFGDO[10] = E[5].OUT_BEL[18];
				output CFGDO[11] = E[4].OUT_BEL[18];
				output CFGDO[12] = E[7].OUT_BEL[4];
				output CFGDO[13] = E[6].OUT_BEL[4];
				output CFGDO[14] = E[5].OUT_BEL[4];
				output CFGDO[15] = E[4].OUT_BEL[4];
				output CFGDO[16] = E[7].OUT_BEL[23];
				output CFGDO[17] = E[6].OUT_BEL[23];
				output CFGDO[18] = E[5].OUT_BEL[23];
				output CFGDO[19] = E[4].OUT_BEL[23];
				output CFGDO[20] = E[7].OUT_BEL[11];
				output CFGDO[21] = E[6].OUT_BEL[11];
				output CFGDO[22] = E[5].OUT_BEL[11];
				output CFGDO[23] = E[4].OUT_BEL[11];
				output CFGDO[24] = E[7].OUT_BEL[21];
				output CFGDO[25] = E[6].OUT_BEL[21];
				output CFGDO[26] = E[5].OUT_BEL[21];
				output CFGDO[27] = E[4].OUT_BEL[21];
				output CFGDO[28] = E[3].OUT_BEL[8];
				output CFGDO[29] = E[3].OUT_BEL[18];
				output CFGDO[30] = E[3].OUT_BEL[4];
				output CFGDO[31] = E[3].OUT_BEL[23];
				output CFGRDWRDONEN = E[3].OUT_BEL[11];
				output CFGINTERRUPTRDYN = E[3].OUT_BEL[7];
				output CFGINTERRUPTDO[0] = W[3].OUT_BEL[3];
				output CFGINTERRUPTDO[1] = W[2].OUT_BEL[3];
				output CFGINTERRUPTDO[2] = W[1].OUT_BEL[3];
				output CFGINTERRUPTDO[3] = W[0].OUT_BEL[3];
				output CFGINTERRUPTDO[4] = W[3].OUT_BEL[17];
				output CFGINTERRUPTDO[5] = W[2].OUT_BEL[17];
				output CFGINTERRUPTDO[6] = W[1].OUT_BEL[17];
				output CFGINTERRUPTDO[7] = W[0].OUT_BEL[17];
				output CFGINTERRUPTMMENABLE[0] = E[2].OUT_BEL[7];
				output CFGINTERRUPTMMENABLE[1] = E[1].OUT_BEL[7];
				output CFGINTERRUPTMMENABLE[2] = E[0].OUT_BEL[7];
				output CFGINTERRUPTMSIENABLE = E[3].OUT_BEL[2];
				output CFGBUSNUMBER[0] = W[3].OUT_BEL[0];
				output CFGBUSNUMBER[1] = W[2].OUT_BEL[0];
				output CFGBUSNUMBER[2] = W[1].OUT_BEL[0];
				output CFGBUSNUMBER[3] = W[0].OUT_BEL[0];
				output CFGBUSNUMBER[4] = W[3].OUT_BEL[14];
				output CFGBUSNUMBER[5] = W[2].OUT_BEL[14];
				output CFGBUSNUMBER[6] = W[1].OUT_BEL[14];
				output CFGBUSNUMBER[7] = W[0].OUT_BEL[14];
				output CFGDEVICENUMBER[0] = W[3].OUT_BEL[2];
				output CFGDEVICENUMBER[1] = W[2].OUT_BEL[2];
				output CFGDEVICENUMBER[2] = W[1].OUT_BEL[2];
				output CFGDEVICENUMBER[3] = W[0].OUT_BEL[2];
				output CFGDEVICENUMBER[4] = W[3].OUT_BEL[19];
				output CFGFUNCTIONNUMBER[0] = E[3].OUT_BEL[17];
				output CFGFUNCTIONNUMBER[1] = E[2].OUT_BEL[17];
				output CFGFUNCTIONNUMBER[2] = E[1].OUT_BEL[17];
				output CFGCOMMANDIOENABLE = E[0].OUT_BEL[2];
				output CFGCOMMANDMEMENABLE = E[0].OUT_BEL[17];
				output CFGCOMMANDBUSMASTERENABLE = E[2].OUT_BEL[5];
				output CFGCOMMANDSERREN = E[3].OUT_BEL[5];
				output CFGCOMMANDINTERRUPTDISABLE = E[1].OUT_BEL[5];
				output CFGDEVSTATUSCORRERRDETECTED = E[0].OUT_BEL[5];
				output CFGDEVSTATUSNONFATALERRDETECTED = E[0].OUT_BEL[22];
				output CFGDEVSTATUSFATALERRDETECTED = E[1].OUT_BEL[22];
				output CFGDEVSTATUSURDETECTED = E[2].OUT_BEL[22];
				output CFGDEVCONTROLCORRERRREPORTINGEN = E[2].OUT_BEL[1];
				output CFGDEVCONTROLNONFATALREPORTINGEN = E[0].OUT_BEL[1];
				output CFGDEVCONTROLFATALERRREPORTINGEN = E[0].OUT_BEL[8];
				output CFGDEVCONTROLURERRREPORTINGEN = E[2].OUT_BEL[8];
				output CFGDEVCONTROLENABLERO = E[1].OUT_BEL[1];
				output CFGDEVCONTROLMAXPAYLOAD[0] = E[2].OUT_BEL[23];
				output CFGDEVCONTROLMAXPAYLOAD[1] = E[1].OUT_BEL[23];
				output CFGDEVCONTROLMAXPAYLOAD[2] = E[0].OUT_BEL[23];
				output CFGDEVCONTROLEXTTAGEN = E[1].OUT_BEL[8];
				output CFGDEVCONTROLPHANTOMEN = E[2].OUT_BEL[18];
				output CFGDEVCONTROLAUXPOWEREN = E[0].OUT_BEL[18];
				output CFGDEVCONTROLNOSNOOPEN = E[1].OUT_BEL[18];
				output CFGDEVCONTROLMAXREADREQ[0] = E[2].OUT_BEL[20];
				output CFGDEVCONTROLMAXREADREQ[1] = E[1].OUT_BEL[20];
				output CFGDEVCONTROLMAXREADREQ[2] = E[0].OUT_BEL[20];
				output CFGLINKCONTROLASPMCONTROL[0] = E[2].OUT_BEL[3];
				output CFGLINKCONTROLASPMCONTROL[1] = E[1].OUT_BEL[3];
				output CFGLINKCONTOLRCB = E[3].OUT_BEL[22];
				output CFGLINKCONTROLCOMMONCLOCK = E[0].OUT_BEL[4];
				output CFGLINKCONTROLEXTENDEDSYNC = E[2].OUT_BEL[4];
				output CFGTOTURNOFFN = E[2].OUT_BEL[2];
				output CFGPCIELINKSTATEN[0] = E[2].OUT_BEL[11];
				output CFGPCIELINKSTATEN[1] = E[1].OUT_BEL[11];
				output CFGPCIELINKSTATEN[2] = E[0].OUT_BEL[11];
				output CFGLTSSMSTATE[0] = E[3].OUT_BEL[19];
				output CFGLTSSMSTATE[1] = E[2].OUT_BEL[19];
				output CFGLTSSMSTATE[2] = E[1].OUT_BEL[19];
				output CFGLTSSMSTATE[3] = E[0].OUT_BEL[19];
				output CFGLTSSMSTATE[4] = E[3].OUT_BEL[3];
				output CFGERRCPLRDYN = E[1].OUT_BEL[2];
				output DBGBADDLLPSTATUS = E[10].OUT_BEL[2];
				output DBGBADTLPLCRC = E[8].OUT_BEL[19];
				output DBGBADTLPSEQNUM = E[10].OUT_BEL[19];
				output DBGBADTLPSTATUS = E[8].OUT_BEL[2];
				output DBGDLPROTOCOLSTATUS = W[1].OUT_BEL[23];
				output DBGFCPROTOCOLERRSTATUS = W[3].OUT_BEL[23];
				output DBGMLFRMDLENGTH = E[9].OUT_BEL[19];
				output DBGMLFRMDMPS = E[11].OUT_BEL[4];
				output DBGMLFRMDTCVC = E[8].OUT_BEL[4];
				output DBGMLFRMDTLPSTATUS = E[9].OUT_BEL[2];
				output DBGMLFRMDUNRECTYPE = E[9].OUT_BEL[4];
				output DBGPOISTLPSTATUS = W[2].OUT_BEL[23];
				output DBGRCVROVERFLOWSTATUS = W[4].OUT_BEL[23];
				output DBGREGDETECTEDCORRECTABLE = W[2].OUT_BEL[19];
				output DBGREGDETECTEDFATAL = E[8].OUT_BEL[17];
				output DBGREGDETECTEDNONFATAL = W[0].OUT_BEL[19];
				output DBGREGDETECTEDUNSUPPORTED = W[1].OUT_BEL[19];
				output DBGRPLYROLLOVERSTATUS = E[8].OUT_BEL[14];
				output DBGRPLYTIMEOUTSTATUS = E[9].OUT_BEL[7];
				output DBGURNOBARHIT = E[8].OUT_BEL[23];
				output DBGURPOISCFGWR = E[10].OUT_BEL[23];
				output DBGURSTATUS = E[11].OUT_BEL[23];
				output DBGURUNSUPMSG = E[9].OUT_BEL[23];
				output MIMRXREN = W[6].OUT_BEL[5];
				output MIMRXRADDR[0] = W[7].OUT_BEL[19];
				output MIMRXRADDR[1] = W[6].OUT_BEL[19];
				output MIMRXRADDR[2] = W[5].OUT_BEL[19];
				output MIMRXRADDR[3] = W[4].OUT_BEL[19];
				output MIMRXRADDR[4] = W[7].OUT_BEL[3];
				output MIMRXRADDR[5] = W[6].OUT_BEL[3];
				output MIMRXRADDR[6] = W[5].OUT_BEL[3];
				output MIMRXRADDR[7] = W[4].OUT_BEL[3];
				output MIMRXRADDR[8] = W[7].OUT_BEL[17];
				output MIMRXRADDR[9] = W[6].OUT_BEL[17];
				output MIMRXRADDR[10] = W[5].OUT_BEL[17];
				output MIMRXRADDR[11] = W[4].OUT_BEL[17];
				output MIMRXWEN = W[7].OUT_BEL[5];
				output MIMRXWADDR[0] = W[7].OUT_BEL[0];
				output MIMRXWADDR[1] = W[6].OUT_BEL[0];
				output MIMRXWADDR[2] = W[5].OUT_BEL[0];
				output MIMRXWADDR[3] = W[4].OUT_BEL[0];
				output MIMRXWADDR[4] = W[7].OUT_BEL[14];
				output MIMRXWADDR[5] = W[6].OUT_BEL[14];
				output MIMRXWADDR[6] = W[5].OUT_BEL[14];
				output MIMRXWADDR[7] = W[4].OUT_BEL[14];
				output MIMRXWADDR[8] = W[7].OUT_BEL[2];
				output MIMRXWADDR[9] = W[6].OUT_BEL[2];
				output MIMRXWADDR[10] = W[5].OUT_BEL[2];
				output MIMRXWADDR[11] = W[4].OUT_BEL[2];
				output MIMRXWDATA[0] = W[7].OUT_BEL[22];
				output MIMRXWDATA[1] = W[6].OUT_BEL[22];
				output MIMRXWDATA[2] = W[5].OUT_BEL[22];
				output MIMRXWDATA[3] = W[4].OUT_BEL[22];
				output MIMRXWDATA[4] = W[3].OUT_BEL[22];
				output MIMRXWDATA[5] = W[2].OUT_BEL[22];
				output MIMRXWDATA[6] = W[1].OUT_BEL[22];
				output MIMRXWDATA[7] = W[0].OUT_BEL[22];
				output MIMRXWDATA[8] = W[7].OUT_BEL[1];
				output MIMRXWDATA[9] = W[6].OUT_BEL[1];
				output MIMRXWDATA[10] = W[5].OUT_BEL[1];
				output MIMRXWDATA[11] = W[4].OUT_BEL[1];
				output MIMRXWDATA[12] = W[3].OUT_BEL[1];
				output MIMRXWDATA[13] = W[2].OUT_BEL[1];
				output MIMRXWDATA[14] = W[1].OUT_BEL[1];
				output MIMRXWDATA[15] = W[0].OUT_BEL[1];
				output MIMRXWDATA[16] = W[7].OUT_BEL[20];
				output MIMRXWDATA[17] = W[6].OUT_BEL[20];
				output MIMRXWDATA[18] = W[5].OUT_BEL[20];
				output MIMRXWDATA[19] = W[4].OUT_BEL[20];
				output MIMRXWDATA[20] = W[3].OUT_BEL[20];
				output MIMRXWDATA[21] = W[2].OUT_BEL[20];
				output MIMRXWDATA[22] = W[1].OUT_BEL[20];
				output MIMRXWDATA[23] = W[0].OUT_BEL[20];
				output MIMRXWDATA[24] = W[7].OUT_BEL[8];
				output MIMRXWDATA[25] = W[6].OUT_BEL[8];
				output MIMRXWDATA[26] = W[5].OUT_BEL[8];
				output MIMRXWDATA[27] = W[4].OUT_BEL[8];
				output MIMRXWDATA[28] = W[3].OUT_BEL[8];
				output MIMRXWDATA[29] = W[2].OUT_BEL[8];
				output MIMRXWDATA[30] = W[1].OUT_BEL[8];
				output MIMRXWDATA[31] = W[0].OUT_BEL[8];
				output MIMRXWDATA[32] = W[7].OUT_BEL[18];
				output MIMRXWDATA[33] = W[6].OUT_BEL[18];
				output MIMRXWDATA[34] = W[5].OUT_BEL[18];
				output MIMTXREN = W[10].OUT_BEL[5];
				output MIMTXRADDR[0] = W[11].OUT_BEL[19];
				output MIMTXRADDR[1] = W[10].OUT_BEL[19];
				output MIMTXRADDR[2] = W[9].OUT_BEL[19];
				output MIMTXRADDR[3] = W[8].OUT_BEL[19];
				output MIMTXRADDR[4] = W[11].OUT_BEL[3];
				output MIMTXRADDR[5] = W[10].OUT_BEL[3];
				output MIMTXRADDR[6] = W[9].OUT_BEL[3];
				output MIMTXRADDR[7] = W[8].OUT_BEL[3];
				output MIMTXRADDR[8] = W[11].OUT_BEL[17];
				output MIMTXRADDR[9] = W[10].OUT_BEL[17];
				output MIMTXRADDR[10] = W[9].OUT_BEL[17];
				output MIMTXRADDR[11] = W[8].OUT_BEL[17];
				output MIMTXWEN = W[11].OUT_BEL[5];
				output MIMTXWADDR[0] = W[11].OUT_BEL[0];
				output MIMTXWADDR[1] = W[10].OUT_BEL[0];
				output MIMTXWADDR[2] = W[9].OUT_BEL[0];
				output MIMTXWADDR[3] = W[8].OUT_BEL[0];
				output MIMTXWADDR[4] = W[11].OUT_BEL[14];
				output MIMTXWADDR[5] = W[10].OUT_BEL[14];
				output MIMTXWADDR[6] = W[9].OUT_BEL[14];
				output MIMTXWADDR[7] = W[8].OUT_BEL[14];
				output MIMTXWADDR[8] = W[11].OUT_BEL[2];
				output MIMTXWADDR[9] = W[10].OUT_BEL[2];
				output MIMTXWADDR[10] = W[9].OUT_BEL[2];
				output MIMTXWADDR[11] = W[8].OUT_BEL[2];
				output MIMTXWDATA[0] = W[15].OUT_BEL[22];
				output MIMTXWDATA[1] = W[14].OUT_BEL[22];
				output MIMTXWDATA[2] = W[13].OUT_BEL[22];
				output MIMTXWDATA[3] = W[12].OUT_BEL[22];
				output MIMTXWDATA[4] = W[11].OUT_BEL[22];
				output MIMTXWDATA[5] = W[10].OUT_BEL[22];
				output MIMTXWDATA[6] = W[9].OUT_BEL[22];
				output MIMTXWDATA[7] = W[8].OUT_BEL[22];
				output MIMTXWDATA[8] = W[15].OUT_BEL[1];
				output MIMTXWDATA[9] = W[14].OUT_BEL[1];
				output MIMTXWDATA[10] = W[13].OUT_BEL[1];
				output MIMTXWDATA[11] = W[12].OUT_BEL[1];
				output MIMTXWDATA[12] = W[11].OUT_BEL[1];
				output MIMTXWDATA[13] = W[10].OUT_BEL[1];
				output MIMTXWDATA[14] = W[9].OUT_BEL[1];
				output MIMTXWDATA[15] = W[8].OUT_BEL[1];
				output MIMTXWDATA[16] = W[15].OUT_BEL[20];
				output MIMTXWDATA[17] = W[14].OUT_BEL[20];
				output MIMTXWDATA[18] = W[13].OUT_BEL[20];
				output MIMTXWDATA[19] = W[12].OUT_BEL[20];
				output MIMTXWDATA[20] = W[11].OUT_BEL[20];
				output MIMTXWDATA[21] = W[10].OUT_BEL[20];
				output MIMTXWDATA[22] = W[9].OUT_BEL[20];
				output MIMTXWDATA[23] = W[8].OUT_BEL[20];
				output MIMTXWDATA[24] = W[15].OUT_BEL[8];
				output MIMTXWDATA[25] = W[14].OUT_BEL[8];
				output MIMTXWDATA[26] = W[13].OUT_BEL[8];
				output MIMTXWDATA[27] = W[12].OUT_BEL[8];
				output MIMTXWDATA[28] = W[11].OUT_BEL[8];
				output MIMTXWDATA[29] = W[10].OUT_BEL[8];
				output MIMTXWDATA[30] = W[9].OUT_BEL[8];
				output MIMTXWDATA[31] = W[8].OUT_BEL[8];
				output MIMTXWDATA[32] = W[15].OUT_BEL[18];
				output MIMTXWDATA[33] = W[14].OUT_BEL[18];
				output MIMTXWDATA[34] = W[13].OUT_BEL[18];
				output MIMTXWDATA[35] = W[12].OUT_BEL[18];
				output PIPEGTPOWERDOWNA[0] = W[12].OUT_BEL[17];
				output PIPEGTPOWERDOWNA[1] = W[13].OUT_BEL[17];
				output PIPEGTPOWERDOWNB[0] = E[12].OUT_BEL[17];
				output PIPEGTPOWERDOWNB[1] = E[13].OUT_BEL[17];
				output PIPEGTTXELECIDLEA = W[15].OUT_BEL[12];
				output PIPEGTTXELECIDLEB = E[15].OUT_BEL[12];
				output PIPERXPOLARITYA = W[12].OUT_BEL[10];
				output PIPERXPOLARITYB = E[12].OUT_BEL[10];
				output PIPERXRESETA = W[12].OUT_BEL[21];
				output PIPERXRESETB = E[12].OUT_BEL[21];
				output PIPETXCHARDISPMODEA[0] = W[14].OUT_BEL[17];
				output PIPETXCHARDISPMODEA[1] = W[15].OUT_BEL[17];
				output PIPETXCHARDISPMODEB[0] = E[14].OUT_BEL[17];
				output PIPETXCHARDISPMODEB[1] = E[15].OUT_BEL[17];
				output PIPETXCHARDISPVALA[0] = W[14].OUT_BEL[15];
				output PIPETXCHARDISPVALA[1] = W[15].OUT_BEL[15];
				output PIPETXCHARDISPVALB[0] = E[14].OUT_BEL[15];
				output PIPETXCHARDISPVALB[1] = E[15].OUT_BEL[15];
				output PIPETXCHARISKA[0] = W[14].OUT_BEL[6];
				output PIPETXCHARISKA[1] = W[15].OUT_BEL[6];
				output PIPETXCHARISKB[0] = E[14].OUT_BEL[6];
				output PIPETXCHARISKB[1] = E[15].OUT_BEL[6];
				output PIPETXDATAA[0] = W[12].OUT_BEL[0];
				output PIPETXDATAA[1] = W[13].OUT_BEL[0];
				output PIPETXDATAA[2] = W[14].OUT_BEL[0];
				output PIPETXDATAA[3] = W[15].OUT_BEL[0];
				output PIPETXDATAA[4] = W[12].OUT_BEL[2];
				output PIPETXDATAA[5] = W[13].OUT_BEL[2];
				output PIPETXDATAA[6] = W[14].OUT_BEL[2];
				output PIPETXDATAA[7] = W[15].OUT_BEL[2];
				output PIPETXDATAA[8] = W[12].OUT_BEL[3];
				output PIPETXDATAA[9] = W[13].OUT_BEL[3];
				output PIPETXDATAA[10] = W[14].OUT_BEL[3];
				output PIPETXDATAA[11] = W[15].OUT_BEL[3];
				output PIPETXDATAA[12] = W[12].OUT_BEL[5];
				output PIPETXDATAA[13] = W[13].OUT_BEL[5];
				output PIPETXDATAA[14] = W[14].OUT_BEL[5];
				output PIPETXDATAA[15] = W[15].OUT_BEL[5];
				output PIPETXDATAB[0] = E[12].OUT_BEL[0];
				output PIPETXDATAB[1] = E[13].OUT_BEL[0];
				output PIPETXDATAB[2] = E[14].OUT_BEL[0];
				output PIPETXDATAB[3] = E[15].OUT_BEL[0];
				output PIPETXDATAB[4] = E[12].OUT_BEL[2];
				output PIPETXDATAB[5] = E[13].OUT_BEL[2];
				output PIPETXDATAB[6] = E[14].OUT_BEL[2];
				output PIPETXDATAB[7] = E[15].OUT_BEL[2];
				output PIPETXDATAB[8] = E[12].OUT_BEL[3];
				output PIPETXDATAB[9] = E[13].OUT_BEL[3];
				output PIPETXDATAB[10] = E[14].OUT_BEL[3];
				output PIPETXDATAB[11] = E[15].OUT_BEL[3];
				output PIPETXDATAB[12] = E[12].OUT_BEL[5];
				output PIPETXDATAB[13] = E[13].OUT_BEL[5];
				output PIPETXDATAB[14] = E[14].OUT_BEL[5];
				output PIPETXDATAB[15] = E[15].OUT_BEL[5];
				output PIPETXRCVRDETA = W[12].OUT_BEL[12];
				output PIPETXRCVRDETB = E[12].OUT_BEL[12];
				output SCANOUT[0] = W[11].OUT_BEL[4];
				output SCANOUT[1] = W[10].OUT_BEL[4];
				output SCANOUT[2] = W[9].OUT_BEL[4];
				output SCANOUT[3] = W[8].OUT_BEL[4];
				output SCANOUT[4] = W[7].OUT_BEL[4];
				attribute BAR0 @[MAIN_W[7][22][9], MAIN_W[7][22][10], MAIN_W[7][22][11], MAIN_W[7][22][12], MAIN_W[7][22][13], MAIN_W[7][22][14], MAIN_W[7][22][15], MAIN_W[7][22][16], MAIN_W[7][22][17], MAIN_W[7][22][18], MAIN_W[7][22][19], MAIN_W[7][22][20], MAIN_W[7][22][21], MAIN_W[7][22][22], MAIN_W[7][22][23], MAIN_W[7][22][24], MAIN_W[8][22][9], MAIN_W[8][22][10], MAIN_W[8][22][11], MAIN_W[8][22][12], MAIN_W[8][22][13], MAIN_W[8][22][14], MAIN_W[8][22][15], MAIN_W[8][22][16], MAIN_W[8][22][17], MAIN_W[8][22][18], MAIN_W[8][22][19], MAIN_W[8][22][20], MAIN_W[8][22][21], MAIN_W[8][22][22], MAIN_W[8][22][23], MAIN_W[8][22][24]];
				attribute BAR1 @[MAIN_W[5][22][9], MAIN_W[5][22][10], MAIN_W[5][22][11], MAIN_W[5][22][12], MAIN_W[5][22][13], MAIN_W[5][22][14], MAIN_W[5][22][15], MAIN_W[5][22][16], MAIN_W[5][22][17], MAIN_W[5][22][18], MAIN_W[5][22][19], MAIN_W[5][22][20], MAIN_W[5][22][21], MAIN_W[5][22][22], MAIN_W[5][22][23], MAIN_W[5][22][24], MAIN_W[6][22][9], MAIN_W[6][22][10], MAIN_W[6][22][11], MAIN_W[6][22][12], MAIN_W[6][22][13], MAIN_W[6][22][14], MAIN_W[6][22][15], MAIN_W[6][22][16], MAIN_W[6][22][17], MAIN_W[6][22][18], MAIN_W[6][22][19], MAIN_W[6][22][20], MAIN_W[6][22][21], MAIN_W[6][22][22], MAIN_W[6][22][23], MAIN_W[6][22][24]];
				attribute BAR2 @[MAIN_W[3][22][9], MAIN_W[3][22][10], MAIN_W[3][22][11], MAIN_W[3][22][12], MAIN_W[3][22][13], MAIN_W[3][22][14], MAIN_W[3][22][15], MAIN_W[3][22][16], MAIN_W[3][22][17], MAIN_W[3][22][18], MAIN_W[3][22][19], MAIN_W[3][22][20], MAIN_W[3][22][21], MAIN_W[3][22][22], MAIN_W[3][22][23], MAIN_W[3][22][24], MAIN_W[4][22][9], MAIN_W[4][22][10], MAIN_W[4][22][11], MAIN_W[4][22][12], MAIN_W[4][22][13], MAIN_W[4][22][14], MAIN_W[4][22][15], MAIN_W[4][22][16], MAIN_W[4][22][17], MAIN_W[4][22][18], MAIN_W[4][22][19], MAIN_W[4][22][20], MAIN_W[4][22][21], MAIN_W[4][22][22], MAIN_W[4][22][23], MAIN_W[4][22][24]];
				attribute BAR3 @[MAIN_E[7][22][33], MAIN_E[7][22][34], MAIN_E[7][22][35], MAIN_E[7][22][36], MAIN_E[7][22][37], MAIN_E[7][22][38], MAIN_E[7][22][39], MAIN_E[7][22][40], MAIN_E[7][22][41], MAIN_E[7][22][42], MAIN_E[7][22][43], MAIN_E[7][22][44], MAIN_E[7][22][45], MAIN_E[7][22][46], MAIN_E[7][22][47], MAIN_E[7][22][48], MAIN_E[8][22][33], MAIN_E[8][22][34], MAIN_E[8][22][35], MAIN_E[8][22][36], MAIN_E[8][22][37], MAIN_E[8][22][38], MAIN_E[8][22][39], MAIN_E[8][22][40], MAIN_E[8][22][41], MAIN_E[8][22][42], MAIN_E[8][22][43], MAIN_E[8][22][44], MAIN_E[8][22][45], MAIN_E[8][22][46], MAIN_E[8][22][47], MAIN_E[8][22][48]];
				attribute BAR4 @[MAIN_E[5][22][33], MAIN_E[5][22][34], MAIN_E[5][22][35], MAIN_E[5][22][36], MAIN_E[5][22][37], MAIN_E[5][22][38], MAIN_E[5][22][39], MAIN_E[5][22][40], MAIN_E[5][22][41], MAIN_E[5][22][42], MAIN_E[5][22][43], MAIN_E[5][22][44], MAIN_E[5][22][45], MAIN_E[5][22][46], MAIN_E[5][22][47], MAIN_E[5][22][48], MAIN_E[6][22][33], MAIN_E[6][22][34], MAIN_E[6][22][35], MAIN_E[6][22][36], MAIN_E[6][22][37], MAIN_E[6][22][38], MAIN_E[6][22][39], MAIN_E[6][22][40], MAIN_E[6][22][41], MAIN_E[6][22][42], MAIN_E[6][22][43], MAIN_E[6][22][44], MAIN_E[6][22][45], MAIN_E[6][22][46], MAIN_E[6][22][47], MAIN_E[6][22][48]];
				attribute BAR5 @[MAIN_E[3][22][33], MAIN_E[3][22][34], MAIN_E[3][22][35], MAIN_E[3][22][36], MAIN_E[3][22][37], MAIN_E[3][22][38], MAIN_E[3][22][39], MAIN_E[3][22][40], MAIN_E[3][22][41], MAIN_E[3][22][42], MAIN_E[3][22][43], MAIN_E[3][22][44], MAIN_E[3][22][45], MAIN_E[3][22][46], MAIN_E[3][22][47], MAIN_E[3][22][48], MAIN_E[4][22][33], MAIN_E[4][22][34], MAIN_E[4][22][35], MAIN_E[4][22][36], MAIN_E[4][22][37], MAIN_E[4][22][38], MAIN_E[4][22][39], MAIN_E[4][22][40], MAIN_E[4][22][41], MAIN_E[4][22][42], MAIN_E[4][22][43], MAIN_E[4][22][44], MAIN_E[4][22][45], MAIN_E[4][22][46], MAIN_E[4][22][47], MAIN_E[4][22][48]];
				attribute CARDBUS_CIS_POINTER @[MAIN_E[14][22][33], MAIN_E[14][22][34], MAIN_E[14][22][35], MAIN_E[14][22][36], MAIN_E[14][22][37], MAIN_E[14][22][38], MAIN_E[14][22][39], MAIN_E[14][22][40], MAIN_E[14][22][41], MAIN_E[14][22][42], MAIN_E[14][22][43], MAIN_E[14][22][44], MAIN_E[14][22][45], MAIN_E[14][22][46], MAIN_E[14][22][47], MAIN_E[14][22][48], MAIN_E[15][22][33], MAIN_E[15][22][34], MAIN_E[15][22][35], MAIN_E[15][22][36], MAIN_E[15][22][37], MAIN_E[15][22][38], MAIN_E[15][22][39], MAIN_E[15][22][40], MAIN_E[15][22][41], MAIN_E[15][22][42], MAIN_E[15][22][43], MAIN_E[15][22][44], MAIN_E[15][22][45], MAIN_E[15][22][46], MAIN_E[15][22][47], MAIN_E[15][22][48]];
				attribute CLASS_CODE @[MAIN_W[1][22][17], MAIN_W[1][22][18], MAIN_W[1][22][19], MAIN_W[1][22][20], MAIN_W[1][22][21], MAIN_W[1][22][22], MAIN_W[1][22][23], MAIN_W[1][22][24], MAIN_W[2][22][9], MAIN_W[2][22][10], MAIN_W[2][22][11], MAIN_W[2][22][12], MAIN_W[2][22][13], MAIN_W[2][22][14], MAIN_W[2][22][15], MAIN_W[2][22][16], MAIN_W[2][22][17], MAIN_W[2][22][18], MAIN_W[2][22][19], MAIN_W[2][22][20], MAIN_W[2][22][21], MAIN_W[2][22][22], MAIN_W[2][22][23], MAIN_W[2][22][24]];
				attribute DEV_CAP_ENDPOINT_L0S_LATENCY @[MAIN_E[12][22][45], MAIN_E[12][22][46], MAIN_E[12][22][47]];
				attribute DEV_CAP_ENDPOINT_L1_LATENCY @[MAIN_E[12][22][42], MAIN_E[12][22][43], MAIN_E[12][22][44]];
				attribute DEV_CAP_EXT_TAG_SUPPORTED @MAIN_E[12][22][48];
				attribute DEV_CAP_MAX_PAYLOAD_SUPPORTED @[MAIN_W[10][22][10], MAIN_W[10][22][11], MAIN_W[10][22][12]];
				attribute DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT @[MAIN_E[13][22][33], MAIN_E[13][22][34]];
				attribute DEV_CAP_ROLE_BASED_ERROR @MAIN_E[12][22][38];
				attribute DISABLE_BAR_FILTERING @MAIN_W[10][22][18];
				attribute DISABLE_ID_CHECK @MAIN_W[10][22][17];
				attribute DISABLE_SCRAMBLING @MAIN_E[11][22][37];
				attribute ENABLE_RX_TD_ECRC_TRIM @MAIN_E[11][22][38];
				attribute EXPANSION_ROM @[MAIN_W[10][22][19], MAIN_W[10][22][20], MAIN_W[10][22][21], MAIN_W[10][22][22], MAIN_W[10][22][23], MAIN_W[10][22][24], MAIN_W[11][22][9], MAIN_W[11][22][10], MAIN_W[11][22][11], MAIN_W[11][22][12], MAIN_W[11][22][13], MAIN_W[11][22][14], MAIN_W[11][22][15], MAIN_W[11][22][16], MAIN_W[11][22][17], MAIN_W[11][22][18], MAIN_W[11][22][19], MAIN_W[11][22][20], MAIN_W[11][22][21], MAIN_W[11][22][22], MAIN_W[11][22][23], MAIN_W[11][22][24]];
				attribute FAST_TRAIN @MAIN_E[11][22][39];
				attribute GTP_SEL @[MAIN_W[15][22][11]];
				attribute LINK_CAP_ASPM_SUPPORT @[MAIN_E[12][22][36], MAIN_E[12][22][37]];
				attribute LINK_CAP_L0S_EXIT_LATENCY @[MAIN_E[12][22][33], MAIN_E[12][22][34], MAIN_E[12][22][35]];
				attribute LINK_CAP_L1_EXIT_LATENCY @[MAIN_E[11][22][46], MAIN_E[11][22][47], MAIN_E[11][22][48]];
				attribute LINK_STATUS_SLOT_CLOCK_CONFIG @MAIN_E[11][22][41];
				attribute LL_ACK_TIMEOUT @[MAIN_W[0][22][10], MAIN_W[0][22][11], MAIN_W[0][22][12], MAIN_W[0][22][13], MAIN_W[0][22][14], MAIN_W[0][22][15], MAIN_W[0][22][16], MAIN_W[0][22][17], MAIN_W[0][22][18], MAIN_W[0][22][19], MAIN_W[0][22][20], MAIN_W[0][22][21], MAIN_W[0][22][22], MAIN_W[0][22][23], MAIN_W[0][22][24]];
				attribute LL_ACK_TIMEOUT_EN @MAIN_W[0][22][9];
				attribute LL_REPLAY_TIMEOUT @[MAIN_E[0][22][34], MAIN_E[0][22][35], MAIN_E[0][22][36], MAIN_E[0][22][37], MAIN_E[0][22][38], MAIN_E[0][22][39], MAIN_E[0][22][40], MAIN_E[0][22][41], MAIN_E[0][22][42], MAIN_E[0][22][43], MAIN_E[0][22][44], MAIN_E[0][22][45], MAIN_E[0][22][46], MAIN_E[0][22][47], MAIN_E[0][22][48]];
				attribute LL_REPLAY_TIMEOUT_EN @MAIN_E[0][22][33];
				attribute MSI_CAP_MULTIMSGCAP @[MAIN_E[11][22][43], MAIN_E[11][22][44], MAIN_E[11][22][45]];
				attribute MSI_CAP_MULTIMSG_EXTENSION @[MAIN_E[11][22][42]];
				attribute PCIE_CAP_CAPABILITY_VERSION @[MAIN_E[13][22][45], MAIN_E[13][22][46], MAIN_E[13][22][47], MAIN_E[13][22][48]];
				attribute PCIE_CAP_DEVICE_PORT_TYPE @[MAIN_E[13][22][41], MAIN_E[13][22][42], MAIN_E[13][22][43], MAIN_E[13][22][44]];
				attribute PCIE_CAP_INT_MSG_NUM @[MAIN_E[13][22][35], MAIN_E[13][22][36], MAIN_E[13][22][37], MAIN_E[13][22][38], MAIN_E[13][22][39]];
				attribute PCIE_CAP_SLOT_IMPLEMENTED @MAIN_E[13][22][40];
				attribute PCIE_GENERIC @[MAIN_W[1][22][9], MAIN_W[1][22][10], MAIN_W[1][22][11], MAIN_W[1][22][12], MAIN_W[1][22][13], MAIN_W[1][22][14], MAIN_W[1][22][15], MAIN_W[1][22][16], MAIN_W[2][22][7], MAIN_W[2][22][8], MAIN_W[3][22][7], MAIN_W[3][22][8]];
				attribute PLM_AUTO_CONFIG @MAIN_E[11][22][40];
				attribute PM_CAP_AUXCURRENT @[MAIN_E[10][22][44], MAIN_E[10][22][45], MAIN_E[10][22][46]];
				attribute PM_CAP_D1SUPPORT @MAIN_E[10][22][43];
				attribute PM_CAP_D2SUPPORT @MAIN_E[10][22][42];
				attribute PM_CAP_DSI @MAIN_E[10][22][47];
				attribute PM_CAP_PMESUPPORT @[MAIN_E[10][22][37], MAIN_E[10][22][38], MAIN_E[10][22][39], MAIN_E[10][22][40], MAIN_E[10][22][41]];
				attribute PM_CAP_PME_CLOCK @MAIN_E[10][22][48];
				attribute PM_CAP_VERSION @[MAIN_E[11][22][34], MAIN_E[11][22][35], MAIN_E[11][22][36]];
				attribute PM_DATA0 @[MAIN_E[9][22][41], MAIN_E[9][22][42], MAIN_E[9][22][43], MAIN_E[9][22][44], MAIN_E[9][22][45], MAIN_E[9][22][46], MAIN_E[9][22][47], MAIN_E[9][22][48]];
				attribute PM_DATA1 @[MAIN_E[9][22][33], MAIN_E[9][22][34], MAIN_E[9][22][35], MAIN_E[9][22][36], MAIN_E[9][22][37], MAIN_E[9][22][38], MAIN_E[9][22][39], MAIN_E[9][22][40]];
				attribute PM_DATA2 @[MAIN_W[9][22][17], MAIN_W[9][22][18], MAIN_W[9][22][19], MAIN_W[9][22][20], MAIN_W[9][22][21], MAIN_W[9][22][22], MAIN_W[9][22][23], MAIN_W[9][22][24]];
				attribute PM_DATA3 @[MAIN_W[9][22][9], MAIN_W[9][22][10], MAIN_W[9][22][11], MAIN_W[9][22][12], MAIN_W[9][22][13], MAIN_W[9][22][14], MAIN_W[9][22][15], MAIN_W[9][22][16]];
				attribute PM_DATA4 @[MAIN_E[2][22][41], MAIN_E[2][22][42], MAIN_E[2][22][43], MAIN_E[2][22][44], MAIN_E[2][22][45], MAIN_E[2][22][46], MAIN_E[2][22][47], MAIN_E[2][22][48]];
				attribute PM_DATA5 @[MAIN_E[2][22][33], MAIN_E[2][22][34], MAIN_E[2][22][35], MAIN_E[2][22][36], MAIN_E[2][22][37], MAIN_E[2][22][38], MAIN_E[2][22][39], MAIN_E[2][22][40]];
				attribute PM_DATA6 @[MAIN_E[1][22][41], MAIN_E[1][22][42], MAIN_E[1][22][43], MAIN_E[1][22][44], MAIN_E[1][22][45], MAIN_E[1][22][46], MAIN_E[1][22][47], MAIN_E[1][22][48]];
				attribute PM_DATA7 @[MAIN_E[1][22][33], MAIN_E[1][22][34], MAIN_E[1][22][35], MAIN_E[1][22][36], MAIN_E[1][22][37], MAIN_E[1][22][38], MAIN_E[1][22][39], MAIN_E[1][22][40]];
				attribute PM_DATA_SCALE0 @[MAIN_E[10][22][35], MAIN_E[10][22][36]];
				attribute PM_DATA_SCALE1 @[MAIN_E[10][22][33], MAIN_E[10][22][34]];
				attribute PM_DATA_SCALE2 @[MAIN_W[10][22][8], MAIN_W[10][22][9]];
				attribute PM_DATA_SCALE3 @[MAIN_W[9][22][7], MAIN_W[9][22][8]];
				attribute PM_DATA_SCALE4 @[MAIN_E[3][22][31], MAIN_E[3][22][32]];
				attribute PM_DATA_SCALE5 @[MAIN_E[2][22][31], MAIN_E[2][22][32]];
				attribute PM_DATA_SCALE6 @[MAIN_E[1][22][31], MAIN_E[1][22][32]];
				attribute PM_DATA_SCALE7 @[MAIN_E[0][22][31], MAIN_E[0][22][32]];
				attribute SLOT_CAP_ATT_BUTTON_PRESENT @MAIN_E[12][22][41];
				attribute SLOT_CAP_ATT_INDICATOR_PRESENT @MAIN_E[12][22][40];
				attribute SLOT_CAP_POWER_INDICATOR_PRESENT @MAIN_E[12][22][39];
				attribute TL_RX_RAM_RADDR_LATENCY @[MAIN_W[15][22][21]];
				attribute TL_RX_RAM_RDATA_LATENCY @[MAIN_W[15][22][19], MAIN_W[15][22][20]];
				attribute TL_RX_RAM_WRITE_LATENCY @[MAIN_W[15][22][18]];
				attribute TL_TFC_DISABLE @MAIN_W[10][22][16];
				attribute TL_TX_CHECKS_DISABLE @MAIN_W[10][22][15];
				attribute TL_TX_RAM_RADDR_LATENCY @[MAIN_W[15][22][24]];
				attribute TL_TX_RAM_RDATA_LATENCY @[MAIN_W[15][22][22], MAIN_W[15][22][23]];
				attribute USR_CFG @MAIN_W[10][22][14];
				attribute USR_EXT_CFG @MAIN_W[10][22][13];
				attribute VC0_CPL_INFINITE @MAIN_W[15][22][12];
				attribute VC0_RX_RAM_LIMIT @[MAIN_W[14][22][13], MAIN_W[14][22][14], MAIN_W[14][22][15], MAIN_W[14][22][16], MAIN_W[14][22][17], MAIN_W[14][22][18], MAIN_W[14][22][19], MAIN_W[14][22][20], MAIN_W[14][22][21], MAIN_W[14][22][22], MAIN_W[14][22][23], MAIN_W[14][22][24]];
				attribute VC0_TOTAL_CREDITS_CD @[MAIN_W[12][22][7], MAIN_W[12][22][8], MAIN_W[12][22][9], MAIN_W[12][22][10], MAIN_W[12][22][11], MAIN_W[12][22][12], MAIN_W[12][22][13], MAIN_W[12][22][14], MAIN_W[12][22][15], MAIN_W[12][22][16], MAIN_W[12][22][17]];
				attribute VC0_TOTAL_CREDITS_CH @[MAIN_W[12][22][18], MAIN_W[12][22][19], MAIN_W[12][22][20], MAIN_W[12][22][21], MAIN_W[12][22][22], MAIN_W[12][22][23], MAIN_W[12][22][24]];
				attribute VC0_TOTAL_CREDITS_NPH @[MAIN_W[13][22][7], MAIN_W[13][22][8], MAIN_W[13][22][9], MAIN_W[13][22][10], MAIN_W[13][22][11], MAIN_W[13][22][12], MAIN_W[13][22][13]];
				attribute VC0_TOTAL_CREDITS_PD @[MAIN_W[13][22][14], MAIN_W[13][22][15], MAIN_W[13][22][16], MAIN_W[13][22][17], MAIN_W[13][22][18], MAIN_W[13][22][19], MAIN_W[13][22][20], MAIN_W[13][22][21], MAIN_W[13][22][22], MAIN_W[13][22][23], MAIN_W[13][22][24]];
				attribute VC0_TOTAL_CREDITS_PH @[MAIN_W[14][22][6], MAIN_W[14][22][7], MAIN_W[14][22][8], MAIN_W[14][22][9], MAIN_W[14][22][10], MAIN_W[14][22][11], MAIN_W[14][22][12]];
				attribute VC0_TX_LASTPACKET @[MAIN_W[15][22][13], MAIN_W[15][22][14], MAIN_W[15][22][15], MAIN_W[15][22][16], MAIN_W[15][22][17]];
			}

			// wire W[0].IMUX_LOGICIN[1]           PCIE.CFGERRURN
			// wire W[0].IMUX_LOGICIN[2]           PCIE.CFGREVID[3]
			// wire W[0].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[7]
			// wire W[0].IMUX_LOGICIN[12]          PCIE.CFGDWADDR[3]
			// wire W[0].IMUX_LOGICIN[19]          PCIE.CFGREVID[7]
			// wire W[0].IMUX_LOGICIN[23]          PCIE.CFGINTERRUPTDI[3]
			// wire W[0].IMUX_LOGICIN[24]          PCIE.CFGDWADDR[7]
			// wire W[0].IMUX_LOGICIN[25]          PCIE.CFGINTERRUPTDI[7]
			// wire W[0].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[15]
			// wire W[0].IMUX_LOGICIN[48]          PCIE.CFGERRCPLTIMEOUTN
			// wire W[0].OUT_BEL[0]                PCIE.CFGBUSNUMBER[3]
			// wire W[0].OUT_BEL[1]                PCIE.MIMRXWDATA[15]
			// wire W[0].OUT_BEL[2]                PCIE.CFGDEVICENUMBER[3]
			// wire W[0].OUT_BEL[3]                PCIE.CFGINTERRUPTDO[3]
			// wire W[0].OUT_BEL[4]                PCIE.TRNTBUFAV[5]
			// wire W[0].OUT_BEL[8]                PCIE.MIMRXWDATA[31]
			// wire W[0].OUT_BEL[14]               PCIE.CFGBUSNUMBER[7]
			// wire W[0].OUT_BEL[17]               PCIE.CFGINTERRUPTDO[7]
			// wire W[0].OUT_BEL[18]               PCIE.TRNTCFGREQN
			// wire W[0].OUT_BEL[19]               PCIE.DBGREGDETECTEDNONFATAL
			// wire W[0].OUT_BEL[20]               PCIE.MIMRXWDATA[23]
			// wire W[0].OUT_BEL[22]               PCIE.MIMRXWDATA[7]
			// wire W[1].IMUX_LOGICIN[1]           PCIE.CFGERRCORN
			// wire W[1].IMUX_LOGICIN[2]           PCIE.CFGREVID[2]
			// wire W[1].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[6]
			// wire W[1].IMUX_LOGICIN[12]          PCIE.CFGDWADDR[2]
			// wire W[1].IMUX_LOGICIN[19]          PCIE.CFGREVID[6]
			// wire W[1].IMUX_LOGICIN[23]          PCIE.CFGINTERRUPTDI[2]
			// wire W[1].IMUX_LOGICIN[24]          PCIE.CFGDWADDR[6]
			// wire W[1].IMUX_LOGICIN[25]          PCIE.CFGINTERRUPTDI[6]
			// wire W[1].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[14]
			// wire W[1].IMUX_LOGICIN[48]          PCIE.CFGERRECRCN
			// wire W[1].OUT_BEL[0]                PCIE.CFGBUSNUMBER[2]
			// wire W[1].OUT_BEL[1]                PCIE.MIMRXWDATA[14]
			// wire W[1].OUT_BEL[2]                PCIE.CFGDEVICENUMBER[2]
			// wire W[1].OUT_BEL[3]                PCIE.CFGINTERRUPTDO[2]
			// wire W[1].OUT_BEL[4]                PCIE.TRNTBUFAV[4]
			// wire W[1].OUT_BEL[8]                PCIE.MIMRXWDATA[30]
			// wire W[1].OUT_BEL[14]               PCIE.CFGBUSNUMBER[6]
			// wire W[1].OUT_BEL[17]               PCIE.CFGINTERRUPTDO[6]
			// wire W[1].OUT_BEL[18]               PCIE.TRNTERRDROPN
			// wire W[1].OUT_BEL[19]               PCIE.DBGREGDETECTEDUNSUPPORTED
			// wire W[1].OUT_BEL[20]               PCIE.MIMRXWDATA[22]
			// wire W[1].OUT_BEL[22]               PCIE.MIMRXWDATA[6]
			// wire W[1].OUT_BEL[23]               PCIE.DBGDLPROTOCOLSTATUS
			// wire W[2].IMUX_LOGICIN[1]           PCIE.CFGERRPOSTEDN
			// wire W[2].IMUX_LOGICIN[2]           PCIE.CFGREVID[1]
			// wire W[2].IMUX_LOGICIN[4]           PCIE.CFGINTERRUPTN
			// wire W[2].IMUX_LOGICIN[5]           PCIE.CFGDWADDR[9]
			// wire W[2].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[5]
			// wire W[2].IMUX_LOGICIN[12]          PCIE.CFGDWADDR[1]
			// wire W[2].IMUX_LOGICIN[19]          PCIE.CFGREVID[5]
			// wire W[2].IMUX_LOGICIN[23]          PCIE.CFGINTERRUPTDI[1]
			// wire W[2].IMUX_LOGICIN[24]          PCIE.CFGDWADDR[5]
			// wire W[2].IMUX_LOGICIN[25]          PCIE.CFGINTERRUPTDI[5]
			// wire W[2].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[13]
			// wire W[2].IMUX_LOGICIN[48]          PCIE.CFGTURNOFFOKN
			// wire W[2].OUT_BEL[0]                PCIE.CFGBUSNUMBER[1]
			// wire W[2].OUT_BEL[1]                PCIE.MIMRXWDATA[13]
			// wire W[2].OUT_BEL[2]                PCIE.CFGDEVICENUMBER[1]
			// wire W[2].OUT_BEL[3]                PCIE.CFGINTERRUPTDO[1]
			// wire W[2].OUT_BEL[4]                PCIE.TRNTBUFAV[3]
			// wire W[2].OUT_BEL[8]                PCIE.MIMRXWDATA[29]
			// wire W[2].OUT_BEL[14]               PCIE.CFGBUSNUMBER[5]
			// wire W[2].OUT_BEL[17]               PCIE.CFGINTERRUPTDO[5]
			// wire W[2].OUT_BEL[18]               PCIE.TRNTDSTRDYN
			// wire W[2].OUT_BEL[19]               PCIE.DBGREGDETECTEDCORRECTABLE
			// wire W[2].OUT_BEL[20]               PCIE.MIMRXWDATA[21]
			// wire W[2].OUT_BEL[22]               PCIE.MIMRXWDATA[5]
			// wire W[2].OUT_BEL[23]               PCIE.DBGPOISTLPSTATUS
			// wire W[3].IMUX_LOGICIN[1]           PCIE.CFGERRCPLABORTN
			// wire W[3].IMUX_LOGICIN[2]           PCIE.CFGREVID[0]
			// wire W[3].IMUX_LOGICIN[4]           PCIE.CFGRDENN
			// wire W[3].IMUX_LOGICIN[5]           PCIE.CFGDWADDR[8]
			// wire W[3].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[4]
			// wire W[3].IMUX_LOGICIN[12]          PCIE.CFGDWADDR[0]
			// wire W[3].IMUX_LOGICIN[19]          PCIE.CFGREVID[4]
			// wire W[3].IMUX_LOGICIN[23]          PCIE.CFGINTERRUPTDI[0]
			// wire W[3].IMUX_LOGICIN[24]          PCIE.CFGDWADDR[4]
			// wire W[3].IMUX_LOGICIN[25]          PCIE.CFGINTERRUPTDI[4]
			// wire W[3].IMUX_LOGICIN[26]          PCIE.CFGERRLOCKEDN
			// wire W[3].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[12]
			// wire W[3].IMUX_LOGICIN[48]          PCIE.CFGINTERRUPTASSERTN
			// wire W[3].OUT_BEL[0]                PCIE.CFGBUSNUMBER[0]
			// wire W[3].OUT_BEL[1]                PCIE.MIMRXWDATA[12]
			// wire W[3].OUT_BEL[2]                PCIE.CFGDEVICENUMBER[0]
			// wire W[3].OUT_BEL[3]                PCIE.CFGINTERRUPTDO[0]
			// wire W[3].OUT_BEL[4]                PCIE.TRNTBUFAV[2]
			// wire W[3].OUT_BEL[8]                PCIE.MIMRXWDATA[28]
			// wire W[3].OUT_BEL[14]               PCIE.CFGBUSNUMBER[4]
			// wire W[3].OUT_BEL[17]               PCIE.CFGINTERRUPTDO[4]
			// wire W[3].OUT_BEL[18]               PCIE.TRNLNKUPN
			// wire W[3].OUT_BEL[19]               PCIE.CFGDEVICENUMBER[4]
			// wire W[3].OUT_BEL[20]               PCIE.MIMRXWDATA[20]
			// wire W[3].OUT_BEL[22]               PCIE.MIMRXWDATA[4]
			// wire W[3].OUT_BEL[23]               PCIE.DBGFCPROTOCOLERRSTATUS
			// wire W[4].IMUX_LOGICIN[1]           PCIE.TRNTD[27]
			// wire W[4].IMUX_LOGICIN[4]           PCIE.TRNTD[11]
			// wire W[4].IMUX_LOGICIN[5]           PCIE.TRNTD[3]
			// wire W[4].IMUX_LOGICIN[7]           PCIE.TRNTD[7]
			// wire W[4].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[3]
			// wire W[4].IMUX_LOGICIN[12]          PCIE.TRNTSRCRDYN
			// wire W[4].IMUX_LOGICIN[23]          PCIE.TRNTD[15]
			// wire W[4].IMUX_LOGICIN[25]          PCIE.TRNTD[19]
			// wire W[4].IMUX_LOGICIN[26]          PCIE.TRNTD[31]
			// wire W[4].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[11]
			// wire W[4].IMUX_LOGICIN[48]          PCIE.TRNTD[23]
			// wire W[4].OUT_BEL[0]                PCIE.MIMRXWADDR[3]
			// wire W[4].OUT_BEL[1]                PCIE.MIMRXWDATA[11]
			// wire W[4].OUT_BEL[2]                PCIE.MIMRXWADDR[11]
			// wire W[4].OUT_BEL[3]                PCIE.MIMRXRADDR[7]
			// wire W[4].OUT_BEL[4]                PCIE.TRNTBUFAV[1]
			// wire W[4].OUT_BEL[8]                PCIE.MIMRXWDATA[27]
			// wire W[4].OUT_BEL[14]               PCIE.MIMRXWADDR[7]
			// wire W[4].OUT_BEL[17]               PCIE.MIMRXRADDR[11]
			// wire W[4].OUT_BEL[19]               PCIE.MIMRXRADDR[3]
			// wire W[4].OUT_BEL[20]               PCIE.MIMRXWDATA[19]
			// wire W[4].OUT_BEL[22]               PCIE.MIMRXWDATA[3]
			// wire W[4].OUT_BEL[23]               PCIE.DBGRCVROVERFLOWSTATUS
			// wire W[5].IMUX_LOGICIN[1]           PCIE.TRNTD[26]
			// wire W[5].IMUX_LOGICIN[4]           PCIE.TRNTD[10]
			// wire W[5].IMUX_LOGICIN[5]           PCIE.TRNTD[2]
			// wire W[5].IMUX_LOGICIN[7]           PCIE.TRNTD[6]
			// wire W[5].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[2]
			// wire W[5].IMUX_LOGICIN[12]          PCIE.TRNTERRFWDN
			// wire W[5].IMUX_LOGICIN[23]          PCIE.TRNTD[14]
			// wire W[5].IMUX_LOGICIN[24]          PCIE.TRNTCFGGNTN
			// wire W[5].IMUX_LOGICIN[25]          PCIE.TRNTD[18]
			// wire W[5].IMUX_LOGICIN[26]          PCIE.TRNTD[30]
			// wire W[5].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[10]
			// wire W[5].IMUX_LOGICIN[48]          PCIE.TRNTD[22]
			// wire W[5].IMUX_LOGICIN[58]          PCIE.TRNFCSEL[2]
			// wire W[5].OUT_BEL[0]                PCIE.MIMRXWADDR[2]
			// wire W[5].OUT_BEL[1]                PCIE.MIMRXWDATA[10]
			// wire W[5].OUT_BEL[2]                PCIE.MIMRXWADDR[10]
			// wire W[5].OUT_BEL[3]                PCIE.MIMRXRADDR[6]
			// wire W[5].OUT_BEL[4]                PCIE.TRNTBUFAV[0]
			// wire W[5].OUT_BEL[8]                PCIE.MIMRXWDATA[26]
			// wire W[5].OUT_BEL[14]               PCIE.MIMRXWADDR[6]
			// wire W[5].OUT_BEL[17]               PCIE.MIMRXRADDR[10]
			// wire W[5].OUT_BEL[18]               PCIE.MIMRXWDATA[34]
			// wire W[5].OUT_BEL[19]               PCIE.MIMRXRADDR[2]
			// wire W[5].OUT_BEL[20]               PCIE.MIMRXWDATA[18]
			// wire W[5].OUT_BEL[22]               PCIE.MIMRXWDATA[2]
			// wire W[6].IMUX_LOGICIN[1]           PCIE.TRNTD[25]
			// wire W[6].IMUX_LOGICIN[3]           PCIE.TRNRNPOKN
			// wire W[6].IMUX_LOGICIN[4]           PCIE.TRNTD[9]
			// wire W[6].IMUX_LOGICIN[5]           PCIE.TRNTD[1]
			// wire W[6].IMUX_LOGICIN[7]           PCIE.TRNTD[5]
			// wire W[6].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[1]
			// wire W[6].IMUX_LOGICIN[12]          PCIE.TRNTEOFN
			// wire W[6].IMUX_LOGICIN[23]          PCIE.TRNTD[13]
			// wire W[6].IMUX_LOGICIN[24]          PCIE.TRNTSTRN
			// wire W[6].IMUX_LOGICIN[25]          PCIE.TRNTD[17]
			// wire W[6].IMUX_LOGICIN[26]          PCIE.TRNTD[29]
			// wire W[6].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[9]
			// wire W[6].IMUX_LOGICIN[48]          PCIE.TRNTD[21]
			// wire W[6].IMUX_LOGICIN[58]          PCIE.TRNFCSEL[1]
			// wire W[6].OUT_BEL[0]                PCIE.MIMRXWADDR[1]
			// wire W[6].OUT_BEL[1]                PCIE.MIMRXWDATA[9]
			// wire W[6].OUT_BEL[2]                PCIE.MIMRXWADDR[9]
			// wire W[6].OUT_BEL[3]                PCIE.MIMRXRADDR[5]
			// wire W[6].OUT_BEL[5]                PCIE.MIMRXREN
			// wire W[6].OUT_BEL[8]                PCIE.MIMRXWDATA[25]
			// wire W[6].OUT_BEL[14]               PCIE.MIMRXWADDR[5]
			// wire W[6].OUT_BEL[17]               PCIE.MIMRXRADDR[9]
			// wire W[6].OUT_BEL[18]               PCIE.MIMRXWDATA[33]
			// wire W[6].OUT_BEL[19]               PCIE.MIMRXRADDR[1]
			// wire W[6].OUT_BEL[20]               PCIE.MIMRXWDATA[17]
			// wire W[6].OUT_BEL[22]               PCIE.MIMRXWDATA[1]
			// wire W[7].IMUX_LOGICIN[1]           PCIE.TRNTD[24]
			// wire W[7].IMUX_LOGICIN[3]           PCIE.TRNRDSTRDYN
			// wire W[7].IMUX_LOGICIN[4]           PCIE.TRNTD[8]
			// wire W[7].IMUX_LOGICIN[5]           PCIE.TRNTD[0]
			// wire W[7].IMUX_LOGICIN[7]           PCIE.TRNTD[4]
			// wire W[7].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[0]
			// wire W[7].IMUX_LOGICIN[12]          PCIE.TRNTSOFN
			// wire W[7].IMUX_LOGICIN[23]          PCIE.TRNTD[12]
			// wire W[7].IMUX_LOGICIN[24]          PCIE.TRNTSRCDSCN
			// wire W[7].IMUX_LOGICIN[25]          PCIE.TRNTD[16]
			// wire W[7].IMUX_LOGICIN[26]          PCIE.TRNTD[28]
			// wire W[7].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[8]
			// wire W[7].IMUX_LOGICIN[48]          PCIE.TRNTD[20]
			// wire W[7].IMUX_LOGICIN[58]          PCIE.TRNFCSEL[0]
			// wire W[7].OUT_BEL[0]                PCIE.MIMRXWADDR[0]
			// wire W[7].OUT_BEL[1]                PCIE.MIMRXWDATA[8]
			// wire W[7].OUT_BEL[2]                PCIE.MIMRXWADDR[8]
			// wire W[7].OUT_BEL[3]                PCIE.MIMRXRADDR[4]
			// wire W[7].OUT_BEL[4]                PCIE.SCANOUT[4]
			// wire W[7].OUT_BEL[5]                PCIE.MIMRXWEN
			// wire W[7].OUT_BEL[8]                PCIE.MIMRXWDATA[24]
			// wire W[7].OUT_BEL[14]               PCIE.MIMRXWADDR[4]
			// wire W[7].OUT_BEL[17]               PCIE.MIMRXRADDR[8]
			// wire W[7].OUT_BEL[18]               PCIE.MIMRXWDATA[32]
			// wire W[7].OUT_BEL[19]               PCIE.MIMRXRADDR[0]
			// wire W[7].OUT_BEL[20]               PCIE.MIMRXWDATA[16]
			// wire W[7].OUT_BEL[22]               PCIE.MIMRXWDATA[0]
			// wire W[8].IMUX_LOGICIN[8]           PCIE.MIMRXRDATA[15]
			// wire W[8].IMUX_LOGICIN[9]           PCIE.MIMRXRDATA[23]
			// wire W[8].IMUX_LOGICIN[10]          PCIE.MIMTXRDATA[23]
			// wire W[8].IMUX_LOGICIN[20]          PCIE.MIMTXRDATA[15]
			// wire W[8].IMUX_LOGICIN[23]          PCIE.SCANIN[0]
			// wire W[8].IMUX_LOGICIN[25]          PCIE.MIMTXRDATA[7]
			// wire W[8].IMUX_LOGICIN[27]          PCIE.MIMRXRDATA[31]
			// wire W[8].IMUX_LOGICIN[28]          PCIE.SCANRESETMASK
			// wire W[8].IMUX_LOGICIN[29]          PCIE.MIMTXRDATA[35]
			// wire W[8].IMUX_LOGICIN[32]          PCIE.MIMTXRDATA[31]
			// wire W[8].IMUX_LOGICIN[42]          PCIE.CLOCKLOCKED
			// wire W[8].IMUX_LOGICIN[44]          PCIE.SYSRESETN
			// wire W[8].IMUX_LOGICIN[58]          PCIE.MIMRXRDATA[7]
			// wire W[8].OUT_BEL[0]                PCIE.MIMTXWADDR[3]
			// wire W[8].OUT_BEL[1]                PCIE.MIMTXWDATA[15]
			// wire W[8].OUT_BEL[2]                PCIE.MIMTXWADDR[11]
			// wire W[8].OUT_BEL[3]                PCIE.MIMTXRADDR[7]
			// wire W[8].OUT_BEL[4]                PCIE.SCANOUT[3]
			// wire W[8].OUT_BEL[8]                PCIE.MIMTXWDATA[31]
			// wire W[8].OUT_BEL[14]               PCIE.MIMTXWADDR[7]
			// wire W[8].OUT_BEL[17]               PCIE.MIMTXRADDR[11]
			// wire W[8].OUT_BEL[19]               PCIE.MIMTXRADDR[3]
			// wire W[8].OUT_BEL[20]               PCIE.MIMTXWDATA[23]
			// wire W[8].OUT_BEL[22]               PCIE.MIMTXWDATA[7]
			// wire W[9].IMUX_LOGICIN[4]           PCIE.SCANEN
			// wire W[9].IMUX_LOGICIN[8]           PCIE.MIMRXRDATA[14]
			// wire W[9].IMUX_LOGICIN[9]           PCIE.MIMRXRDATA[22]
			// wire W[9].IMUX_LOGICIN[10]          PCIE.MIMTXRDATA[22]
			// wire W[9].IMUX_LOGICIN[20]          PCIE.MIMTXRDATA[14]
			// wire W[9].IMUX_LOGICIN[23]          PCIE.SCANIN[1]
			// wire W[9].IMUX_LOGICIN[25]          PCIE.MIMTXRDATA[6]
			// wire W[9].IMUX_LOGICIN[27]          PCIE.MIMRXRDATA[30]
			// wire W[9].IMUX_LOGICIN[28]          PCIE.MIMRXRDATA[34]
			// wire W[9].IMUX_LOGICIN[29]          PCIE.MIMTXRDATA[34]
			// wire W[9].IMUX_LOGICIN[32]          PCIE.MIMTXRDATA[30]
			// wire W[9].IMUX_LOGICIN[58]          PCIE.MIMRXRDATA[6]
			// wire W[9].OUT_BEL[0]                PCIE.MIMTXWADDR[2]
			// wire W[9].OUT_BEL[1]                PCIE.MIMTXWDATA[14]
			// wire W[9].OUT_BEL[2]                PCIE.MIMTXWADDR[10]
			// wire W[9].OUT_BEL[3]                PCIE.MIMTXRADDR[6]
			// wire W[9].OUT_BEL[4]                PCIE.SCANOUT[2]
			// wire W[9].OUT_BEL[8]                PCIE.MIMTXWDATA[30]
			// wire W[9].OUT_BEL[14]               PCIE.MIMTXWADDR[6]
			// wire W[9].OUT_BEL[17]               PCIE.MIMTXRADDR[10]
			// wire W[9].OUT_BEL[18]               PCIE.RECEIVEDHOTRESET
			// wire W[9].OUT_BEL[19]               PCIE.MIMTXRADDR[2]
			// wire W[9].OUT_BEL[20]               PCIE.MIMTXWDATA[22]
			// wire W[9].OUT_BEL[22]               PCIE.MIMTXWDATA[6]
			// wire W[10].IMUX_CLK[0]              PCIE.USERCLK
			// wire W[10].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[13]
			// wire W[10].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[21]
			// wire W[10].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[21]
			// wire W[10].IMUX_LOGICIN[20]         PCIE.MIMTXRDATA[13]
			// wire W[10].IMUX_LOGICIN[23]         PCIE.SCANIN[2]
			// wire W[10].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[5]
			// wire W[10].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[29]
			// wire W[10].IMUX_LOGICIN[28]         PCIE.MIMRXRDATA[33]
			// wire W[10].IMUX_LOGICIN[29]         PCIE.MIMTXRDATA[33]
			// wire W[10].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[29]
			// wire W[10].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[5]
			// wire W[10].OUT_BEL[0]               PCIE.MIMTXWADDR[1]
			// wire W[10].OUT_BEL[1]               PCIE.MIMTXWDATA[13]
			// wire W[10].OUT_BEL[2]               PCIE.MIMTXWADDR[9]
			// wire W[10].OUT_BEL[3]               PCIE.MIMTXRADDR[5]
			// wire W[10].OUT_BEL[4]               PCIE.SCANOUT[1]
			// wire W[10].OUT_BEL[5]               PCIE.MIMTXREN
			// wire W[10].OUT_BEL[8]               PCIE.MIMTXWDATA[29]
			// wire W[10].OUT_BEL[14]              PCIE.MIMTXWADDR[5]
			// wire W[10].OUT_BEL[17]              PCIE.MIMTXRADDR[9]
			// wire W[10].OUT_BEL[18]              PCIE.USERRSTN
			// wire W[10].OUT_BEL[19]              PCIE.MIMTXRADDR[1]
			// wire W[10].OUT_BEL[20]              PCIE.MIMTXWDATA[21]
			// wire W[10].OUT_BEL[22]              PCIE.MIMTXWDATA[5]
			// wire W[11].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[12]
			// wire W[11].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[20]
			// wire W[11].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[20]
			// wire W[11].IMUX_LOGICIN[20]         PCIE.MIMTXRDATA[12]
			// wire W[11].IMUX_LOGICIN[23]         PCIE.SCANIN[3]
			// wire W[11].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[4]
			// wire W[11].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[28]
			// wire W[11].IMUX_LOGICIN[28]         PCIE.MIMRXRDATA[32]
			// wire W[11].IMUX_LOGICIN[29]         PCIE.MIMTXRDATA[32]
			// wire W[11].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[28]
			// wire W[11].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[4]
			// wire W[11].OUT_BEL[0]               PCIE.MIMTXWADDR[0]
			// wire W[11].OUT_BEL[1]               PCIE.MIMTXWDATA[12]
			// wire W[11].OUT_BEL[2]               PCIE.MIMTXWADDR[8]
			// wire W[11].OUT_BEL[3]               PCIE.MIMTXRADDR[4]
			// wire W[11].OUT_BEL[4]               PCIE.SCANOUT[0]
			// wire W[11].OUT_BEL[5]               PCIE.MIMTXWEN
			// wire W[11].OUT_BEL[8]               PCIE.MIMTXWDATA[28]
			// wire W[11].OUT_BEL[14]              PCIE.MIMTXWADDR[4]
			// wire W[11].OUT_BEL[17]              PCIE.MIMTXRADDR[8]
			// wire W[11].OUT_BEL[19]              PCIE.MIMTXRADDR[0]
			// wire W[11].OUT_BEL[20]              PCIE.MIMTXWDATA[20]
			// wire W[11].OUT_BEL[22]              PCIE.MIMTXWDATA[4]
			// wire W[12].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[11]
			// wire W[12].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[19]
			// wire W[12].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[19]
			// wire W[12].IMUX_LOGICIN[16]         PCIE.PIPERXDATAA[4]
			// wire W[12].IMUX_LOGICIN[20]         PCIE.PIPERXDATAA[12]
			// wire W[12].IMUX_LOGICIN[23]         PCIE.SCANIN[4]
			// wire W[12].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[3]
			// wire W[12].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[27]
			// wire W[12].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSA[0]
			// wire W[12].IMUX_LOGICIN[30]         PCIE.PIPERXDATAA[8]
			// wire W[12].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[27]
			// wire W[12].IMUX_LOGICIN[34]         PCIE.PIPERXDATAA[0]
			// wire W[12].IMUX_LOGICIN[54]         PCIE.MIMTXRDATA[11]
			// wire W[12].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[3]
			// wire W[12].OUT_BEL[0]               PCIE.PIPETXDATAA[0]
			// wire W[12].OUT_BEL[1]               PCIE.MIMTXWDATA[11]
			// wire W[12].OUT_BEL[2]               PCIE.PIPETXDATAA[4]
			// wire W[12].OUT_BEL[3]               PCIE.PIPETXDATAA[8]
			// wire W[12].OUT_BEL[5]               PCIE.PIPETXDATAA[12]
			// wire W[12].OUT_BEL[8]               PCIE.MIMTXWDATA[27]
			// wire W[12].OUT_BEL[10]              PCIE.PIPERXPOLARITYA
			// wire W[12].OUT_BEL[12]              PCIE.PIPETXRCVRDETA
			// wire W[12].OUT_BEL[17]              PCIE.PIPEGTPOWERDOWNA[0]
			// wire W[12].OUT_BEL[18]              PCIE.MIMTXWDATA[35]
			// wire W[12].OUT_BEL[20]              PCIE.MIMTXWDATA[19]
			// wire W[12].OUT_BEL[21]              PCIE.PIPERXRESETA
			// wire W[12].OUT_BEL[22]              PCIE.MIMTXWDATA[3]
			// wire W[13].IMUX_CLK[0]              PCIE.MGTCLK
			// wire W[13].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[10]
			// wire W[13].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[18]
			// wire W[13].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[18]
			// wire W[13].IMUX_LOGICIN[16]         PCIE.PIPERXDATAA[5]
			// wire W[13].IMUX_LOGICIN[20]         PCIE.PIPERXDATAA[13]
			// wire W[13].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[2]
			// wire W[13].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[26]
			// wire W[13].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSA[1]
			// wire W[13].IMUX_LOGICIN[30]         PCIE.PIPERXDATAA[9]
			// wire W[13].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[26]
			// wire W[13].IMUX_LOGICIN[34]         PCIE.PIPERXDATAA[1]
			// wire W[13].IMUX_LOGICIN[54]         PCIE.MIMTXRDATA[10]
			// wire W[13].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[2]
			// wire W[13].OUT_BEL[0]               PCIE.PIPETXDATAA[1]
			// wire W[13].OUT_BEL[1]               PCIE.MIMTXWDATA[10]
			// wire W[13].OUT_BEL[2]               PCIE.PIPETXDATAA[5]
			// wire W[13].OUT_BEL[3]               PCIE.PIPETXDATAA[9]
			// wire W[13].OUT_BEL[5]               PCIE.PIPETXDATAA[13]
			// wire W[13].OUT_BEL[8]               PCIE.MIMTXWDATA[26]
			// wire W[13].OUT_BEL[17]              PCIE.PIPEGTPOWERDOWNA[1]
			// wire W[13].OUT_BEL[18]              PCIE.MIMTXWDATA[34]
			// wire W[13].OUT_BEL[20]              PCIE.MIMTXWDATA[18]
			// wire W[13].OUT_BEL[22]              PCIE.MIMTXWDATA[2]
			// wire W[14].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[9]
			// wire W[14].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[17]
			// wire W[14].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[17]
			// wire W[14].IMUX_LOGICIN[16]         PCIE.PIPERXDATAA[6]
			// wire W[14].IMUX_LOGICIN[20]         PCIE.PIPERXDATAA[14]
			// wire W[14].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[1]
			// wire W[14].IMUX_LOGICIN[26]         PCIE.PIPERXCHARISKA[0]
			// wire W[14].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[25]
			// wire W[14].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSA[2]
			// wire W[14].IMUX_LOGICIN[30]         PCIE.PIPERXDATAA[10]
			// wire W[14].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[25]
			// wire W[14].IMUX_LOGICIN[34]         PCIE.PIPERXDATAA[2]
			// wire W[14].IMUX_LOGICIN[54]         PCIE.MIMTXRDATA[9]
			// wire W[14].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[1]
			// wire W[14].OUT_BEL[0]               PCIE.PIPETXDATAA[2]
			// wire W[14].OUT_BEL[1]               PCIE.MIMTXWDATA[9]
			// wire W[14].OUT_BEL[2]               PCIE.PIPETXDATAA[6]
			// wire W[14].OUT_BEL[3]               PCIE.PIPETXDATAA[10]
			// wire W[14].OUT_BEL[5]               PCIE.PIPETXDATAA[14]
			// wire W[14].OUT_BEL[6]               PCIE.PIPETXCHARISKA[0]
			// wire W[14].OUT_BEL[8]               PCIE.MIMTXWDATA[25]
			// wire W[14].OUT_BEL[15]              PCIE.PIPETXCHARDISPVALA[0]
			// wire W[14].OUT_BEL[17]              PCIE.PIPETXCHARDISPMODEA[0]
			// wire W[14].OUT_BEL[18]              PCIE.MIMTXWDATA[33]
			// wire W[14].OUT_BEL[20]              PCIE.MIMTXWDATA[17]
			// wire W[14].OUT_BEL[22]              PCIE.MIMTXWDATA[1]
			// wire W[15].IMUX_LOGICIN[3]          PCIE.PIPERXENTERELECIDLEA
			// wire W[15].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[8]
			// wire W[15].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[16]
			// wire W[15].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[16]
			// wire W[15].IMUX_LOGICIN[14]         PCIE.PIPEGTRESETDONEA
			// wire W[15].IMUX_LOGICIN[16]         PCIE.PIPERXDATAA[7]
			// wire W[15].IMUX_LOGICIN[19]         PCIE.PIPEPHYSTATUSA
			// wire W[15].IMUX_LOGICIN[20]         PCIE.PIPERXDATAA[15]
			// wire W[15].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[0]
			// wire W[15].IMUX_LOGICIN[26]         PCIE.PIPERXCHARISKA[1]
			// wire W[15].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[24]
			// wire W[15].IMUX_LOGICIN[30]         PCIE.PIPERXDATAA[11]
			// wire W[15].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[24]
			// wire W[15].IMUX_LOGICIN[34]         PCIE.PIPERXDATAA[3]
			// wire W[15].IMUX_LOGICIN[54]         PCIE.MIMTXRDATA[8]
			// wire W[15].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[0]
			// wire W[15].OUT_BEL[0]               PCIE.PIPETXDATAA[3]
			// wire W[15].OUT_BEL[1]               PCIE.MIMTXWDATA[8]
			// wire W[15].OUT_BEL[2]               PCIE.PIPETXDATAA[7]
			// wire W[15].OUT_BEL[3]               PCIE.PIPETXDATAA[11]
			// wire W[15].OUT_BEL[5]               PCIE.PIPETXDATAA[15]
			// wire W[15].OUT_BEL[6]               PCIE.PIPETXCHARISKA[1]
			// wire W[15].OUT_BEL[8]               PCIE.MIMTXWDATA[24]
			// wire W[15].OUT_BEL[12]              PCIE.PIPEGTTXELECIDLEA
			// wire W[15].OUT_BEL[15]              PCIE.PIPETXCHARDISPVALA[1]
			// wire W[15].OUT_BEL[17]              PCIE.PIPETXCHARDISPMODEA[1]
			// wire W[15].OUT_BEL[18]              PCIE.MIMTXWDATA[32]
			// wire W[15].OUT_BEL[20]              PCIE.MIMTXWDATA[16]
			// wire W[15].OUT_BEL[22]              PCIE.MIMTXWDATA[0]
			// wire E[0].IMUX_LOGICIN[2]           PCIE.CFGDEVID[7]
			// wire E[0].IMUX_LOGICIN[3]           PCIE.CFGVENID[7]
			// wire E[0].IMUX_LOGICIN[4]           PCIE.CFGDSN[39]
			// wire E[0].IMUX_LOGICIN[5]           PCIE.CFGDSN[23]
			// wire E[0].IMUX_LOGICIN[7]           PCIE.CFGDSN[31]
			// wire E[0].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[7]
			// wire E[0].IMUX_LOGICIN[10]          PCIE.CFGDSN[63]
			// wire E[0].IMUX_LOGICIN[12]          PCIE.CFGDSN[7]
			// wire E[0].IMUX_LOGICIN[19]          PCIE.CFGDEVID[15]
			// wire E[0].IMUX_LOGICIN[20]          PCIE.CFGDSN[55]
			// wire E[0].IMUX_LOGICIN[23]          PCIE.CFGDSN[47]
			// wire E[0].IMUX_LOGICIN[24]          PCIE.CFGDSN[15]
			// wire E[0].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[15]
			// wire E[0].IMUX_LOGICIN[58]          PCIE.CFGVENID[15]
			// wire E[0].OUT_BEL[1]                PCIE.CFGDEVCONTROLNONFATALREPORTINGEN
			// wire E[0].OUT_BEL[2]                PCIE.CFGCOMMANDIOENABLE
			// wire E[0].OUT_BEL[4]                PCIE.CFGLINKCONTROLCOMMONCLOCK
			// wire E[0].OUT_BEL[5]                PCIE.CFGDEVSTATUSCORRERRDETECTED
			// wire E[0].OUT_BEL[7]                PCIE.CFGINTERRUPTMMENABLE[2]
			// wire E[0].OUT_BEL[8]                PCIE.CFGDEVCONTROLFATALERRREPORTINGEN
			// wire E[0].OUT_BEL[11]               PCIE.CFGPCIELINKSTATEN[2]
			// wire E[0].OUT_BEL[17]               PCIE.CFGCOMMANDMEMENABLE
			// wire E[0].OUT_BEL[18]               PCIE.CFGDEVCONTROLAUXPOWEREN
			// wire E[0].OUT_BEL[19]               PCIE.CFGLTSSMSTATE[3]
			// wire E[0].OUT_BEL[20]               PCIE.CFGDEVCONTROLMAXREADREQ[2]
			// wire E[0].OUT_BEL[22]               PCIE.CFGDEVSTATUSNONFATALERRDETECTED
			// wire E[0].OUT_BEL[23]               PCIE.CFGDEVCONTROLMAXPAYLOAD[2]
			// wire E[1].IMUX_LOGICIN[2]           PCIE.CFGDEVID[6]
			// wire E[1].IMUX_LOGICIN[3]           PCIE.CFGVENID[6]
			// wire E[1].IMUX_LOGICIN[4]           PCIE.CFGDSN[38]
			// wire E[1].IMUX_LOGICIN[5]           PCIE.CFGDSN[22]
			// wire E[1].IMUX_LOGICIN[7]           PCIE.CFGDSN[30]
			// wire E[1].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[6]
			// wire E[1].IMUX_LOGICIN[10]          PCIE.CFGDSN[62]
			// wire E[1].IMUX_LOGICIN[12]          PCIE.CFGDSN[6]
			// wire E[1].IMUX_LOGICIN[19]          PCIE.CFGDEVID[14]
			// wire E[1].IMUX_LOGICIN[20]          PCIE.CFGDSN[54]
			// wire E[1].IMUX_LOGICIN[23]          PCIE.CFGDSN[46]
			// wire E[1].IMUX_LOGICIN[24]          PCIE.CFGDSN[14]
			// wire E[1].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[14]
			// wire E[1].IMUX_LOGICIN[58]          PCIE.CFGVENID[14]
			// wire E[1].OUT_BEL[1]                PCIE.CFGDEVCONTROLENABLERO
			// wire E[1].OUT_BEL[2]                PCIE.CFGERRCPLRDYN
			// wire E[1].OUT_BEL[3]                PCIE.CFGLINKCONTROLASPMCONTROL[1]
			// wire E[1].OUT_BEL[5]                PCIE.CFGCOMMANDINTERRUPTDISABLE
			// wire E[1].OUT_BEL[7]                PCIE.CFGINTERRUPTMMENABLE[1]
			// wire E[1].OUT_BEL[8]                PCIE.CFGDEVCONTROLEXTTAGEN
			// wire E[1].OUT_BEL[11]               PCIE.CFGPCIELINKSTATEN[1]
			// wire E[1].OUT_BEL[17]               PCIE.CFGFUNCTIONNUMBER[2]
			// wire E[1].OUT_BEL[18]               PCIE.CFGDEVCONTROLNOSNOOPEN
			// wire E[1].OUT_BEL[19]               PCIE.CFGLTSSMSTATE[2]
			// wire E[1].OUT_BEL[20]               PCIE.CFGDEVCONTROLMAXREADREQ[1]
			// wire E[1].OUT_BEL[22]               PCIE.CFGDEVSTATUSFATALERRDETECTED
			// wire E[1].OUT_BEL[23]               PCIE.CFGDEVCONTROLMAXPAYLOAD[1]
			// wire E[2].IMUX_LOGICIN[2]           PCIE.CFGDEVID[5]
			// wire E[2].IMUX_LOGICIN[3]           PCIE.CFGVENID[5]
			// wire E[2].IMUX_LOGICIN[4]           PCIE.CFGDSN[37]
			// wire E[2].IMUX_LOGICIN[5]           PCIE.CFGDSN[21]
			// wire E[2].IMUX_LOGICIN[7]           PCIE.CFGDSN[29]
			// wire E[2].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[5]
			// wire E[2].IMUX_LOGICIN[10]          PCIE.CFGDSN[61]
			// wire E[2].IMUX_LOGICIN[12]          PCIE.CFGDSN[5]
			// wire E[2].IMUX_LOGICIN[19]          PCIE.CFGDEVID[13]
			// wire E[2].IMUX_LOGICIN[20]          PCIE.CFGDSN[53]
			// wire E[2].IMUX_LOGICIN[23]          PCIE.CFGDSN[45]
			// wire E[2].IMUX_LOGICIN[24]          PCIE.CFGDSN[13]
			// wire E[2].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[13]
			// wire E[2].IMUX_LOGICIN[58]          PCIE.CFGVENID[13]
			// wire E[2].OUT_BEL[1]                PCIE.CFGDEVCONTROLCORRERRREPORTINGEN
			// wire E[2].OUT_BEL[2]                PCIE.CFGTOTURNOFFN
			// wire E[2].OUT_BEL[3]                PCIE.CFGLINKCONTROLASPMCONTROL[0]
			// wire E[2].OUT_BEL[4]                PCIE.CFGLINKCONTROLEXTENDEDSYNC
			// wire E[2].OUT_BEL[5]                PCIE.CFGCOMMANDBUSMASTERENABLE
			// wire E[2].OUT_BEL[7]                PCIE.CFGINTERRUPTMMENABLE[0]
			// wire E[2].OUT_BEL[8]                PCIE.CFGDEVCONTROLURERRREPORTINGEN
			// wire E[2].OUT_BEL[11]               PCIE.CFGPCIELINKSTATEN[0]
			// wire E[2].OUT_BEL[17]               PCIE.CFGFUNCTIONNUMBER[1]
			// wire E[2].OUT_BEL[18]               PCIE.CFGDEVCONTROLPHANTOMEN
			// wire E[2].OUT_BEL[19]               PCIE.CFGLTSSMSTATE[1]
			// wire E[2].OUT_BEL[20]               PCIE.CFGDEVCONTROLMAXREADREQ[0]
			// wire E[2].OUT_BEL[22]               PCIE.CFGDEVSTATUSURDETECTED
			// wire E[2].OUT_BEL[23]               PCIE.CFGDEVCONTROLMAXPAYLOAD[0]
			// wire E[3].IMUX_LOGICIN[2]           PCIE.CFGDEVID[4]
			// wire E[3].IMUX_LOGICIN[3]           PCIE.CFGVENID[4]
			// wire E[3].IMUX_LOGICIN[4]           PCIE.CFGDSN[36]
			// wire E[3].IMUX_LOGICIN[5]           PCIE.CFGDSN[20]
			// wire E[3].IMUX_LOGICIN[7]           PCIE.CFGDSN[28]
			// wire E[3].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[4]
			// wire E[3].IMUX_LOGICIN[10]          PCIE.CFGDSN[60]
			// wire E[3].IMUX_LOGICIN[12]          PCIE.CFGDSN[4]
			// wire E[3].IMUX_LOGICIN[19]          PCIE.CFGDEVID[12]
			// wire E[3].IMUX_LOGICIN[20]          PCIE.CFGDSN[52]
			// wire E[3].IMUX_LOGICIN[23]          PCIE.CFGDSN[44]
			// wire E[3].IMUX_LOGICIN[24]          PCIE.CFGDSN[12]
			// wire E[3].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[12]
			// wire E[3].IMUX_LOGICIN[58]          PCIE.CFGVENID[12]
			// wire E[3].OUT_BEL[2]                PCIE.CFGINTERRUPTMSIENABLE
			// wire E[3].OUT_BEL[3]                PCIE.CFGLTSSMSTATE[4]
			// wire E[3].OUT_BEL[4]                PCIE.CFGDO[30]
			// wire E[3].OUT_BEL[5]                PCIE.CFGCOMMANDSERREN
			// wire E[3].OUT_BEL[7]                PCIE.CFGINTERRUPTRDYN
			// wire E[3].OUT_BEL[8]                PCIE.CFGDO[28]
			// wire E[3].OUT_BEL[11]               PCIE.CFGRDWRDONEN
			// wire E[3].OUT_BEL[17]               PCIE.CFGFUNCTIONNUMBER[0]
			// wire E[3].OUT_BEL[18]               PCIE.CFGDO[29]
			// wire E[3].OUT_BEL[19]               PCIE.CFGLTSSMSTATE[0]
			// wire E[3].OUT_BEL[22]               PCIE.CFGLINKCONTOLRCB
			// wire E[3].OUT_BEL[23]               PCIE.CFGDO[31]
			// wire E[4].IMUX_LOGICIN[2]           PCIE.CFGDEVID[3]
			// wire E[4].IMUX_LOGICIN[3]           PCIE.CFGVENID[3]
			// wire E[4].IMUX_LOGICIN[4]           PCIE.CFGDSN[35]
			// wire E[4].IMUX_LOGICIN[5]           PCIE.CFGDSN[19]
			// wire E[4].IMUX_LOGICIN[7]           PCIE.CFGDSN[27]
			// wire E[4].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[3]
			// wire E[4].IMUX_LOGICIN[10]          PCIE.CFGDSN[59]
			// wire E[4].IMUX_LOGICIN[12]          PCIE.CFGDSN[3]
			// wire E[4].IMUX_LOGICIN[19]          PCIE.CFGDEVID[11]
			// wire E[4].IMUX_LOGICIN[20]          PCIE.CFGDSN[51]
			// wire E[4].IMUX_LOGICIN[23]          PCIE.CFGDSN[43]
			// wire E[4].IMUX_LOGICIN[24]          PCIE.CFGDSN[11]
			// wire E[4].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[11]
			// wire E[4].IMUX_LOGICIN[58]          PCIE.CFGVENID[11]
			// wire E[4].OUT_BEL[0]                PCIE.TRNFCPD[3]
			// wire E[4].OUT_BEL[1]                PCIE.TRNFCCPLD[11]
			// wire E[4].OUT_BEL[2]                PCIE.TRNFCPD[11]
			// wire E[4].OUT_BEL[3]                PCIE.TRNFCNPD[7]
			// wire E[4].OUT_BEL[4]                PCIE.CFGDO[15]
			// wire E[4].OUT_BEL[5]                PCIE.TRNFCCPLD[3]
			// wire E[4].OUT_BEL[8]                PCIE.CFGDO[7]
			// wire E[4].OUT_BEL[11]               PCIE.CFGDO[23]
			// wire E[4].OUT_BEL[14]               PCIE.TRNFCPD[7]
			// wire E[4].OUT_BEL[17]               PCIE.TRNFCNPD[11]
			// wire E[4].OUT_BEL[18]               PCIE.CFGDO[11]
			// wire E[4].OUT_BEL[19]               PCIE.TRNFCNPD[3]
			// wire E[4].OUT_BEL[20]               PCIE.CFGDO[3]
			// wire E[4].OUT_BEL[21]               PCIE.CFGDO[27]
			// wire E[4].OUT_BEL[22]               PCIE.TRNFCCPLD[7]
			// wire E[4].OUT_BEL[23]               PCIE.CFGDO[19]
			// wire E[5].IMUX_LOGICIN[2]           PCIE.CFGDEVID[2]
			// wire E[5].IMUX_LOGICIN[3]           PCIE.CFGVENID[2]
			// wire E[5].IMUX_LOGICIN[4]           PCIE.CFGDSN[34]
			// wire E[5].IMUX_LOGICIN[5]           PCIE.CFGDSN[18]
			// wire E[5].IMUX_LOGICIN[7]           PCIE.CFGDSN[26]
			// wire E[5].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[2]
			// wire E[5].IMUX_LOGICIN[10]          PCIE.CFGDSN[58]
			// wire E[5].IMUX_LOGICIN[12]          PCIE.CFGDSN[2]
			// wire E[5].IMUX_LOGICIN[19]          PCIE.CFGDEVID[10]
			// wire E[5].IMUX_LOGICIN[20]          PCIE.CFGDSN[50]
			// wire E[5].IMUX_LOGICIN[23]          PCIE.CFGDSN[42]
			// wire E[5].IMUX_LOGICIN[24]          PCIE.CFGDSN[10]
			// wire E[5].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[10]
			// wire E[5].IMUX_LOGICIN[58]          PCIE.CFGVENID[10]
			// wire E[5].OUT_BEL[0]                PCIE.TRNFCPD[2]
			// wire E[5].OUT_BEL[1]                PCIE.TRNFCCPLD[10]
			// wire E[5].OUT_BEL[2]                PCIE.TRNFCPD[10]
			// wire E[5].OUT_BEL[3]                PCIE.TRNFCNPD[6]
			// wire E[5].OUT_BEL[4]                PCIE.CFGDO[14]
			// wire E[5].OUT_BEL[5]                PCIE.TRNFCCPLD[2]
			// wire E[5].OUT_BEL[8]                PCIE.CFGDO[6]
			// wire E[5].OUT_BEL[11]               PCIE.CFGDO[22]
			// wire E[5].OUT_BEL[14]               PCIE.TRNFCPD[6]
			// wire E[5].OUT_BEL[17]               PCIE.TRNFCNPD[10]
			// wire E[5].OUT_BEL[18]               PCIE.CFGDO[10]
			// wire E[5].OUT_BEL[19]               PCIE.TRNFCNPD[2]
			// wire E[5].OUT_BEL[20]               PCIE.CFGDO[2]
			// wire E[5].OUT_BEL[21]               PCIE.CFGDO[26]
			// wire E[5].OUT_BEL[22]               PCIE.TRNFCCPLD[6]
			// wire E[5].OUT_BEL[23]               PCIE.CFGDO[18]
			// wire E[6].IMUX_LOGICIN[2]           PCIE.CFGDEVID[1]
			// wire E[6].IMUX_LOGICIN[3]           PCIE.CFGVENID[1]
			// wire E[6].IMUX_LOGICIN[4]           PCIE.CFGDSN[33]
			// wire E[6].IMUX_LOGICIN[5]           PCIE.CFGDSN[17]
			// wire E[6].IMUX_LOGICIN[7]           PCIE.CFGDSN[25]
			// wire E[6].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[1]
			// wire E[6].IMUX_LOGICIN[10]          PCIE.CFGDSN[57]
			// wire E[6].IMUX_LOGICIN[12]          PCIE.CFGDSN[1]
			// wire E[6].IMUX_LOGICIN[19]          PCIE.CFGDEVID[9]
			// wire E[6].IMUX_LOGICIN[20]          PCIE.CFGDSN[49]
			// wire E[6].IMUX_LOGICIN[23]          PCIE.CFGDSN[41]
			// wire E[6].IMUX_LOGICIN[24]          PCIE.CFGDSN[9]
			// wire E[6].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[9]
			// wire E[6].IMUX_LOGICIN[58]          PCIE.CFGVENID[9]
			// wire E[6].OUT_BEL[0]                PCIE.TRNFCPD[1]
			// wire E[6].OUT_BEL[1]                PCIE.TRNFCCPLD[9]
			// wire E[6].OUT_BEL[2]                PCIE.TRNFCPD[9]
			// wire E[6].OUT_BEL[3]                PCIE.TRNFCNPD[5]
			// wire E[6].OUT_BEL[4]                PCIE.CFGDO[13]
			// wire E[6].OUT_BEL[5]                PCIE.TRNFCCPLD[1]
			// wire E[6].OUT_BEL[8]                PCIE.CFGDO[5]
			// wire E[6].OUT_BEL[11]               PCIE.CFGDO[21]
			// wire E[6].OUT_BEL[14]               PCIE.TRNFCPD[5]
			// wire E[6].OUT_BEL[17]               PCIE.TRNFCNPD[9]
			// wire E[6].OUT_BEL[18]               PCIE.CFGDO[9]
			// wire E[6].OUT_BEL[19]               PCIE.TRNFCNPD[1]
			// wire E[6].OUT_BEL[20]               PCIE.CFGDO[1]
			// wire E[6].OUT_BEL[21]               PCIE.CFGDO[25]
			// wire E[6].OUT_BEL[22]               PCIE.TRNFCCPLD[5]
			// wire E[6].OUT_BEL[23]               PCIE.CFGDO[17]
			// wire E[7].IMUX_LOGICIN[2]           PCIE.CFGDEVID[0]
			// wire E[7].IMUX_LOGICIN[3]           PCIE.CFGVENID[0]
			// wire E[7].IMUX_LOGICIN[4]           PCIE.CFGDSN[32]
			// wire E[7].IMUX_LOGICIN[5]           PCIE.CFGDSN[16]
			// wire E[7].IMUX_LOGICIN[7]           PCIE.CFGDSN[24]
			// wire E[7].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[0]
			// wire E[7].IMUX_LOGICIN[10]          PCIE.CFGDSN[56]
			// wire E[7].IMUX_LOGICIN[12]          PCIE.CFGDSN[0]
			// wire E[7].IMUX_LOGICIN[19]          PCIE.CFGDEVID[8]
			// wire E[7].IMUX_LOGICIN[20]          PCIE.CFGDSN[48]
			// wire E[7].IMUX_LOGICIN[23]          PCIE.CFGDSN[40]
			// wire E[7].IMUX_LOGICIN[24]          PCIE.CFGDSN[8]
			// wire E[7].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[8]
			// wire E[7].IMUX_LOGICIN[58]          PCIE.CFGVENID[8]
			// wire E[7].OUT_BEL[0]                PCIE.TRNFCPD[0]
			// wire E[7].OUT_BEL[1]                PCIE.TRNFCCPLD[8]
			// wire E[7].OUT_BEL[2]                PCIE.TRNFCPD[8]
			// wire E[7].OUT_BEL[3]                PCIE.TRNFCNPD[4]
			// wire E[7].OUT_BEL[4]                PCIE.CFGDO[12]
			// wire E[7].OUT_BEL[5]                PCIE.TRNFCCPLD[0]
			// wire E[7].OUT_BEL[8]                PCIE.CFGDO[4]
			// wire E[7].OUT_BEL[11]               PCIE.CFGDO[20]
			// wire E[7].OUT_BEL[14]               PCIE.TRNFCPD[4]
			// wire E[7].OUT_BEL[17]               PCIE.TRNFCNPD[8]
			// wire E[7].OUT_BEL[18]               PCIE.CFGDO[8]
			// wire E[7].OUT_BEL[19]               PCIE.TRNFCNPD[0]
			// wire E[7].OUT_BEL[20]               PCIE.CFGDO[0]
			// wire E[7].OUT_BEL[21]               PCIE.CFGDO[24]
			// wire E[7].OUT_BEL[22]               PCIE.TRNFCCPLD[4]
			// wire E[7].OUT_BEL[23]               PCIE.CFGDO[16]
			// wire E[8].IMUX_LOGICIN[8]           PCIE.CFGERRTLPCPLHEADER[47]
			// wire E[8].IMUX_LOGICIN[10]          PCIE.CFGERRTLPCPLHEADER[23]
			// wire E[8].IMUX_LOGICIN[25]          PCIE.CFGERRTLPCPLHEADER[7]
			// wire E[8].IMUX_LOGICIN[32]          PCIE.CFGERRTLPCPLHEADER[31]
			// wire E[8].IMUX_LOGICIN[48]          PCIE.CFGERRTLPCPLHEADER[15]
			// wire E[8].IMUX_LOGICIN[58]          PCIE.CFGERRTLPCPLHEADER[39]
			// wire E[8].OUT_BEL[1]                PCIE.TRNFCNPH[3]
			// wire E[8].OUT_BEL[2]                PCIE.DBGBADTLPSTATUS
			// wire E[8].OUT_BEL[3]                PCIE.TRNRBARHITN[3]
			// wire E[8].OUT_BEL[4]                PCIE.DBGMLFRMDTCVC
			// wire E[8].OUT_BEL[5]                PCIE.TRNFCPH[3]
			// wire E[8].OUT_BEL[8]                PCIE.TRNFCCPLH[3]
			// wire E[8].OUT_BEL[14]               PCIE.DBGRPLYROLLOVERSTATUS
			// wire E[8].OUT_BEL[17]               PCIE.DBGREGDETECTEDFATAL
			// wire E[8].OUT_BEL[18]               PCIE.TRNFCCPLH[7]
			// wire E[8].OUT_BEL[19]               PCIE.DBGBADTLPLCRC
			// wire E[8].OUT_BEL[20]               PCIE.TRNFCNPH[7]
			// wire E[8].OUT_BEL[22]               PCIE.TRNFCPH[7]
			// wire E[8].OUT_BEL[23]               PCIE.DBGURNOBARHIT
			// wire E[9].IMUX_LOGICIN[8]           PCIE.CFGERRTLPCPLHEADER[46]
			// wire E[9].IMUX_LOGICIN[10]          PCIE.CFGERRTLPCPLHEADER[22]
			// wire E[9].IMUX_LOGICIN[25]          PCIE.CFGERRTLPCPLHEADER[6]
			// wire E[9].IMUX_LOGICIN[32]          PCIE.CFGERRTLPCPLHEADER[30]
			// wire E[9].IMUX_LOGICIN[48]          PCIE.CFGERRTLPCPLHEADER[14]
			// wire E[9].IMUX_LOGICIN[58]          PCIE.CFGERRTLPCPLHEADER[38]
			// wire E[9].OUT_BEL[1]                PCIE.TRNFCNPH[2]
			// wire E[9].OUT_BEL[2]                PCIE.DBGMLFRMDTLPSTATUS
			// wire E[9].OUT_BEL[3]                PCIE.TRNRBARHITN[2]
			// wire E[9].OUT_BEL[4]                PCIE.DBGMLFRMDUNRECTYPE
			// wire E[9].OUT_BEL[5]                PCIE.TRNFCPH[2]
			// wire E[9].OUT_BEL[7]                PCIE.DBGRPLYTIMEOUTSTATUS
			// wire E[9].OUT_BEL[8]                PCIE.TRNFCCPLH[2]
			// wire E[9].OUT_BEL[17]               PCIE.TRNRBARHITN[6]
			// wire E[9].OUT_BEL[18]               PCIE.TRNFCCPLH[6]
			// wire E[9].OUT_BEL[19]               PCIE.DBGMLFRMDLENGTH
			// wire E[9].OUT_BEL[20]               PCIE.TRNFCNPH[6]
			// wire E[9].OUT_BEL[22]               PCIE.TRNFCPH[6]
			// wire E[9].OUT_BEL[23]               PCIE.DBGURUNSUPMSG
			// wire E[10].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[45]
			// wire E[10].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[21]
			// wire E[10].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[5]
			// wire E[10].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[29]
			// wire E[10].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[13]
			// wire E[10].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[37]
			// wire E[10].OUT_BEL[0]               PCIE.TRNREOFN
			// wire E[10].OUT_BEL[1]               PCIE.TRNFCNPH[1]
			// wire E[10].OUT_BEL[2]               PCIE.DBGBADDLLPSTATUS
			// wire E[10].OUT_BEL[3]               PCIE.TRNRBARHITN[1]
			// wire E[10].OUT_BEL[5]               PCIE.TRNFCPH[1]
			// wire E[10].OUT_BEL[8]               PCIE.TRNFCCPLH[1]
			// wire E[10].OUT_BEL[14]              PCIE.TRNRSRCRDYN
			// wire E[10].OUT_BEL[17]              PCIE.TRNRBARHITN[5]
			// wire E[10].OUT_BEL[18]              PCIE.TRNFCCPLH[5]
			// wire E[10].OUT_BEL[19]              PCIE.DBGBADTLPSEQNUM
			// wire E[10].OUT_BEL[20]              PCIE.TRNFCNPH[5]
			// wire E[10].OUT_BEL[22]              PCIE.TRNFCPH[5]
			// wire E[10].OUT_BEL[23]              PCIE.DBGURPOISCFGWR
			// wire E[11].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[44]
			// wire E[11].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[20]
			// wire E[11].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[4]
			// wire E[11].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[28]
			// wire E[11].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[12]
			// wire E[11].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[36]
			// wire E[11].OUT_BEL[0]               PCIE.TRNRSOFN
			// wire E[11].OUT_BEL[1]               PCIE.TRNFCNPH[0]
			// wire E[11].OUT_BEL[3]               PCIE.TRNRBARHITN[0]
			// wire E[11].OUT_BEL[4]               PCIE.DBGMLFRMDMPS
			// wire E[11].OUT_BEL[5]               PCIE.TRNFCPH[0]
			// wire E[11].OUT_BEL[8]               PCIE.TRNFCCPLH[0]
			// wire E[11].OUT_BEL[14]              PCIE.TRNRERRFWDN
			// wire E[11].OUT_BEL[17]              PCIE.TRNRBARHITN[4]
			// wire E[11].OUT_BEL[18]              PCIE.TRNFCCPLH[4]
			// wire E[11].OUT_BEL[19]              PCIE.TRNRSRCDSCN
			// wire E[11].OUT_BEL[20]              PCIE.TRNFCNPH[4]
			// wire E[11].OUT_BEL[22]              PCIE.TRNFCPH[4]
			// wire E[11].OUT_BEL[23]              PCIE.DBGURSTATUS
			// wire E[12].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[43]
			// wire E[12].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[19]
			// wire E[12].IMUX_LOGICIN[16]         PCIE.PIPERXDATAB[4]
			// wire E[12].IMUX_LOGICIN[20]         PCIE.PIPERXDATAB[12]
			// wire E[12].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[3]
			// wire E[12].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSB[0]
			// wire E[12].IMUX_LOGICIN[30]         PCIE.PIPERXDATAB[8]
			// wire E[12].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[27]
			// wire E[12].IMUX_LOGICIN[34]         PCIE.PIPERXDATAB[0]
			// wire E[12].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[11]
			// wire E[12].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[35]
			// wire E[12].OUT_BEL[0]               PCIE.PIPETXDATAB[0]
			// wire E[12].OUT_BEL[1]               PCIE.TRNRD[7]
			// wire E[12].OUT_BEL[2]               PCIE.PIPETXDATAB[4]
			// wire E[12].OUT_BEL[3]               PCIE.PIPETXDATAB[8]
			// wire E[12].OUT_BEL[4]               PCIE.TRNRD[23]
			// wire E[12].OUT_BEL[5]               PCIE.PIPETXDATAB[12]
			// wire E[12].OUT_BEL[8]               PCIE.TRNRD[15]
			// wire E[12].OUT_BEL[10]              PCIE.PIPERXPOLARITYB
			// wire E[12].OUT_BEL[11]              PCIE.TRNRD[31]
			// wire E[12].OUT_BEL[12]              PCIE.PIPETXRCVRDETB
			// wire E[12].OUT_BEL[17]              PCIE.PIPEGTPOWERDOWNB[0]
			// wire E[12].OUT_BEL[18]              PCIE.TRNRD[19]
			// wire E[12].OUT_BEL[20]              PCIE.TRNRD[11]
			// wire E[12].OUT_BEL[21]              PCIE.PIPERXRESETB
			// wire E[12].OUT_BEL[22]              PCIE.TRNRD[3]
			// wire E[12].OUT_BEL[23]              PCIE.TRNRD[27]
			// wire E[13].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[42]
			// wire E[13].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[18]
			// wire E[13].IMUX_LOGICIN[16]         PCIE.PIPERXDATAB[5]
			// wire E[13].IMUX_LOGICIN[20]         PCIE.PIPERXDATAB[13]
			// wire E[13].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[2]
			// wire E[13].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSB[1]
			// wire E[13].IMUX_LOGICIN[30]         PCIE.PIPERXDATAB[9]
			// wire E[13].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[26]
			// wire E[13].IMUX_LOGICIN[34]         PCIE.PIPERXDATAB[1]
			// wire E[13].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[10]
			// wire E[13].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[34]
			// wire E[13].OUT_BEL[0]               PCIE.PIPETXDATAB[1]
			// wire E[13].OUT_BEL[1]               PCIE.TRNRD[6]
			// wire E[13].OUT_BEL[2]               PCIE.PIPETXDATAB[5]
			// wire E[13].OUT_BEL[3]               PCIE.PIPETXDATAB[9]
			// wire E[13].OUT_BEL[4]               PCIE.TRNRD[22]
			// wire E[13].OUT_BEL[5]               PCIE.PIPETXDATAB[13]
			// wire E[13].OUT_BEL[8]               PCIE.TRNRD[14]
			// wire E[13].OUT_BEL[11]              PCIE.TRNRD[30]
			// wire E[13].OUT_BEL[17]              PCIE.PIPEGTPOWERDOWNB[1]
			// wire E[13].OUT_BEL[18]              PCIE.TRNRD[18]
			// wire E[13].OUT_BEL[20]              PCIE.TRNRD[10]
			// wire E[13].OUT_BEL[22]              PCIE.TRNRD[2]
			// wire E[13].OUT_BEL[23]              PCIE.TRNRD[26]
			// wire E[14].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[41]
			// wire E[14].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[17]
			// wire E[14].IMUX_LOGICIN[16]         PCIE.PIPERXDATAB[6]
			// wire E[14].IMUX_LOGICIN[20]         PCIE.PIPERXDATAB[14]
			// wire E[14].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[1]
			// wire E[14].IMUX_LOGICIN[26]         PCIE.PIPERXCHARISKB[0]
			// wire E[14].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSB[2]
			// wire E[14].IMUX_LOGICIN[30]         PCIE.PIPERXDATAB[10]
			// wire E[14].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[25]
			// wire E[14].IMUX_LOGICIN[34]         PCIE.PIPERXDATAB[2]
			// wire E[14].IMUX_LOGICIN[39]         PCIE.CFGTRNPENDINGN
			// wire E[14].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[9]
			// wire E[14].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[33]
			// wire E[14].OUT_BEL[0]               PCIE.PIPETXDATAB[2]
			// wire E[14].OUT_BEL[1]               PCIE.TRNRD[5]
			// wire E[14].OUT_BEL[2]               PCIE.PIPETXDATAB[6]
			// wire E[14].OUT_BEL[3]               PCIE.PIPETXDATAB[10]
			// wire E[14].OUT_BEL[4]               PCIE.TRNRD[21]
			// wire E[14].OUT_BEL[5]               PCIE.PIPETXDATAB[14]
			// wire E[14].OUT_BEL[6]               PCIE.PIPETXCHARISKB[0]
			// wire E[14].OUT_BEL[8]               PCIE.TRNRD[13]
			// wire E[14].OUT_BEL[11]              PCIE.TRNRD[29]
			// wire E[14].OUT_BEL[15]              PCIE.PIPETXCHARDISPVALB[0]
			// wire E[14].OUT_BEL[17]              PCIE.PIPETXCHARDISPMODEB[0]
			// wire E[14].OUT_BEL[18]              PCIE.TRNRD[17]
			// wire E[14].OUT_BEL[20]              PCIE.TRNRD[9]
			// wire E[14].OUT_BEL[22]              PCIE.TRNRD[1]
			// wire E[14].OUT_BEL[23]              PCIE.TRNRD[25]
			// wire E[15].IMUX_LOGICIN[3]          PCIE.PIPERXENTERELECIDLEB
			// wire E[15].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[40]
			// wire E[15].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[16]
			// wire E[15].IMUX_LOGICIN[14]         PCIE.PIPEGTRESETDONEB
			// wire E[15].IMUX_LOGICIN[16]         PCIE.PIPERXDATAB[7]
			// wire E[15].IMUX_LOGICIN[19]         PCIE.PIPEPHYSTATUSB
			// wire E[15].IMUX_LOGICIN[20]         PCIE.PIPERXDATAB[15]
			// wire E[15].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[0]
			// wire E[15].IMUX_LOGICIN[26]         PCIE.PIPERXCHARISKB[1]
			// wire E[15].IMUX_LOGICIN[30]         PCIE.PIPERXDATAB[11]
			// wire E[15].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[24]
			// wire E[15].IMUX_LOGICIN[34]         PCIE.PIPERXDATAB[3]
			// wire E[15].IMUX_LOGICIN[39]         PCIE.CFGPMWAKEN
			// wire E[15].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[8]
			// wire E[15].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[32]
			// wire E[15].OUT_BEL[0]               PCIE.PIPETXDATAB[3]
			// wire E[15].OUT_BEL[1]               PCIE.TRNRD[4]
			// wire E[15].OUT_BEL[2]               PCIE.PIPETXDATAB[7]
			// wire E[15].OUT_BEL[3]               PCIE.PIPETXDATAB[11]
			// wire E[15].OUT_BEL[4]               PCIE.TRNRD[20]
			// wire E[15].OUT_BEL[5]               PCIE.PIPETXDATAB[15]
			// wire E[15].OUT_BEL[6]               PCIE.PIPETXCHARISKB[1]
			// wire E[15].OUT_BEL[8]               PCIE.TRNRD[12]
			// wire E[15].OUT_BEL[11]              PCIE.TRNRD[28]
			// wire E[15].OUT_BEL[12]              PCIE.PIPEGTTXELECIDLEB
			// wire E[15].OUT_BEL[15]              PCIE.PIPETXCHARDISPVALB[1]
			// wire E[15].OUT_BEL[17]              PCIE.PIPETXCHARDISPMODEB[1]
			// wire E[15].OUT_BEL[18]              PCIE.TRNRD[16]
			// wire E[15].OUT_BEL[20]              PCIE.TRNRD[8]
			// wire E[15].OUT_BEL[22]              PCIE.TRNRD[0]
			// wire E[15].OUT_BEL[23]              PCIE.TRNRD[24]
		}

		tile_class GTP {
			cell W[0];
			cell W[1];
			cell W[2];
			cell W[3];
			cell W[4];
			cell W[5];
			cell W[6];
			cell W[7];
			cell E[0];
			cell E[1];
			cell E[2];
			cell E[3];
			cell E[4];
			cell E[5];
			cell E[6];
			cell E[7];
			bitrect MAIN_W[0]: Vertical (30, rev 64);
			bitrect MAIN_W[1]: Vertical (30, rev 64);
			bitrect MAIN_W[2]: Vertical (30, rev 64);
			bitrect MAIN_W[3]: Vertical (30, rev 64);
			bitrect MAIN_W[4]: Vertical (30, rev 64);
			bitrect MAIN_W[5]: Vertical (30, rev 64);
			bitrect MAIN_W[6]: Vertical (30, rev 64);
			bitrect MAIN_W[7]: Vertical (30, rev 64);
			bitrect MAIN_E[0]: Vertical (31, rev 64);
			bitrect MAIN_E[1]: Vertical (31, rev 64);
			bitrect MAIN_E[2]: Vertical (31, rev 64);
			bitrect MAIN_E[3]: Vertical (31, rev 64);
			bitrect MAIN_E[4]: Vertical (31, rev 64);
			bitrect MAIN_E[5]: Vertical (31, rev 64);
			bitrect MAIN_E[6]: Vertical (31, rev 64);
			bitrect MAIN_E[7]: Vertical (31, rev 64);

			bel GTP {
				input DADDR[0] = W[0].IMUX_LOGICIN[32];
				input DADDR[1] = W[0].IMUX_LOGICIN[2];
				input DADDR[2] = W[0].IMUX_LOGICIN[39];
				input DADDR[3] = W[0].IMUX_LOGICIN[27];
				input DADDR[4] = W[1].IMUX_LOGICIN[32];
				input DADDR[5] = W[1].IMUX_LOGICIN[2];
				input DADDR[6] = W[1].IMUX_LOGICIN[39];
				input DADDR[7] = W[1].IMUX_LOGICIN[27];
				input DCLK = ^W[4].IMUX_CLK[0] @!MAIN_E[4][24][2];
				input DEN = W[1].IMUX_LOGICIN[37];
				input DWE = W[2].IMUX_LOGICIN[37];
				input DI[0] = W[0].IMUX_LOGICIN[24];
				input DI[1] = W[0].IMUX_LOGICIN[7];
				input DI[2] = W[0].IMUX_LOGICIN[30];
				input DI[3] = W[0].IMUX_LOGICIN[10];
				input DI[4] = W[1].IMUX_LOGICIN[24];
				input DI[5] = W[1].IMUX_LOGICIN[7];
				input DI[6] = W[1].IMUX_LOGICIN[30];
				input DI[7] = W[1].IMUX_LOGICIN[10];
				input DI[8] = W[2].IMUX_LOGICIN[24];
				input DI[9] = W[2].IMUX_LOGICIN[7];
				input DI[10] = W[2].IMUX_LOGICIN[30];
				input DI[11] = W[2].IMUX_LOGICIN[10];
				input DI[12] = W[3].IMUX_LOGICIN[24];
				input DI[13] = W[3].IMUX_LOGICIN[7];
				input DI[14] = W[3].IMUX_LOGICIN[30];
				input DI[15] = W[3].IMUX_LOGICIN[10];
				input SCANCLK = W[0].IMUX_CLK[0];
				input SCANENB = W[0].IMUX_LOGICIN[29];
				input SCANMODEB = W[2].IMUX_LOGICIN[3];
				input SCANIN[0] = W[0].IMUX_LOGICIN[36];
				input SCANIN[1] = W[1].IMUX_LOGICIN[36];
				input SCANIN[2] = W[2].IMUX_LOGICIN[36];
				input SCANIN[3] = W[3].IMUX_LOGICIN[36];
				input SCANIN[4] = W[0].IMUX_LOGICIN[38];
				input SCANINPMA = W[2].IMUX_LOGICIN[29];
				input GTPCLKFBSEL0EAST[0] = E[6].IMUX_LOGICIN[15];
				input GTPCLKFBSEL0EAST[1] = E[7].IMUX_LOGICIN[15];
				input GTPCLKFBSEL0WEST[0] = W[6].IMUX_LOGICIN[15];
				input GTPCLKFBSEL0WEST[1] = W[7].IMUX_LOGICIN[15];
				input GTPCLKFBSEL1EAST[0] = E[4].IMUX_LOGICIN[15];
				input GTPCLKFBSEL1EAST[1] = E[5].IMUX_LOGICIN[15];
				input GTPCLKFBSEL1WEST[0] = W[4].IMUX_LOGICIN[15];
				input GTPCLKFBSEL1WEST[1] = W[5].IMUX_LOGICIN[15];
				input GCLK00 = W[5].IMUX_CLK[1];
				input GCLK10 = E[5].IMUX_CLK[1];
				input PLLCLK00 = W[0].PLLCLK[0];
				input PLLCLK10 = W[0].PLLCLK[1];
				input CLKTESTSIG00 = W[6].IMUX_LOGICIN[47];
				input CLKTESTSIG10 = E[6].IMUX_LOGICIN[47];
				input REFCLKPWRDNB0 = W[3].IMUX_LOGICIN[17];
				input REFSELDYPLL0[0] = W[5].IMUX_LOGICIN[26];
				input REFSELDYPLL0[1] = W[6].IMUX_LOGICIN[26];
				input REFSELDYPLL0[2] = W[7].IMUX_LOGICIN[26];
				input GTPRESET0 = W[3].IMUX_SR[0];
				input GTPTEST0[0] = W[0].IMUX_LOGICIN[25];
				input GTPTEST0[1] = W[1].IMUX_LOGICIN[25];
				input GTPTEST0[2] = W[2].IMUX_LOGICIN[25];
				input GTPTEST0[3] = W[3].IMUX_LOGICIN[25];
				input GTPTEST0[4] = W[0].IMUX_LOGICIN[54];
				input GTPTEST0[5] = W[1].IMUX_LOGICIN[54];
				input GTPTEST0[6] = W[2].IMUX_LOGICIN[54];
				input GTPTEST0[7] = W[3].IMUX_LOGICIN[54];
				input INTDATAWIDTH0 = W[6].IMUX_LOGICIN[23];
				input PLLLKDETEN0 = W[3].IMUX_LOGICIN[1];
				input PLLPOWERDOWN0 = W[3].IMUX_LOGICIN[57];
				input RXUSRCLK0 = ^W[3].IMUX_CLK[0] @!MAIN_E[4][24][3];
				input RXUSRCLK20 = ^W[3].IMUX_CLK[1] @!MAIN_E[4][24][4];
				input RXRESET0 = W[1].IMUX_SR[0];
				input RXPOWERDOWN0[0] = W[3].IMUX_LOGICIN[44];
				input RXPOWERDOWN0[1] = W[4].IMUX_LOGICIN[44];
				input RXDATAWIDTH0[0] = W[3].IMUX_LOGICIN[31];
				input RXDATAWIDTH0[1] = W[4].IMUX_LOGICIN[31];
				input RXDEC8B10BUSE0 = W[1].IMUX_LOGICIN[44];
				input RXCOMMADETUSE0 = W[0].IMUX_LOGICIN[9];
				input RXENMCOMMAALIGN0 = W[0].IMUX_LOGICIN[31];
				input RXENPCOMMAALIGN0 = W[0].IMUX_LOGICIN[14];
				input RXSLIDE0 = W[0].IMUX_LOGICIN[44];
				input RXBUFRESET0 = W[2].IMUX_SR[1];
				input RXCHBONDMASTER0 = W[1].IMUX_LOGICIN[4];
				input RXCHBONDSLAVE0 = W[0].IMUX_LOGICIN[4];
				input RXENCHANSYNC0 = W[1].IMUX_LOGICIN[3];
				input PRBSCNTRESET0 = W[4].IMUX_SR[1];
				input RXENPRBSTST0[0] = W[0].IMUX_LOGICIN[28];
				input RXENPRBSTST0[1] = W[1].IMUX_LOGICIN[28];
				input RXENPRBSTST0[2] = W[2].IMUX_LOGICIN[28];
				input RXENPMAPHASEALIGN0 = W[2].IMUX_LOGICIN[59];
				input RXPMASETPHASE0 = W[2].IMUX_LOGICIN[8];
				input RXCDRRESET0 = W[3].IMUX_SR[1];
				input RXPOLARITY0 = W[2].IMUX_LOGICIN[44];
				input RXEQMIX0[0] = W[2].IMUX_LOGICIN[27];
				input RXEQMIX0[1] = W[3].IMUX_LOGICIN[27];
				input TXUSRCLK0 = ^W[7].IMUX_CLK[0] @!MAIN_E[4][24][0];
				input TXUSRCLK20 = ^W[7].IMUX_CLK[1] @!MAIN_E[4][24][1];
				input TXRESET0 = W[6].IMUX_SR[0];
				input TXPOWERDOWN0[0] = W[3].IMUX_LOGICIN[23];
				input TXPOWERDOWN0[1] = W[4].IMUX_LOGICIN[23];
				input TXPDOWNASYNCH0 = W[7].IMUX_LOGICIN[45];
				input TXCHARDISPMODE0[0] = W[4].IMUX_LOGICIN[41];
				input TXCHARDISPMODE0[1] = W[5].IMUX_LOGICIN[41];
				input TXCHARDISPMODE0[2] = W[6].IMUX_LOGICIN[41];
				input TXCHARDISPMODE0[3] = W[7].IMUX_LOGICIN[41];
				input TXCHARDISPVAL0[0] = W[4].IMUX_LOGICIN[25];
				input TXCHARDISPVAL0[1] = W[5].IMUX_LOGICIN[25];
				input TXCHARDISPVAL0[2] = W[6].IMUX_LOGICIN[25];
				input TXCHARDISPVAL0[3] = W[7].IMUX_LOGICIN[25];
				input TXCHARISK0[0] = W[4].IMUX_LOGICIN[52];
				input TXCHARISK0[1] = W[5].IMUX_LOGICIN[52];
				input TXCHARISK0[2] = W[6].IMUX_LOGICIN[52];
				input TXCHARISK0[3] = W[7].IMUX_LOGICIN[52];
				input TXBYPASS8B10B0[0] = W[4].IMUX_LOGICIN[29];
				input TXBYPASS8B10B0[1] = W[5].IMUX_LOGICIN[29];
				input TXBYPASS8B10B0[2] = W[6].IMUX_LOGICIN[29];
				input TXBYPASS8B10B0[3] = W[7].IMUX_LOGICIN[29];
				input TXDATA0[0] = W[4].IMUX_LOGICIN[12];
				input TXDATA0[1] = W[5].IMUX_LOGICIN[12];
				input TXDATA0[2] = W[6].IMUX_LOGICIN[12];
				input TXDATA0[3] = W[7].IMUX_LOGICIN[12];
				input TXDATA0[4] = W[4].IMUX_LOGICIN[5];
				input TXDATA0[5] = W[5].IMUX_LOGICIN[5];
				input TXDATA0[6] = W[6].IMUX_LOGICIN[5];
				input TXDATA0[7] = W[7].IMUX_LOGICIN[5];
				input TXDATA0[8] = W[4].IMUX_LOGICIN[4];
				input TXDATA0[9] = W[5].IMUX_LOGICIN[4];
				input TXDATA0[10] = W[6].IMUX_LOGICIN[4];
				input TXDATA0[11] = W[7].IMUX_LOGICIN[4];
				input TXDATA0[12] = W[4].IMUX_LOGICIN[20];
				input TXDATA0[13] = W[5].IMUX_LOGICIN[20];
				input TXDATA0[14] = W[6].IMUX_LOGICIN[20];
				input TXDATA0[15] = W[7].IMUX_LOGICIN[20];
				input TXDATA0[16] = W[4].IMUX_LOGICIN[1];
				input TXDATA0[17] = W[5].IMUX_LOGICIN[1];
				input TXDATA0[18] = W[6].IMUX_LOGICIN[1];
				input TXDATA0[19] = W[7].IMUX_LOGICIN[1];
				input TXDATA0[20] = W[4].IMUX_LOGICIN[3];
				input TXDATA0[21] = W[5].IMUX_LOGICIN[3];
				input TXDATA0[22] = W[6].IMUX_LOGICIN[3];
				input TXDATA0[23] = W[7].IMUX_LOGICIN[3];
				input TXDATA0[24] = W[4].IMUX_LOGICIN[2];
				input TXDATA0[25] = W[5].IMUX_LOGICIN[2];
				input TXDATA0[26] = W[6].IMUX_LOGICIN[2];
				input TXDATA0[27] = W[7].IMUX_LOGICIN[2];
				input TXDATA0[28] = W[4].IMUX_LOGICIN[9];
				input TXDATA0[29] = W[5].IMUX_LOGICIN[9];
				input TXDATA0[30] = W[6].IMUX_LOGICIN[9];
				input TXDATA0[31] = W[7].IMUX_LOGICIN[9];
				input TXDATAWIDTH0[0] = W[3].IMUX_LOGICIN[39];
				input TXDATAWIDTH0[1] = W[4].IMUX_LOGICIN[39];
				input TXENC8B10BUSE0 = W[6].IMUX_LOGICIN[44];
				input TXENPMAPHASEALIGN0 = W[6].IMUX_LOGICIN[59];
				input TXPMASETPHASE0 = W[6].IMUX_LOGICIN[8];
				input TXENPRBSTST0[0] = W[4].IMUX_LOGICIN[28];
				input TXENPRBSTST0[1] = W[5].IMUX_LOGICIN[28];
				input TXENPRBSTST0[2] = W[6].IMUX_LOGICIN[28];
				input TXPRBSFORCEERR0 = W[7].IMUX_LOGICIN[28];
				input TXPOLARITY0 = W[5].IMUX_LOGICIN[23];
				input TXBUFDIFFCTRL0[0] = W[4].IMUX_LOGICIN[32];
				input TXBUFDIFFCTRL0[1] = W[5].IMUX_LOGICIN[32];
				input TXBUFDIFFCTRL0[2] = W[6].IMUX_LOGICIN[32];
				input TXDIFFCTRL0[0] = W[4].IMUX_LOGICIN[19];
				input TXDIFFCTRL0[1] = W[5].IMUX_LOGICIN[19];
				input TXDIFFCTRL0[2] = W[6].IMUX_LOGICIN[19];
				input TXDIFFCTRL0[3] = W[7].IMUX_LOGICIN[19];
				input TXELECIDLE0 = W[5].IMUX_LOGICIN[45];
				input TXINHIBIT0 = W[5].IMUX_LOGICIN[44];
				input TXPREEMPHASIS0[0] = W[4].IMUX_LOGICIN[42];
				input TXPREEMPHASIS0[1] = W[5].IMUX_LOGICIN[42];
				input TXPREEMPHASIS0[2] = W[6].IMUX_LOGICIN[42];
				input TXCOMSTART0 = W[4].IMUX_LOGICIN[16];
				input TXCOMTYPE0 = W[5].IMUX_LOGICIN[16];
				input TXDETECTRX0 = W[6].IMUX_LOGICIN[16];
				input LOOPBACK0[0] = W[1].IMUX_LOGICIN[58];
				input LOOPBACK0[1] = W[2].IMUX_LOGICIN[58];
				input LOOPBACK0[2] = W[3].IMUX_LOGICIN[58];
				input GATERXELECIDLE0 = W[1].IMUX_LOGICIN[48];
				input IGNORESIGDET0 = W[2].IMUX_LOGICIN[48];
				input USRCODEERR0 = W[7].IMUX_LOGICIN[30];
				input TSTCLK0 = ^W[1].IMUX_CLK[0] @!MAIN_E[4][24][5];
				input TSTIN0[0] = W[0].IMUX_LOGICIN[62];
				input TSTIN0[1] = W[0].IMUX_LOGICIN[34];
				input TSTIN0[2] = W[1].IMUX_LOGICIN[62];
				input TSTIN0[3] = W[1].IMUX_LOGICIN[34];
				input TSTIN0[4] = W[2].IMUX_LOGICIN[62];
				input TSTIN0[5] = W[2].IMUX_LOGICIN[34];
				input TSTIN0[6] = W[4].IMUX_LOGICIN[62];
				input TSTIN0[7] = W[4].IMUX_LOGICIN[34];
				input TSTIN0[8] = W[5].IMUX_LOGICIN[62];
				input TSTIN0[9] = W[5].IMUX_LOGICIN[34];
				input TSTIN0[10] = W[7].IMUX_LOGICIN[62];
				input TSTIN0[11] = W[7].IMUX_LOGICIN[34];
				input TSTPWRDN0[0] = W[3].IMUX_LOGICIN[34];
				input TSTPWRDN0[1] = W[3].IMUX_LOGICIN[62];
				input TSTPWRDN0[2] = W[3].IMUX_LOGICIN[47];
				input TSTPWRDN0[3] = W[3].IMUX_LOGICIN[15];
				input TSTPWRDN0[4] = W[3].IMUX_LOGICIN[38];
				input TSTPWRDNOVRD0 = W[3].IMUX_LOGICIN[4];
				input GCLK01 = W[4].IMUX_CLK[1];
				input GCLK11 = E[4].IMUX_CLK[1];
				input PLLCLK01 = W[0].PLLCLK[0];
				input PLLCLK11 = W[0].PLLCLK[1];
				input CLKTESTSIG01 = W[7].IMUX_LOGICIN[47];
				input CLKTESTSIG11 = E[7].IMUX_LOGICIN[47];
				input REFCLKPWRDNB1 = E[3].IMUX_LOGICIN[17];
				input REFSELDYPLL1[0] = E[5].IMUX_LOGICIN[26];
				input REFSELDYPLL1[1] = E[6].IMUX_LOGICIN[26];
				input REFSELDYPLL1[2] = E[7].IMUX_LOGICIN[26];
				input GTPRESET1 = E[3].IMUX_SR[0];
				input GTPTEST1[0] = E[0].IMUX_LOGICIN[25];
				input GTPTEST1[1] = E[1].IMUX_LOGICIN[25];
				input GTPTEST1[2] = E[2].IMUX_LOGICIN[25];
				input GTPTEST1[3] = E[3].IMUX_LOGICIN[25];
				input GTPTEST1[4] = E[0].IMUX_LOGICIN[54];
				input GTPTEST1[5] = E[1].IMUX_LOGICIN[54];
				input GTPTEST1[6] = E[2].IMUX_LOGICIN[54];
				input GTPTEST1[7] = E[3].IMUX_LOGICIN[54];
				input INTDATAWIDTH1 = E[6].IMUX_LOGICIN[23];
				input PLLLKDETEN1 = E[3].IMUX_LOGICIN[1];
				input PLLPOWERDOWN1 = E[3].IMUX_LOGICIN[57];
				input RXUSRCLK1 = ^E[3].IMUX_CLK[0] @!MAIN_E[4][22][2];
				input RXUSRCLK21 = ^E[3].IMUX_CLK[1] @!MAIN_E[4][22][3];
				input RXRESET1 = E[1].IMUX_SR[0];
				input RXPOWERDOWN1[0] = E[3].IMUX_LOGICIN[44];
				input RXPOWERDOWN1[1] = E[4].IMUX_LOGICIN[44];
				input RXDATAWIDTH1[0] = E[3].IMUX_LOGICIN[31];
				input RXDATAWIDTH1[1] = E[4].IMUX_LOGICIN[31];
				input RXDEC8B10BUSE1 = E[1].IMUX_LOGICIN[44];
				input RXCOMMADETUSE1 = E[0].IMUX_LOGICIN[9];
				input RXENMCOMMAALIGN1 = E[0].IMUX_LOGICIN[31];
				input RXENPCOMMAALIGN1 = E[0].IMUX_LOGICIN[14];
				input RXSLIDE1 = E[0].IMUX_LOGICIN[44];
				input RXBUFRESET1 = E[2].IMUX_SR[1];
				input RXCHBONDMASTER1 = E[1].IMUX_LOGICIN[4];
				input RXCHBONDSLAVE1 = E[0].IMUX_LOGICIN[4];
				input RXENCHANSYNC1 = E[1].IMUX_LOGICIN[3];
				input PRBSCNTRESET1 = E[4].IMUX_SR[1];
				input RXENPRBSTST1[0] = E[0].IMUX_LOGICIN[28];
				input RXENPRBSTST1[1] = E[1].IMUX_LOGICIN[28];
				input RXENPRBSTST1[2] = E[2].IMUX_LOGICIN[28];
				input RXENPMAPHASEALIGN1 = E[2].IMUX_LOGICIN[59];
				input RXPMASETPHASE1 = E[2].IMUX_LOGICIN[8];
				input RXCDRRESET1 = E[3].IMUX_SR[1];
				input RXPOLARITY1 = E[2].IMUX_LOGICIN[44];
				input RXEQMIX1[0] = E[2].IMUX_LOGICIN[27];
				input RXEQMIX1[1] = E[3].IMUX_LOGICIN[27];
				input TXUSRCLK1 = ^E[7].IMUX_CLK[0] @!MAIN_E[4][22][0];
				input TXUSRCLK21 = ^E[7].IMUX_CLK[1] @!MAIN_E[4][22][1];
				input TXRESET1 = E[6].IMUX_SR[0];
				input TXPOWERDOWN1[0] = E[3].IMUX_LOGICIN[23];
				input TXPOWERDOWN1[1] = E[4].IMUX_LOGICIN[23];
				input TXPDOWNASYNCH1 = E[7].IMUX_LOGICIN[45];
				input TXCHARDISPMODE1[0] = E[4].IMUX_LOGICIN[41];
				input TXCHARDISPMODE1[1] = E[5].IMUX_LOGICIN[41];
				input TXCHARDISPMODE1[2] = E[6].IMUX_LOGICIN[41];
				input TXCHARDISPMODE1[3] = E[7].IMUX_LOGICIN[41];
				input TXCHARDISPVAL1[0] = E[4].IMUX_LOGICIN[25];
				input TXCHARDISPVAL1[1] = E[5].IMUX_LOGICIN[25];
				input TXCHARDISPVAL1[2] = E[6].IMUX_LOGICIN[25];
				input TXCHARDISPVAL1[3] = E[7].IMUX_LOGICIN[25];
				input TXCHARISK1[0] = E[4].IMUX_LOGICIN[52];
				input TXCHARISK1[1] = E[5].IMUX_LOGICIN[52];
				input TXCHARISK1[2] = E[6].IMUX_LOGICIN[52];
				input TXCHARISK1[3] = E[7].IMUX_LOGICIN[52];
				input TXBYPASS8B10B1[0] = E[4].IMUX_LOGICIN[29];
				input TXBYPASS8B10B1[1] = E[5].IMUX_LOGICIN[29];
				input TXBYPASS8B10B1[2] = E[6].IMUX_LOGICIN[29];
				input TXBYPASS8B10B1[3] = E[7].IMUX_LOGICIN[29];
				input TXDATA1[0] = E[4].IMUX_LOGICIN[12];
				input TXDATA1[1] = E[5].IMUX_LOGICIN[12];
				input TXDATA1[2] = E[6].IMUX_LOGICIN[12];
				input TXDATA1[3] = E[7].IMUX_LOGICIN[12];
				input TXDATA1[4] = E[4].IMUX_LOGICIN[5];
				input TXDATA1[5] = E[5].IMUX_LOGICIN[5];
				input TXDATA1[6] = E[6].IMUX_LOGICIN[5];
				input TXDATA1[7] = E[7].IMUX_LOGICIN[5];
				input TXDATA1[8] = E[4].IMUX_LOGICIN[4];
				input TXDATA1[9] = E[5].IMUX_LOGICIN[4];
				input TXDATA1[10] = E[6].IMUX_LOGICIN[4];
				input TXDATA1[11] = E[7].IMUX_LOGICIN[4];
				input TXDATA1[12] = E[4].IMUX_LOGICIN[20];
				input TXDATA1[13] = E[5].IMUX_LOGICIN[20];
				input TXDATA1[14] = E[6].IMUX_LOGICIN[20];
				input TXDATA1[15] = E[7].IMUX_LOGICIN[20];
				input TXDATA1[16] = E[4].IMUX_LOGICIN[1];
				input TXDATA1[17] = E[5].IMUX_LOGICIN[1];
				input TXDATA1[18] = E[6].IMUX_LOGICIN[1];
				input TXDATA1[19] = E[7].IMUX_LOGICIN[1];
				input TXDATA1[20] = E[4].IMUX_LOGICIN[3];
				input TXDATA1[21] = E[5].IMUX_LOGICIN[3];
				input TXDATA1[22] = E[6].IMUX_LOGICIN[3];
				input TXDATA1[23] = E[7].IMUX_LOGICIN[3];
				input TXDATA1[24] = E[4].IMUX_LOGICIN[2];
				input TXDATA1[25] = E[5].IMUX_LOGICIN[2];
				input TXDATA1[26] = E[6].IMUX_LOGICIN[2];
				input TXDATA1[27] = E[7].IMUX_LOGICIN[2];
				input TXDATA1[28] = E[4].IMUX_LOGICIN[9];
				input TXDATA1[29] = E[5].IMUX_LOGICIN[9];
				input TXDATA1[30] = E[6].IMUX_LOGICIN[9];
				input TXDATA1[31] = E[7].IMUX_LOGICIN[9];
				input TXDATAWIDTH1[0] = E[3].IMUX_LOGICIN[39];
				input TXDATAWIDTH1[1] = E[4].IMUX_LOGICIN[39];
				input TXENC8B10BUSE1 = E[6].IMUX_LOGICIN[44];
				input TXENPMAPHASEALIGN1 = E[6].IMUX_LOGICIN[59];
				input TXPMASETPHASE1 = E[6].IMUX_LOGICIN[8];
				input TXENPRBSTST1[0] = E[4].IMUX_LOGICIN[28];
				input TXENPRBSTST1[1] = E[5].IMUX_LOGICIN[28];
				input TXENPRBSTST1[2] = E[6].IMUX_LOGICIN[28];
				input TXPRBSFORCEERR1 = E[7].IMUX_LOGICIN[28];
				input TXPOLARITY1 = E[5].IMUX_LOGICIN[23];
				input TXBUFDIFFCTRL1[0] = E[4].IMUX_LOGICIN[32];
				input TXBUFDIFFCTRL1[1] = E[5].IMUX_LOGICIN[32];
				input TXBUFDIFFCTRL1[2] = E[6].IMUX_LOGICIN[32];
				input TXDIFFCTRL1[0] = E[4].IMUX_LOGICIN[19];
				input TXDIFFCTRL1[1] = E[5].IMUX_LOGICIN[19];
				input TXDIFFCTRL1[2] = E[6].IMUX_LOGICIN[19];
				input TXDIFFCTRL1[3] = E[7].IMUX_LOGICIN[19];
				input TXELECIDLE1 = E[5].IMUX_LOGICIN[45];
				input TXINHIBIT1 = E[5].IMUX_LOGICIN[44];
				input TXPREEMPHASIS1[0] = E[4].IMUX_LOGICIN[42];
				input TXPREEMPHASIS1[1] = E[5].IMUX_LOGICIN[42];
				input TXPREEMPHASIS1[2] = E[6].IMUX_LOGICIN[42];
				input TXCOMSTART1 = E[4].IMUX_LOGICIN[16];
				input TXCOMTYPE1 = E[5].IMUX_LOGICIN[16];
				input TXDETECTRX1 = E[6].IMUX_LOGICIN[16];
				input LOOPBACK1[0] = E[1].IMUX_LOGICIN[58];
				input LOOPBACK1[1] = E[2].IMUX_LOGICIN[58];
				input LOOPBACK1[2] = E[3].IMUX_LOGICIN[58];
				input GATERXELECIDLE1 = E[1].IMUX_LOGICIN[48];
				input IGNORESIGDET1 = E[2].IMUX_LOGICIN[48];
				input USRCODEERR1 = E[7].IMUX_LOGICIN[30];
				input TSTCLK1 = ^E[1].IMUX_CLK[0] @!MAIN_E[4][22][4];
				input TSTIN1[0] = E[0].IMUX_LOGICIN[62];
				input TSTIN1[1] = E[0].IMUX_LOGICIN[34];
				input TSTIN1[2] = E[1].IMUX_LOGICIN[62];
				input TSTIN1[3] = E[1].IMUX_LOGICIN[34];
				input TSTIN1[4] = E[2].IMUX_LOGICIN[62];
				input TSTIN1[5] = E[2].IMUX_LOGICIN[34];
				input TSTIN1[6] = E[4].IMUX_LOGICIN[62];
				input TSTIN1[7] = E[4].IMUX_LOGICIN[34];
				input TSTIN1[8] = E[5].IMUX_LOGICIN[62];
				input TSTIN1[9] = E[5].IMUX_LOGICIN[34];
				input TSTIN1[10] = E[7].IMUX_LOGICIN[62];
				input TSTIN1[11] = E[7].IMUX_LOGICIN[34];
				input TSTPWRDN1[0] = E[3].IMUX_LOGICIN[34];
				input TSTPWRDN1[1] = E[3].IMUX_LOGICIN[62];
				input TSTPWRDN1[2] = E[3].IMUX_LOGICIN[47];
				input TSTPWRDN1[3] = E[3].IMUX_LOGICIN[15];
				input TSTPWRDN1[4] = E[3].IMUX_LOGICIN[38];
				input TSTPWRDNOVRD1 = E[3].IMUX_LOGICIN[4];
				output DRDY = W[5].OUT_BEL[3];
				output DRPDO[0] = W[4].OUT_BEL[6];
				output DRPDO[1] = W[4].OUT_BEL[13];
				output DRPDO[2] = W[4].OUT_BEL[9];
				output DRPDO[3] = W[4].OUT_BEL[16];
				output DRPDO[4] = W[5].OUT_BEL[6];
				output DRPDO[5] = W[5].OUT_BEL[13];
				output DRPDO[6] = W[5].OUT_BEL[9];
				output DRPDO[7] = W[5].OUT_BEL[16];
				output DRPDO[8] = W[6].OUT_BEL[6];
				output DRPDO[9] = W[6].OUT_BEL[13];
				output DRPDO[10] = W[6].OUT_BEL[9];
				output DRPDO[11] = W[6].OUT_BEL[16];
				output DRPDO[12] = W[7].OUT_BEL[6];
				output DRPDO[13] = W[7].OUT_BEL[13];
				output DRPDO[14] = W[7].OUT_BEL[9];
				output DRPDO[15] = W[7].OUT_BEL[16];
				output SCANOUT[0] = W[4].OUT_BEL[7];
				output SCANOUT[1] = W[5].OUT_BEL[7];
				output SCANOUT[2] = W[6].OUT_BEL[7];
				output SCANOUT[3] = W[7].OUT_BEL[7];
				output SCANOUT[4] = W[4].OUT_BEL[2];
				output SCANOUTPMA = W[5].OUT_BEL[2];
				output GTPCLKFBEAST[0] = W[0].GTPFB[2];
				output GTPCLKFBEAST[1] = W[0].GTPFB[3];
				output GTPCLKFBWEST[0] = W[0].GTPFB[0];
				output GTPCLKFBWEST[1] = W[0].GTPFB[1];
				output REFCLKOUT0 = W[5].OUT_BEL[21];
				output GTPCLKOUT0[0] = W[0].GTPCLK[0];
				output GTPCLKOUT0[1] = W[0].GTPCLK[1];
				output RESETDONE0 = W[3].OUT_BEL[21];
				output PLLLKDET0 = W[5].OUT_BEL[4];
				output RXRECCLK0 = W[4].OUT_BEL[21];
				output RXCHARISCOMMA0[0] = W[0].OUT_BEL[20];
				output RXCHARISCOMMA0[1] = W[1].OUT_BEL[20];
				output RXCHARISCOMMA0[2] = W[2].OUT_BEL[20];
				output RXCHARISCOMMA0[3] = W[3].OUT_BEL[20];
				output RXCHARISK0[0] = W[0].OUT_BEL[22];
				output RXCHARISK0[1] = W[1].OUT_BEL[22];
				output RXCHARISK0[2] = W[2].OUT_BEL[22];
				output RXCHARISK0[3] = W[3].OUT_BEL[22];
				output RXDATA0[0] = W[0].OUT_BEL[0];
				output RXDATA0[1] = W[1].OUT_BEL[0];
				output RXDATA0[2] = W[2].OUT_BEL[0];
				output RXDATA0[3] = W[3].OUT_BEL[0];
				output RXDATA0[4] = W[0].OUT_BEL[2];
				output RXDATA0[5] = W[1].OUT_BEL[2];
				output RXDATA0[6] = W[2].OUT_BEL[2];
				output RXDATA0[7] = W[3].OUT_BEL[2];
				output RXDATA0[8] = W[0].OUT_BEL[3];
				output RXDATA0[9] = W[1].OUT_BEL[3];
				output RXDATA0[10] = W[2].OUT_BEL[3];
				output RXDATA0[11] = W[3].OUT_BEL[3];
				output RXDATA0[12] = W[0].OUT_BEL[5];
				output RXDATA0[13] = W[1].OUT_BEL[5];
				output RXDATA0[14] = W[2].OUT_BEL[5];
				output RXDATA0[15] = W[3].OUT_BEL[5];
				output RXDATA0[16] = W[0].OUT_BEL[1];
				output RXDATA0[17] = W[1].OUT_BEL[1];
				output RXDATA0[18] = W[2].OUT_BEL[1];
				output RXDATA0[19] = W[3].OUT_BEL[1];
				output RXDATA0[20] = W[0].OUT_BEL[8];
				output RXDATA0[21] = W[1].OUT_BEL[8];
				output RXDATA0[22] = W[2].OUT_BEL[8];
				output RXDATA0[23] = W[3].OUT_BEL[8];
				output RXDATA0[24] = W[0].OUT_BEL[4];
				output RXDATA0[25] = W[1].OUT_BEL[4];
				output RXDATA0[26] = W[2].OUT_BEL[4];
				output RXDATA0[27] = W[3].OUT_BEL[4];
				output RXDATA0[28] = W[0].OUT_BEL[11];
				output RXDATA0[29] = W[1].OUT_BEL[11];
				output RXDATA0[30] = W[2].OUT_BEL[11];
				output RXDATA0[31] = W[3].OUT_BEL[11];
				output RXDISPERR0[0] = W[0].OUT_BEL[17];
				output RXDISPERR0[1] = W[1].OUT_BEL[17];
				output RXDISPERR0[2] = W[2].OUT_BEL[17];
				output RXDISPERR0[3] = W[3].OUT_BEL[17];
				output RXNOTINTABLE0[0] = W[0].OUT_BEL[19];
				output RXNOTINTABLE0[1] = W[1].OUT_BEL[19];
				output RXNOTINTABLE0[2] = W[2].OUT_BEL[19];
				output RXNOTINTABLE0[3] = W[3].OUT_BEL[19];
				output RXRUNDISP0[0] = W[0].OUT_BEL[14];
				output RXRUNDISP0[1] = W[1].OUT_BEL[14];
				output RXRUNDISP0[2] = W[2].OUT_BEL[14];
				output RXRUNDISP0[3] = W[3].OUT_BEL[14];
				output RXBYTEISALIGNED0 = W[5].OUT_BEL[11];
				output RXBYTEREALIGN0 = W[5].OUT_BEL[8];
				output RXCOMMADET0 = W[4].OUT_BEL[0];
				output RXLOSSOFSYNC0[0] = W[4].OUT_BEL[22];
				output RXLOSSOFSYNC0[1] = W[5].OUT_BEL[22];
				output RXBUFSTATUS0[0] = W[0].OUT_BEL[18];
				output RXBUFSTATUS0[1] = W[1].OUT_BEL[18];
				output RXBUFSTATUS0[2] = W[2].OUT_BEL[18];
				output RXCLKCORCNT0[0] = W[0].OUT_BEL[23];
				output RXCLKCORCNT0[1] = W[1].OUT_BEL[23];
				output RXCLKCORCNT0[2] = W[2].OUT_BEL[23];
				output RXCHANBONDSEQ0 = W[4].OUT_BEL[19];
				output RXCHANISALIGNED0 = W[4].OUT_BEL[20];
				output RXCHANREALIGN0 = W[4].OUT_BEL[8];
				output RXPRBSERR0 = W[4].OUT_BEL[3];
				output RXELECIDLE0 = W[3].OUT_BEL[18];
				output RXSTATUS0[0] = W[0].OUT_BEL[21];
				output RXSTATUS0[1] = W[1].OUT_BEL[21];
				output RXSTATUS0[2] = W[2].OUT_BEL[21];
				output RXVALID0 = W[4].OUT_BEL[17];
				output TXOUTCLK0 = W[7].OUT_BEL[21];
				output TXKERR0[0] = W[4].OUT_BEL[5];
				output TXKERR0[1] = W[5].OUT_BEL[5];
				output TXKERR0[2] = W[6].OUT_BEL[5];
				output TXKERR0[3] = W[7].OUT_BEL[5];
				output TXRUNDISP0[0] = W[4].OUT_BEL[1];
				output TXRUNDISP0[1] = W[5].OUT_BEL[1];
				output TXRUNDISP0[2] = W[6].OUT_BEL[1];
				output TXRUNDISP0[3] = W[7].OUT_BEL[1];
				output TXBUFSTATUS0[0] = W[6].OUT_BEL[3];
				output TXBUFSTATUS0[1] = W[7].OUT_BEL[3];
				output PHYSTATUS0 = W[3].OUT_BEL[23];
				output TSTOUT0[0] = W[5].OUT_BEL[18];
				output TSTOUT0[1] = W[6].OUT_BEL[11];
				output TSTOUT0[2] = W[6].OUT_BEL[18];
				output TSTOUT0[3] = W[7].OUT_BEL[11];
				output TSTOUT0[4] = W[7].OUT_BEL[18];
				output REFCLKOUT1 = E[5].OUT_BEL[21];
				output GTPCLKOUT1[0] = W[0].GTPCLK[2];
				output GTPCLKOUT1[1] = W[0].GTPCLK[3];
				output RESETDONE1 = E[3].OUT_BEL[21];
				output PLLLKDET1 = E[5].OUT_BEL[4];
				output RXRECCLK1 = E[4].OUT_BEL[21];
				output RXCHARISCOMMA1[0] = E[0].OUT_BEL[20];
				output RXCHARISCOMMA1[1] = E[1].OUT_BEL[20];
				output RXCHARISCOMMA1[2] = E[2].OUT_BEL[20];
				output RXCHARISCOMMA1[3] = E[3].OUT_BEL[20];
				output RXCHARISK1[0] = E[0].OUT_BEL[22];
				output RXCHARISK1[1] = E[1].OUT_BEL[22];
				output RXCHARISK1[2] = E[2].OUT_BEL[22];
				output RXCHARISK1[3] = E[3].OUT_BEL[22];
				output RXDATA1[0] = E[0].OUT_BEL[0];
				output RXDATA1[1] = E[1].OUT_BEL[0];
				output RXDATA1[2] = E[2].OUT_BEL[0];
				output RXDATA1[3] = E[3].OUT_BEL[0];
				output RXDATA1[4] = E[0].OUT_BEL[2];
				output RXDATA1[5] = E[1].OUT_BEL[2];
				output RXDATA1[6] = E[2].OUT_BEL[2];
				output RXDATA1[7] = E[3].OUT_BEL[2];
				output RXDATA1[8] = E[0].OUT_BEL[3];
				output RXDATA1[9] = E[1].OUT_BEL[3];
				output RXDATA1[10] = E[2].OUT_BEL[3];
				output RXDATA1[11] = E[3].OUT_BEL[3];
				output RXDATA1[12] = E[0].OUT_BEL[5];
				output RXDATA1[13] = E[1].OUT_BEL[5];
				output RXDATA1[14] = E[2].OUT_BEL[5];
				output RXDATA1[15] = E[3].OUT_BEL[5];
				output RXDATA1[16] = E[0].OUT_BEL[1];
				output RXDATA1[17] = E[1].OUT_BEL[1];
				output RXDATA1[18] = E[2].OUT_BEL[1];
				output RXDATA1[19] = E[3].OUT_BEL[1];
				output RXDATA1[20] = E[0].OUT_BEL[8];
				output RXDATA1[21] = E[1].OUT_BEL[8];
				output RXDATA1[22] = E[2].OUT_BEL[8];
				output RXDATA1[23] = E[3].OUT_BEL[8];
				output RXDATA1[24] = E[0].OUT_BEL[4];
				output RXDATA1[25] = E[1].OUT_BEL[4];
				output RXDATA1[26] = E[2].OUT_BEL[4];
				output RXDATA1[27] = E[3].OUT_BEL[4];
				output RXDATA1[28] = E[0].OUT_BEL[11];
				output RXDATA1[29] = E[1].OUT_BEL[11];
				output RXDATA1[30] = E[2].OUT_BEL[11];
				output RXDATA1[31] = E[3].OUT_BEL[11];
				output RXDISPERR1[0] = E[0].OUT_BEL[17];
				output RXDISPERR1[1] = E[1].OUT_BEL[17];
				output RXDISPERR1[2] = E[2].OUT_BEL[17];
				output RXDISPERR1[3] = E[3].OUT_BEL[17];
				output RXNOTINTABLE1[0] = E[0].OUT_BEL[19];
				output RXNOTINTABLE1[1] = E[1].OUT_BEL[19];
				output RXNOTINTABLE1[2] = E[2].OUT_BEL[19];
				output RXNOTINTABLE1[3] = E[3].OUT_BEL[19];
				output RXRUNDISP1[0] = E[0].OUT_BEL[14];
				output RXRUNDISP1[1] = E[1].OUT_BEL[14];
				output RXRUNDISP1[2] = E[2].OUT_BEL[14];
				output RXRUNDISP1[3] = E[3].OUT_BEL[14];
				output RXBYTEISALIGNED1 = E[5].OUT_BEL[11];
				output RXBYTEREALIGN1 = E[5].OUT_BEL[8];
				output RXCOMMADET1 = E[4].OUT_BEL[0];
				output RXLOSSOFSYNC1[0] = E[4].OUT_BEL[22];
				output RXLOSSOFSYNC1[1] = E[5].OUT_BEL[22];
				output RXBUFSTATUS1[0] = E[0].OUT_BEL[18];
				output RXBUFSTATUS1[1] = E[1].OUT_BEL[18];
				output RXBUFSTATUS1[2] = E[2].OUT_BEL[18];
				output RXCLKCORCNT1[0] = E[0].OUT_BEL[23];
				output RXCLKCORCNT1[1] = E[1].OUT_BEL[23];
				output RXCLKCORCNT1[2] = E[2].OUT_BEL[23];
				output RXCHANBONDSEQ1 = E[4].OUT_BEL[19];
				output RXCHANISALIGNED1 = E[4].OUT_BEL[20];
				output RXCHANREALIGN1 = E[4].OUT_BEL[8];
				output RXPRBSERR1 = E[4].OUT_BEL[3];
				output RXELECIDLE1 = E[3].OUT_BEL[18];
				output RXSTATUS1[0] = E[0].OUT_BEL[21];
				output RXSTATUS1[1] = E[1].OUT_BEL[21];
				output RXSTATUS1[2] = E[2].OUT_BEL[21];
				output RXVALID1 = E[4].OUT_BEL[17];
				output TXOUTCLK1 = E[7].OUT_BEL[21];
				output TXKERR1[0] = E[4].OUT_BEL[5];
				output TXKERR1[1] = E[5].OUT_BEL[5];
				output TXKERR1[2] = E[6].OUT_BEL[5];
				output TXKERR1[3] = E[7].OUT_BEL[5];
				output TXRUNDISP1[0] = E[4].OUT_BEL[1];
				output TXRUNDISP1[1] = E[5].OUT_BEL[1];
				output TXRUNDISP1[2] = E[6].OUT_BEL[1];
				output TXRUNDISP1[3] = E[7].OUT_BEL[1];
				output TXBUFSTATUS1[0] = E[6].OUT_BEL[3];
				output TXBUFSTATUS1[1] = E[7].OUT_BEL[3];
				output PHYSTATUS1 = E[3].OUT_BEL[23];
				output TSTOUT1[0] = E[5].OUT_BEL[18];
				output TSTOUT1[1] = E[6].OUT_BEL[11];
				output TSTOUT1[2] = E[6].OUT_BEL[18];
				output TSTOUT1[3] = E[7].OUT_BEL[11];
				output TSTOUT1[4] = E[7].OUT_BEL[18];
				attribute DRP @[
					[MAIN_E[0][25][15], MAIN_E[0][25][14], MAIN_E[0][25][13], MAIN_E[0][25][12], MAIN_E[0][25][11], MAIN_E[0][25][10], MAIN_E[0][25][9], MAIN_E[0][25][8], MAIN_E[0][25][7], MAIN_E[0][25][6], MAIN_E[0][25][5], MAIN_E[0][25][4], MAIN_E[0][25][3], MAIN_E[0][25][2], MAIN_E[0][25][1], MAIN_E[0][25][0]],
					[MAIN_E[0][25][31], MAIN_E[0][25][30], MAIN_E[0][25][29], MAIN_E[0][25][28], MAIN_E[0][25][27], MAIN_E[0][25][26], MAIN_E[0][25][25], MAIN_E[0][25][24], MAIN_E[0][25][23], MAIN_E[0][25][22], MAIN_E[0][25][21], MAIN_E[0][25][20], MAIN_E[0][25][19], MAIN_E[0][25][18], MAIN_E[0][25][17], MAIN_E[0][25][16]],
					[MAIN_E[0][25][47], MAIN_E[0][25][46], MAIN_E[0][25][45], MAIN_E[0][25][44], MAIN_E[0][25][43], MAIN_E[0][25][42], MAIN_E[0][25][41], MAIN_E[0][25][40], MAIN_E[0][25][39], MAIN_E[0][25][38], MAIN_E[0][25][37], MAIN_E[0][25][36], MAIN_E[0][25][35], MAIN_E[0][25][34], MAIN_E[0][25][33], MAIN_E[0][25][32]],
					[MAIN_E[0][25][63], MAIN_E[0][25][62], MAIN_E[0][25][61], MAIN_E[0][25][60], MAIN_E[0][25][59], MAIN_E[0][25][58], MAIN_E[0][25][57], MAIN_E[0][25][56], MAIN_E[0][25][55], MAIN_E[0][25][54], MAIN_E[0][25][53], MAIN_E[0][25][52], MAIN_E[0][25][51], MAIN_E[0][25][50], MAIN_E[0][25][49], MAIN_E[0][25][48]],
					[MAIN_E[1][25][15], MAIN_E[1][25][14], MAIN_E[1][25][13], MAIN_E[1][25][12], MAIN_E[1][25][11], MAIN_E[1][25][10], MAIN_E[1][25][9], MAIN_E[1][25][8], MAIN_E[1][25][7], MAIN_E[1][25][6], MAIN_E[1][25][5], MAIN_E[1][25][4], MAIN_E[1][25][3], MAIN_E[1][25][2], MAIN_E[1][25][1], MAIN_E[1][25][0]],
					[MAIN_E[1][25][31], MAIN_E[1][25][30], MAIN_E[1][25][29], MAIN_E[1][25][28], MAIN_E[1][25][27], MAIN_E[1][25][26], MAIN_E[1][25][25], MAIN_E[1][25][24], MAIN_E[1][25][23], MAIN_E[1][25][22], MAIN_E[1][25][21], MAIN_E[1][25][20], MAIN_E[1][25][19], MAIN_E[1][25][18], MAIN_E[1][25][17], MAIN_E[1][25][16]],
					[MAIN_E[1][25][47], MAIN_E[1][25][46], MAIN_E[1][25][45], MAIN_E[1][25][44], MAIN_E[1][25][43], MAIN_E[1][25][42], MAIN_E[1][25][41], MAIN_E[1][25][40], MAIN_E[1][25][39], MAIN_E[1][25][38], MAIN_E[1][25][37], MAIN_E[1][25][36], MAIN_E[1][25][35], MAIN_E[1][25][34], MAIN_E[1][25][33], MAIN_E[1][25][32]],
					[MAIN_E[1][25][63], MAIN_E[1][25][62], MAIN_E[1][25][61], MAIN_E[1][25][60], MAIN_E[1][25][59], MAIN_E[1][25][58], MAIN_E[1][25][57], MAIN_E[1][25][56], MAIN_E[1][25][55], MAIN_E[1][25][54], MAIN_E[1][25][53], MAIN_E[1][25][52], MAIN_E[1][25][51], MAIN_E[1][25][50], MAIN_E[1][25][49], MAIN_E[1][25][48]],
					[MAIN_E[2][25][15], MAIN_E[2][25][14], MAIN_E[2][25][13], MAIN_E[2][25][12], MAIN_E[2][25][11], MAIN_E[2][25][10], MAIN_E[2][25][9], MAIN_E[2][25][8], MAIN_E[2][25][7], MAIN_E[2][25][6], MAIN_E[2][25][5], MAIN_E[2][25][4], MAIN_E[2][25][3], MAIN_E[2][25][2], MAIN_E[2][25][1], MAIN_E[2][25][0]],
					[MAIN_E[2][25][31], MAIN_E[2][25][30], MAIN_E[2][25][29], MAIN_E[2][25][28], MAIN_E[2][25][27], MAIN_E[2][25][26], MAIN_E[2][25][25], MAIN_E[2][25][24], MAIN_E[2][25][23], MAIN_E[2][25][22], MAIN_E[2][25][21], MAIN_E[2][25][20], MAIN_E[2][25][19], MAIN_E[2][25][18], MAIN_E[2][25][17], MAIN_E[2][25][16]],
					[MAIN_E[2][25][47], MAIN_E[2][25][46], MAIN_E[2][25][45], MAIN_E[2][25][44], MAIN_E[2][25][43], MAIN_E[2][25][42], MAIN_E[2][25][41], MAIN_E[2][25][40], MAIN_E[2][25][39], MAIN_E[2][25][38], MAIN_E[2][25][37], MAIN_E[2][25][36], MAIN_E[2][25][35], MAIN_E[2][25][34], MAIN_E[2][25][33], MAIN_E[2][25][32]],
					[MAIN_E[2][25][63], MAIN_E[2][25][62], MAIN_E[2][25][61], MAIN_E[2][25][60], MAIN_E[2][25][59], MAIN_E[2][25][58], MAIN_E[2][25][57], MAIN_E[2][25][56], MAIN_E[2][25][55], MAIN_E[2][25][54], MAIN_E[2][25][53], MAIN_E[2][25][52], MAIN_E[2][25][51], MAIN_E[2][25][50], MAIN_E[2][25][49], MAIN_E[2][25][48]],
					[MAIN_E[3][25][15], MAIN_E[3][25][14], MAIN_E[3][25][13], MAIN_E[3][25][12], MAIN_E[3][25][11], MAIN_E[3][25][10], MAIN_E[3][25][9], MAIN_E[3][25][8], MAIN_E[3][25][7], MAIN_E[3][25][6], MAIN_E[3][25][5], MAIN_E[3][25][4], MAIN_E[3][25][3], MAIN_E[3][25][2], MAIN_E[3][25][1], MAIN_E[3][25][0]],
					[MAIN_E[3][25][31], MAIN_E[3][25][30], MAIN_E[3][25][29], MAIN_E[3][25][28], MAIN_E[3][25][27], MAIN_E[3][25][26], MAIN_E[3][25][25], MAIN_E[3][25][24], MAIN_E[3][25][23], MAIN_E[3][25][22], MAIN_E[3][25][21], MAIN_E[3][25][20], MAIN_E[3][25][19], MAIN_E[3][25][18], MAIN_E[3][25][17], MAIN_E[3][25][16]],
					[MAIN_E[3][25][47], MAIN_E[3][25][46], MAIN_E[3][25][45], MAIN_E[3][25][44], MAIN_E[3][25][43], MAIN_E[3][25][42], MAIN_E[3][25][41], MAIN_E[3][25][40], MAIN_E[3][25][39], MAIN_E[3][25][38], MAIN_E[3][25][37], MAIN_E[3][25][36], MAIN_E[3][25][35], MAIN_E[3][25][34], MAIN_E[3][25][33], MAIN_E[3][25][32]],
					[MAIN_E[3][25][63], MAIN_E[3][25][62], MAIN_E[3][25][61], MAIN_E[3][25][60], MAIN_E[3][25][59], MAIN_E[3][25][58], MAIN_E[3][25][57], MAIN_E[3][25][56], MAIN_E[3][25][55], MAIN_E[3][25][54], MAIN_E[3][25][53], MAIN_E[3][25][52], MAIN_E[3][25][51], MAIN_E[3][25][50], MAIN_E[3][25][49], MAIN_E[3][25][48]],
					[MAIN_E[4][25][15], MAIN_E[4][25][14], MAIN_E[4][25][13], MAIN_E[4][25][12], MAIN_E[4][25][11], MAIN_E[4][25][10], MAIN_E[4][25][9], MAIN_E[4][25][8], MAIN_E[4][25][7], MAIN_E[4][25][6], MAIN_E[4][25][5], MAIN_E[4][25][4], MAIN_E[4][25][3], MAIN_E[4][25][2], MAIN_E[4][25][1], MAIN_E[4][25][0]],
					[MAIN_E[4][25][31], MAIN_E[4][25][30], MAIN_E[4][25][29], MAIN_E[4][25][28], MAIN_E[4][25][27], MAIN_E[4][25][26], MAIN_E[4][25][25], MAIN_E[4][25][24], MAIN_E[4][25][23], MAIN_E[4][25][22], MAIN_E[4][25][21], MAIN_E[4][25][20], MAIN_E[4][25][19], MAIN_E[4][25][18], MAIN_E[4][25][17], MAIN_E[4][25][16]],
					[MAIN_E[4][25][47], MAIN_E[4][25][46], MAIN_E[4][25][45], MAIN_E[4][25][44], MAIN_E[4][25][43], MAIN_E[4][25][42], MAIN_E[4][25][41], MAIN_E[4][25][40], MAIN_E[4][25][39], MAIN_E[4][25][38], MAIN_E[4][25][37], MAIN_E[4][25][36], MAIN_E[4][25][35], MAIN_E[4][25][34], MAIN_E[4][25][33], MAIN_E[4][25][32]],
					[MAIN_E[4][25][63], MAIN_E[4][25][62], MAIN_E[4][25][61], MAIN_E[4][25][60], MAIN_E[4][25][59], MAIN_E[4][25][58], MAIN_E[4][25][57], MAIN_E[4][25][56], MAIN_E[4][25][55], MAIN_E[4][25][54], MAIN_E[4][25][53], MAIN_E[4][25][52], MAIN_E[4][25][51], MAIN_E[4][25][50], MAIN_E[4][25][49], MAIN_E[4][25][48]],
					[MAIN_E[5][25][15], MAIN_E[5][25][14], MAIN_E[5][25][13], MAIN_E[5][25][12], MAIN_E[5][25][11], MAIN_E[5][25][10], MAIN_E[5][25][9], MAIN_E[5][25][8], MAIN_E[5][25][7], MAIN_E[5][25][6], MAIN_E[5][25][5], MAIN_E[5][25][4], MAIN_E[5][25][3], MAIN_E[5][25][2], MAIN_E[5][25][1], MAIN_E[5][25][0]],
					[MAIN_E[5][25][31], MAIN_E[5][25][30], MAIN_E[5][25][29], MAIN_E[5][25][28], MAIN_E[5][25][27], MAIN_E[5][25][26], MAIN_E[5][25][25], MAIN_E[5][25][24], MAIN_E[5][25][23], MAIN_E[5][25][22], MAIN_E[5][25][21], MAIN_E[5][25][20], MAIN_E[5][25][19], MAIN_E[5][25][18], MAIN_E[5][25][17], MAIN_E[5][25][16]],
					[MAIN_E[5][25][47], MAIN_E[5][25][46], MAIN_E[5][25][45], MAIN_E[5][25][44], MAIN_E[5][25][43], MAIN_E[5][25][42], MAIN_E[5][25][41], MAIN_E[5][25][40], MAIN_E[5][25][39], MAIN_E[5][25][38], MAIN_E[5][25][37], MAIN_E[5][25][36], MAIN_E[5][25][35], MAIN_E[5][25][34], MAIN_E[5][25][33], MAIN_E[5][25][32]],
					[MAIN_E[5][25][63], MAIN_E[5][25][62], MAIN_E[5][25][61], MAIN_E[5][25][60], MAIN_E[5][25][59], MAIN_E[5][25][58], MAIN_E[5][25][57], MAIN_E[5][25][56], MAIN_E[5][25][55], MAIN_E[5][25][54], MAIN_E[5][25][53], MAIN_E[5][25][52], MAIN_E[5][25][51], MAIN_E[5][25][50], MAIN_E[5][25][49], MAIN_E[5][25][48]],
					[MAIN_E[6][25][15], MAIN_E[6][25][14], MAIN_E[6][25][13], MAIN_E[6][25][12], MAIN_E[6][25][11], MAIN_E[6][25][10], MAIN_E[6][25][9], MAIN_E[6][25][8], MAIN_E[6][25][7], MAIN_E[6][25][6], MAIN_E[6][25][5], MAIN_E[6][25][4], MAIN_E[6][25][3], MAIN_E[6][25][2], MAIN_E[6][25][1], MAIN_E[6][25][0]],
					[MAIN_E[6][25][31], MAIN_E[6][25][30], MAIN_E[6][25][29], MAIN_E[6][25][28], MAIN_E[6][25][27], MAIN_E[6][25][26], MAIN_E[6][25][25], MAIN_E[6][25][24], MAIN_E[6][25][23], MAIN_E[6][25][22], MAIN_E[6][25][21], MAIN_E[6][25][20], MAIN_E[6][25][19], MAIN_E[6][25][18], MAIN_E[6][25][17], MAIN_E[6][25][16]],
					[MAIN_E[6][25][47], MAIN_E[6][25][46], MAIN_E[6][25][45], MAIN_E[6][25][44], MAIN_E[6][25][43], MAIN_E[6][25][42], MAIN_E[6][25][41], MAIN_E[6][25][40], MAIN_E[6][25][39], MAIN_E[6][25][38], MAIN_E[6][25][37], MAIN_E[6][25][36], MAIN_E[6][25][35], MAIN_E[6][25][34], MAIN_E[6][25][33], MAIN_E[6][25][32]],
					[MAIN_E[6][25][63], MAIN_E[6][25][62], MAIN_E[6][25][61], MAIN_E[6][25][60], MAIN_E[6][25][59], MAIN_E[6][25][58], MAIN_E[6][25][57], MAIN_E[6][25][56], MAIN_E[6][25][55], MAIN_E[6][25][54], MAIN_E[6][25][53], MAIN_E[6][25][52], MAIN_E[6][25][51], MAIN_E[6][25][50], MAIN_E[6][25][49], MAIN_E[6][25][48]],
					[MAIN_E[7][25][15], MAIN_E[7][25][14], MAIN_E[7][25][13], MAIN_E[7][25][12], MAIN_E[7][25][11], MAIN_E[7][25][10], MAIN_E[7][25][9], MAIN_E[7][25][8], MAIN_E[7][25][7], MAIN_E[7][25][6], MAIN_E[7][25][5], MAIN_E[7][25][4], MAIN_E[7][25][3], MAIN_E[7][25][2], MAIN_E[7][25][1], MAIN_E[7][25][0]],
					[MAIN_E[7][25][31], MAIN_E[7][25][30], MAIN_E[7][25][29], MAIN_E[7][25][28], MAIN_E[7][25][27], MAIN_E[7][25][26], MAIN_E[7][25][25], MAIN_E[7][25][24], MAIN_E[7][25][23], MAIN_E[7][25][22], MAIN_E[7][25][21], MAIN_E[7][25][20], MAIN_E[7][25][19], MAIN_E[7][25][18], MAIN_E[7][25][17], MAIN_E[7][25][16]],
					[MAIN_E[7][25][47], MAIN_E[7][25][46], MAIN_E[7][25][45], MAIN_E[7][25][44], MAIN_E[7][25][43], MAIN_E[7][25][42], MAIN_E[7][25][41], MAIN_E[7][25][40], MAIN_E[7][25][39], MAIN_E[7][25][38], MAIN_E[7][25][37], MAIN_E[7][25][36], MAIN_E[7][25][35], MAIN_E[7][25][34], MAIN_E[7][25][33], MAIN_E[7][25][32]],
					[MAIN_E[7][25][63], MAIN_E[7][25][62], MAIN_E[7][25][61], MAIN_E[7][25][60], MAIN_E[7][25][59], MAIN_E[7][25][58], MAIN_E[7][25][57], MAIN_E[7][25][56], MAIN_E[7][25][55], MAIN_E[7][25][54], MAIN_E[7][25][53], MAIN_E[7][25][52], MAIN_E[7][25][51], MAIN_E[7][25][50], MAIN_E[7][25][49], MAIN_E[7][25][48]],
					[MAIN_E[0][24][15], MAIN_E[0][24][14], MAIN_E[0][24][13], MAIN_E[0][24][12], MAIN_E[0][24][11], MAIN_E[0][24][10], MAIN_E[0][24][9], MAIN_E[0][24][8], MAIN_E[0][24][7], MAIN_E[0][24][6], MAIN_E[0][24][5], MAIN_E[0][24][4], MAIN_E[0][24][3], MAIN_E[0][24][2], MAIN_E[0][24][1], MAIN_E[0][24][0]],
					[MAIN_E[0][24][31], MAIN_E[0][24][30], MAIN_E[0][24][29], MAIN_E[0][24][28], MAIN_E[0][24][27], MAIN_E[0][24][26], MAIN_E[0][24][25], MAIN_E[0][24][24], MAIN_E[0][24][23], MAIN_E[0][24][22], MAIN_E[0][24][21], MAIN_E[0][24][20], MAIN_E[0][24][19], MAIN_E[0][24][18], MAIN_E[0][24][17], MAIN_E[0][24][16]],
					[MAIN_E[0][24][47], MAIN_E[0][24][46], MAIN_E[0][24][45], MAIN_E[0][24][44], MAIN_E[0][24][43], MAIN_E[0][24][42], MAIN_E[0][24][41], MAIN_E[0][24][40], MAIN_E[0][24][39], MAIN_E[0][24][38], MAIN_E[0][24][37], MAIN_E[0][24][36], MAIN_E[0][24][35], MAIN_E[0][24][34], MAIN_E[0][24][33], MAIN_E[0][24][32]],
					[MAIN_E[0][24][63], MAIN_E[0][24][62], MAIN_E[0][24][61], MAIN_E[0][24][60], MAIN_E[0][24][59], MAIN_E[0][24][58], MAIN_E[0][24][57], MAIN_E[0][24][56], MAIN_E[0][24][55], MAIN_E[0][24][54], MAIN_E[0][24][53], MAIN_E[0][24][52], MAIN_E[0][24][51], MAIN_E[0][24][50], MAIN_E[0][24][49], MAIN_E[0][24][48]],
					[MAIN_E[1][24][15], MAIN_E[1][24][14], MAIN_E[1][24][13], MAIN_E[1][24][12], MAIN_E[1][24][11], MAIN_E[1][24][10], MAIN_E[1][24][9], MAIN_E[1][24][8], MAIN_E[1][24][7], MAIN_E[1][24][6], MAIN_E[1][24][5], MAIN_E[1][24][4], MAIN_E[1][24][3], MAIN_E[1][24][2], MAIN_E[1][24][1], MAIN_E[1][24][0]],
					[MAIN_E[1][24][31], MAIN_E[1][24][30], MAIN_E[1][24][29], MAIN_E[1][24][28], MAIN_E[1][24][27], MAIN_E[1][24][26], MAIN_E[1][24][25], MAIN_E[1][24][24], MAIN_E[1][24][23], MAIN_E[1][24][22], MAIN_E[1][24][21], MAIN_E[1][24][20], MAIN_E[1][24][19], MAIN_E[1][24][18], MAIN_E[1][24][17], MAIN_E[1][24][16]],
					[MAIN_E[1][24][47], MAIN_E[1][24][46], MAIN_E[1][24][45], MAIN_E[1][24][44], MAIN_E[1][24][43], MAIN_E[1][24][42], MAIN_E[1][24][41], MAIN_E[1][24][40], MAIN_E[1][24][39], MAIN_E[1][24][38], MAIN_E[1][24][37], MAIN_E[1][24][36], MAIN_E[1][24][35], MAIN_E[1][24][34], MAIN_E[1][24][33], MAIN_E[1][24][32]],
					[MAIN_E[1][24][63], MAIN_E[1][24][62], MAIN_E[1][24][61], MAIN_E[1][24][60], MAIN_E[1][24][59], MAIN_E[1][24][58], MAIN_E[1][24][57], MAIN_E[1][24][56], MAIN_E[1][24][55], MAIN_E[1][24][54], MAIN_E[1][24][53], MAIN_E[1][24][52], MAIN_E[1][24][51], MAIN_E[1][24][50], MAIN_E[1][24][49], MAIN_E[1][24][48]],
					[MAIN_E[2][24][15], MAIN_E[2][24][14], MAIN_E[2][24][13], MAIN_E[2][24][12], MAIN_E[2][24][11], MAIN_E[2][24][10], MAIN_E[2][24][9], MAIN_E[2][24][8], MAIN_E[2][24][7], MAIN_E[2][24][6], MAIN_E[2][24][5], MAIN_E[2][24][4], MAIN_E[2][24][3], MAIN_E[2][24][2], MAIN_E[2][24][1], MAIN_E[2][24][0]],
					[MAIN_E[2][24][31], MAIN_E[2][24][30], MAIN_E[2][24][29], MAIN_E[2][24][28], MAIN_E[2][24][27], MAIN_E[2][24][26], MAIN_E[2][24][25], MAIN_E[2][24][24], MAIN_E[2][24][23], MAIN_E[2][24][22], MAIN_E[2][24][21], MAIN_E[2][24][20], MAIN_E[2][24][19], MAIN_E[2][24][18], MAIN_E[2][24][17], MAIN_E[2][24][16]],
					[MAIN_E[2][24][47], MAIN_E[2][24][46], MAIN_E[2][24][45], MAIN_E[2][24][44], MAIN_E[2][24][43], MAIN_E[2][24][42], MAIN_E[2][24][41], MAIN_E[2][24][40], MAIN_E[2][24][39], MAIN_E[2][24][38], MAIN_E[2][24][37], MAIN_E[2][24][36], MAIN_E[2][24][35], MAIN_E[2][24][34], MAIN_E[2][24][33], MAIN_E[2][24][32]],
					[MAIN_E[2][24][63], MAIN_E[2][24][62], MAIN_E[2][24][61], MAIN_E[2][24][60], MAIN_E[2][24][59], MAIN_E[2][24][58], MAIN_E[2][24][57], MAIN_E[2][24][56], MAIN_E[2][24][55], MAIN_E[2][24][54], MAIN_E[2][24][53], MAIN_E[2][24][52], MAIN_E[2][24][51], MAIN_E[2][24][50], MAIN_E[2][24][49], MAIN_E[2][24][48]],
					[MAIN_E[3][24][15], MAIN_E[3][24][14], MAIN_E[3][24][13], MAIN_E[3][24][12], MAIN_E[3][24][11], MAIN_E[3][24][10], MAIN_E[3][24][9], MAIN_E[3][24][8], MAIN_E[3][24][7], MAIN_E[3][24][6], MAIN_E[3][24][5], MAIN_E[3][24][4], MAIN_E[3][24][3], MAIN_E[3][24][2], MAIN_E[3][24][1], MAIN_E[3][24][0]],
					[MAIN_E[3][24][31], MAIN_E[3][24][30], MAIN_E[3][24][29], MAIN_E[3][24][28], MAIN_E[3][24][27], MAIN_E[3][24][26], MAIN_E[3][24][25], MAIN_E[3][24][24], MAIN_E[3][24][23], MAIN_E[3][24][22], MAIN_E[3][24][21], MAIN_E[3][24][20], MAIN_E[3][24][19], MAIN_E[3][24][18], MAIN_E[3][24][17], MAIN_E[3][24][16]],
					[MAIN_E[3][24][47], MAIN_E[3][24][46], MAIN_E[3][24][45], MAIN_E[3][24][44], MAIN_E[3][24][43], MAIN_E[3][24][42], MAIN_E[3][24][41], MAIN_E[3][24][40], MAIN_E[3][24][39], MAIN_E[3][24][38], MAIN_E[3][24][37], MAIN_E[3][24][36], MAIN_E[3][24][35], MAIN_E[3][24][34], MAIN_E[3][24][33], MAIN_E[3][24][32]],
					[MAIN_E[3][24][63], MAIN_E[3][24][62], MAIN_E[3][24][61], MAIN_E[3][24][60], MAIN_E[3][24][59], MAIN_E[3][24][58], MAIN_E[3][24][57], MAIN_E[3][24][56], MAIN_E[3][24][55], MAIN_E[3][24][54], MAIN_E[3][24][53], MAIN_E[3][24][52], MAIN_E[3][24][51], MAIN_E[3][24][50], MAIN_E[3][24][49], MAIN_E[3][24][48]],
					[MAIN_E[4][24][15], MAIN_E[4][24][14], MAIN_E[4][24][13], MAIN_E[4][24][12], MAIN_E[4][24][11], MAIN_E[4][24][10], MAIN_E[4][24][9], MAIN_E[4][24][8], MAIN_E[4][24][7], MAIN_E[4][24][6], MAIN_E[4][24][5], MAIN_E[4][24][4], MAIN_E[4][24][3], MAIN_E[4][24][2], MAIN_E[4][24][1], MAIN_E[4][24][0]],
					[MAIN_E[4][24][31], MAIN_E[4][24][30], MAIN_E[4][24][29], MAIN_E[4][24][28], MAIN_E[4][24][27], MAIN_E[4][24][26], MAIN_E[4][24][25], MAIN_E[4][24][24], MAIN_E[4][24][23], MAIN_E[4][24][22], MAIN_E[4][24][21], MAIN_E[4][24][20], MAIN_E[4][24][19], MAIN_E[4][24][18], MAIN_E[4][24][17], MAIN_E[4][24][16]],
					[MAIN_E[4][24][47], MAIN_E[4][24][46], MAIN_E[4][24][45], MAIN_E[4][24][44], MAIN_E[4][24][43], MAIN_E[4][24][42], MAIN_E[4][24][41], MAIN_E[4][24][40], MAIN_E[4][24][39], MAIN_E[4][24][38], MAIN_E[4][24][37], MAIN_E[4][24][36], MAIN_E[4][24][35], MAIN_E[4][24][34], MAIN_E[4][24][33], MAIN_E[4][24][32]],
					[MAIN_E[4][24][63], MAIN_E[4][24][62], MAIN_E[4][24][61], MAIN_E[4][24][60], MAIN_E[4][24][59], MAIN_E[4][24][58], MAIN_E[4][24][57], MAIN_E[4][24][56], MAIN_E[4][24][55], MAIN_E[4][24][54], MAIN_E[4][24][53], MAIN_E[4][24][52], MAIN_E[4][24][51], MAIN_E[4][24][50], MAIN_E[4][24][49], MAIN_E[4][24][48]],
					[MAIN_E[5][24][15], MAIN_E[5][24][14], MAIN_E[5][24][13], MAIN_E[5][24][12], MAIN_E[5][24][11], MAIN_E[5][24][10], MAIN_E[5][24][9], MAIN_E[5][24][8], MAIN_E[5][24][7], MAIN_E[5][24][6], MAIN_E[5][24][5], MAIN_E[5][24][4], MAIN_E[5][24][3], MAIN_E[5][24][2], MAIN_E[5][24][1], MAIN_E[5][24][0]],
					[MAIN_E[5][24][31], MAIN_E[5][24][30], MAIN_E[5][24][29], MAIN_E[5][24][28], MAIN_E[5][24][27], MAIN_E[5][24][26], MAIN_E[5][24][25], MAIN_E[5][24][24], MAIN_E[5][24][23], MAIN_E[5][24][22], MAIN_E[5][24][21], MAIN_E[5][24][20], MAIN_E[5][24][19], MAIN_E[5][24][18], MAIN_E[5][24][17], MAIN_E[5][24][16]],
					[MAIN_E[5][24][47], MAIN_E[5][24][46], MAIN_E[5][24][45], MAIN_E[5][24][44], MAIN_E[5][24][43], MAIN_E[5][24][42], MAIN_E[5][24][41], MAIN_E[5][24][40], MAIN_E[5][24][39], MAIN_E[5][24][38], MAIN_E[5][24][37], MAIN_E[5][24][36], MAIN_E[5][24][35], MAIN_E[5][24][34], MAIN_E[5][24][33], MAIN_E[5][24][32]],
					[MAIN_E[5][24][63], MAIN_E[5][24][62], MAIN_E[5][24][61], MAIN_E[5][24][60], MAIN_E[5][24][59], MAIN_E[5][24][58], MAIN_E[5][24][57], MAIN_E[5][24][56], MAIN_E[5][24][55], MAIN_E[5][24][54], MAIN_E[5][24][53], MAIN_E[5][24][52], MAIN_E[5][24][51], MAIN_E[5][24][50], MAIN_E[5][24][49], MAIN_E[5][24][48]],
					[MAIN_E[6][24][15], MAIN_E[6][24][14], MAIN_E[6][24][13], MAIN_E[6][24][12], MAIN_E[6][24][11], MAIN_E[6][24][10], MAIN_E[6][24][9], MAIN_E[6][24][8], MAIN_E[6][24][7], MAIN_E[6][24][6], MAIN_E[6][24][5], MAIN_E[6][24][4], MAIN_E[6][24][3], MAIN_E[6][24][2], MAIN_E[6][24][1], MAIN_E[6][24][0]],
					[MAIN_E[6][24][31], MAIN_E[6][24][30], MAIN_E[6][24][29], MAIN_E[6][24][28], MAIN_E[6][24][27], MAIN_E[6][24][26], MAIN_E[6][24][25], MAIN_E[6][24][24], MAIN_E[6][24][23], MAIN_E[6][24][22], MAIN_E[6][24][21], MAIN_E[6][24][20], MAIN_E[6][24][19], MAIN_E[6][24][18], MAIN_E[6][24][17], MAIN_E[6][24][16]],
					[MAIN_E[6][24][47], MAIN_E[6][24][46], MAIN_E[6][24][45], MAIN_E[6][24][44], MAIN_E[6][24][43], MAIN_E[6][24][42], MAIN_E[6][24][41], MAIN_E[6][24][40], MAIN_E[6][24][39], MAIN_E[6][24][38], MAIN_E[6][24][37], MAIN_E[6][24][36], MAIN_E[6][24][35], MAIN_E[6][24][34], MAIN_E[6][24][33], MAIN_E[6][24][32]],
					[MAIN_E[6][24][63], MAIN_E[6][24][62], MAIN_E[6][24][61], MAIN_E[6][24][60], MAIN_E[6][24][59], MAIN_E[6][24][58], MAIN_E[6][24][57], MAIN_E[6][24][56], MAIN_E[6][24][55], MAIN_E[6][24][54], MAIN_E[6][24][53], MAIN_E[6][24][52], MAIN_E[6][24][51], MAIN_E[6][24][50], MAIN_E[6][24][49], MAIN_E[6][24][48]],
					[MAIN_E[7][24][15], MAIN_E[7][24][14], MAIN_E[7][24][13], MAIN_E[7][24][12], MAIN_E[7][24][11], MAIN_E[7][24][10], MAIN_E[7][24][9], MAIN_E[7][24][8], MAIN_E[7][24][7], MAIN_E[7][24][6], MAIN_E[7][24][5], MAIN_E[7][24][4], MAIN_E[7][24][3], MAIN_E[7][24][2], MAIN_E[7][24][1], MAIN_E[7][24][0]],
					[MAIN_E[7][24][31], MAIN_E[7][24][30], MAIN_E[7][24][29], MAIN_E[7][24][28], MAIN_E[7][24][27], MAIN_E[7][24][26], MAIN_E[7][24][25], MAIN_E[7][24][24], MAIN_E[7][24][23], MAIN_E[7][24][22], MAIN_E[7][24][21], MAIN_E[7][24][20], MAIN_E[7][24][19], MAIN_E[7][24][18], MAIN_E[7][24][17], MAIN_E[7][24][16]],
					[MAIN_E[7][24][47], MAIN_E[7][24][46], MAIN_E[7][24][45], MAIN_E[7][24][44], MAIN_E[7][24][43], MAIN_E[7][24][42], MAIN_E[7][24][41], MAIN_E[7][24][40], MAIN_E[7][24][39], MAIN_E[7][24][38], MAIN_E[7][24][37], MAIN_E[7][24][36], MAIN_E[7][24][35], MAIN_E[7][24][34], MAIN_E[7][24][33], MAIN_E[7][24][32]],
					[MAIN_E[7][24][63], MAIN_E[7][24][62], MAIN_E[7][24][61], MAIN_E[7][24][60], MAIN_E[7][24][59], MAIN_E[7][24][58], MAIN_E[7][24][57], MAIN_E[7][24][56], MAIN_E[7][24][55], MAIN_E[7][24][54], MAIN_E[7][24][53], MAIN_E[7][24][52], MAIN_E[7][24][51], MAIN_E[7][24][50], MAIN_E[7][24][49], MAIN_E[7][24][48]],
					[MAIN_E[0][23][15], MAIN_E[0][23][14], MAIN_E[0][23][13], MAIN_E[0][23][12], MAIN_E[0][23][11], MAIN_E[0][23][10], MAIN_E[0][23][9], MAIN_E[0][23][8], MAIN_E[0][23][7], MAIN_E[0][23][6], MAIN_E[0][23][5], MAIN_E[0][23][4], MAIN_E[0][23][3], MAIN_E[0][23][2], MAIN_E[0][23][1], MAIN_E[0][23][0]],
					[MAIN_E[0][23][31], MAIN_E[0][23][30], MAIN_E[0][23][29], MAIN_E[0][23][28], MAIN_E[0][23][27], MAIN_E[0][23][26], MAIN_E[0][23][25], MAIN_E[0][23][24], MAIN_E[0][23][23], MAIN_E[0][23][22], MAIN_E[0][23][21], MAIN_E[0][23][20], MAIN_E[0][23][19], MAIN_E[0][23][18], MAIN_E[0][23][17], MAIN_E[0][23][16]],
					[MAIN_E[0][23][47], MAIN_E[0][23][46], MAIN_E[0][23][45], MAIN_E[0][23][44], MAIN_E[0][23][43], MAIN_E[0][23][42], MAIN_E[0][23][41], MAIN_E[0][23][40], MAIN_E[0][23][39], MAIN_E[0][23][38], MAIN_E[0][23][37], MAIN_E[0][23][36], MAIN_E[0][23][35], MAIN_E[0][23][34], MAIN_E[0][23][33], MAIN_E[0][23][32]],
					[MAIN_E[0][23][63], MAIN_E[0][23][62], MAIN_E[0][23][61], MAIN_E[0][23][60], MAIN_E[0][23][59], MAIN_E[0][23][58], MAIN_E[0][23][57], MAIN_E[0][23][56], MAIN_E[0][23][55], MAIN_E[0][23][54], MAIN_E[0][23][53], MAIN_E[0][23][52], MAIN_E[0][23][51], MAIN_E[0][23][50], MAIN_E[0][23][49], MAIN_E[0][23][48]],
					[MAIN_E[1][23][15], MAIN_E[1][23][14], MAIN_E[1][23][13], MAIN_E[1][23][12], MAIN_E[1][23][11], MAIN_E[1][23][10], MAIN_E[1][23][9], MAIN_E[1][23][8], MAIN_E[1][23][7], MAIN_E[1][23][6], MAIN_E[1][23][5], MAIN_E[1][23][4], MAIN_E[1][23][3], MAIN_E[1][23][2], MAIN_E[1][23][1], MAIN_E[1][23][0]],
					[MAIN_E[1][23][31], MAIN_E[1][23][30], MAIN_E[1][23][29], MAIN_E[1][23][28], MAIN_E[1][23][27], MAIN_E[1][23][26], MAIN_E[1][23][25], MAIN_E[1][23][24], MAIN_E[1][23][23], MAIN_E[1][23][22], MAIN_E[1][23][21], MAIN_E[1][23][20], MAIN_E[1][23][19], MAIN_E[1][23][18], MAIN_E[1][23][17], MAIN_E[1][23][16]],
					[MAIN_E[1][23][47], MAIN_E[1][23][46], MAIN_E[1][23][45], MAIN_E[1][23][44], MAIN_E[1][23][43], MAIN_E[1][23][42], MAIN_E[1][23][41], MAIN_E[1][23][40], MAIN_E[1][23][39], MAIN_E[1][23][38], MAIN_E[1][23][37], MAIN_E[1][23][36], MAIN_E[1][23][35], MAIN_E[1][23][34], MAIN_E[1][23][33], MAIN_E[1][23][32]],
					[MAIN_E[1][23][63], MAIN_E[1][23][62], MAIN_E[1][23][61], MAIN_E[1][23][60], MAIN_E[1][23][59], MAIN_E[1][23][58], MAIN_E[1][23][57], MAIN_E[1][23][56], MAIN_E[1][23][55], MAIN_E[1][23][54], MAIN_E[1][23][53], MAIN_E[1][23][52], MAIN_E[1][23][51], MAIN_E[1][23][50], MAIN_E[1][23][49], MAIN_E[1][23][48]],
					[MAIN_E[2][23][15], MAIN_E[2][23][14], MAIN_E[2][23][13], MAIN_E[2][23][12], MAIN_E[2][23][11], MAIN_E[2][23][10], MAIN_E[2][23][9], MAIN_E[2][23][8], MAIN_E[2][23][7], MAIN_E[2][23][6], MAIN_E[2][23][5], MAIN_E[2][23][4], MAIN_E[2][23][3], MAIN_E[2][23][2], MAIN_E[2][23][1], MAIN_E[2][23][0]],
					[MAIN_E[2][23][31], MAIN_E[2][23][30], MAIN_E[2][23][29], MAIN_E[2][23][28], MAIN_E[2][23][27], MAIN_E[2][23][26], MAIN_E[2][23][25], MAIN_E[2][23][24], MAIN_E[2][23][23], MAIN_E[2][23][22], MAIN_E[2][23][21], MAIN_E[2][23][20], MAIN_E[2][23][19], MAIN_E[2][23][18], MAIN_E[2][23][17], MAIN_E[2][23][16]],
					[MAIN_E[2][23][47], MAIN_E[2][23][46], MAIN_E[2][23][45], MAIN_E[2][23][44], MAIN_E[2][23][43], MAIN_E[2][23][42], MAIN_E[2][23][41], MAIN_E[2][23][40], MAIN_E[2][23][39], MAIN_E[2][23][38], MAIN_E[2][23][37], MAIN_E[2][23][36], MAIN_E[2][23][35], MAIN_E[2][23][34], MAIN_E[2][23][33], MAIN_E[2][23][32]],
					[MAIN_E[2][23][63], MAIN_E[2][23][62], MAIN_E[2][23][61], MAIN_E[2][23][60], MAIN_E[2][23][59], MAIN_E[2][23][58], MAIN_E[2][23][57], MAIN_E[2][23][56], MAIN_E[2][23][55], MAIN_E[2][23][54], MAIN_E[2][23][53], MAIN_E[2][23][52], MAIN_E[2][23][51], MAIN_E[2][23][50], MAIN_E[2][23][49], MAIN_E[2][23][48]],
					[MAIN_E[3][23][15], MAIN_E[3][23][14], MAIN_E[3][23][13], MAIN_E[3][23][12], MAIN_E[3][23][11], MAIN_E[3][23][10], MAIN_E[3][23][9], MAIN_E[3][23][8], MAIN_E[3][23][7], MAIN_E[3][23][6], MAIN_E[3][23][5], MAIN_E[3][23][4], MAIN_E[3][23][3], MAIN_E[3][23][2], MAIN_E[3][23][1], MAIN_E[3][23][0]],
					[MAIN_E[3][23][31], MAIN_E[3][23][30], MAIN_E[3][23][29], MAIN_E[3][23][28], MAIN_E[3][23][27], MAIN_E[3][23][26], MAIN_E[3][23][25], MAIN_E[3][23][24], MAIN_E[3][23][23], MAIN_E[3][23][22], MAIN_E[3][23][21], MAIN_E[3][23][20], MAIN_E[3][23][19], MAIN_E[3][23][18], MAIN_E[3][23][17], MAIN_E[3][23][16]],
					[MAIN_E[3][23][47], MAIN_E[3][23][46], MAIN_E[3][23][45], MAIN_E[3][23][44], MAIN_E[3][23][43], MAIN_E[3][23][42], MAIN_E[3][23][41], MAIN_E[3][23][40], MAIN_E[3][23][39], MAIN_E[3][23][38], MAIN_E[3][23][37], MAIN_E[3][23][36], MAIN_E[3][23][35], MAIN_E[3][23][34], MAIN_E[3][23][33], MAIN_E[3][23][32]],
					[MAIN_E[3][23][63], MAIN_E[3][23][62], MAIN_E[3][23][61], MAIN_E[3][23][60], MAIN_E[3][23][59], MAIN_E[3][23][58], MAIN_E[3][23][57], MAIN_E[3][23][56], MAIN_E[3][23][55], MAIN_E[3][23][54], MAIN_E[3][23][53], MAIN_E[3][23][52], MAIN_E[3][23][51], MAIN_E[3][23][50], MAIN_E[3][23][49], MAIN_E[3][23][48]],
					[MAIN_E[4][23][15], MAIN_E[4][23][14], MAIN_E[4][23][13], MAIN_E[4][23][12], MAIN_E[4][23][11], MAIN_E[4][23][10], MAIN_E[4][23][9], MAIN_E[4][23][8], MAIN_E[4][23][7], MAIN_E[4][23][6], MAIN_E[4][23][5], MAIN_E[4][23][4], MAIN_E[4][23][3], MAIN_E[4][23][2], MAIN_E[4][23][1], MAIN_E[4][23][0]],
					[MAIN_E[4][23][31], MAIN_E[4][23][30], MAIN_E[4][23][29], MAIN_E[4][23][28], MAIN_E[4][23][27], MAIN_E[4][23][26], MAIN_E[4][23][25], MAIN_E[4][23][24], MAIN_E[4][23][23], MAIN_E[4][23][22], MAIN_E[4][23][21], MAIN_E[4][23][20], MAIN_E[4][23][19], MAIN_E[4][23][18], MAIN_E[4][23][17], MAIN_E[4][23][16]],
					[MAIN_E[4][23][47], MAIN_E[4][23][46], MAIN_E[4][23][45], MAIN_E[4][23][44], MAIN_E[4][23][43], MAIN_E[4][23][42], MAIN_E[4][23][41], MAIN_E[4][23][40], MAIN_E[4][23][39], MAIN_E[4][23][38], MAIN_E[4][23][37], MAIN_E[4][23][36], MAIN_E[4][23][35], MAIN_E[4][23][34], MAIN_E[4][23][33], MAIN_E[4][23][32]],
					[MAIN_E[4][23][63], MAIN_E[4][23][62], MAIN_E[4][23][61], MAIN_E[4][23][60], MAIN_E[4][23][59], MAIN_E[4][23][58], MAIN_E[4][23][57], MAIN_E[4][23][56], MAIN_E[4][23][55], MAIN_E[4][23][54], MAIN_E[4][23][53], MAIN_E[4][23][52], MAIN_E[4][23][51], MAIN_E[4][23][50], MAIN_E[4][23][49], MAIN_E[4][23][48]],
					[MAIN_E[5][23][15], MAIN_E[5][23][14], MAIN_E[5][23][13], MAIN_E[5][23][12], MAIN_E[5][23][11], MAIN_E[5][23][10], MAIN_E[5][23][9], MAIN_E[5][23][8], MAIN_E[5][23][7], MAIN_E[5][23][6], MAIN_E[5][23][5], MAIN_E[5][23][4], MAIN_E[5][23][3], MAIN_E[5][23][2], MAIN_E[5][23][1], MAIN_E[5][23][0]],
					[MAIN_E[5][23][31], MAIN_E[5][23][30], MAIN_E[5][23][29], MAIN_E[5][23][28], MAIN_E[5][23][27], MAIN_E[5][23][26], MAIN_E[5][23][25], MAIN_E[5][23][24], MAIN_E[5][23][23], MAIN_E[5][23][22], MAIN_E[5][23][21], MAIN_E[5][23][20], MAIN_E[5][23][19], MAIN_E[5][23][18], MAIN_E[5][23][17], MAIN_E[5][23][16]],
					[MAIN_E[5][23][47], MAIN_E[5][23][46], MAIN_E[5][23][45], MAIN_E[5][23][44], MAIN_E[5][23][43], MAIN_E[5][23][42], MAIN_E[5][23][41], MAIN_E[5][23][40], MAIN_E[5][23][39], MAIN_E[5][23][38], MAIN_E[5][23][37], MAIN_E[5][23][36], MAIN_E[5][23][35], MAIN_E[5][23][34], MAIN_E[5][23][33], MAIN_E[5][23][32]],
					[MAIN_E[5][23][63], MAIN_E[5][23][62], MAIN_E[5][23][61], MAIN_E[5][23][60], MAIN_E[5][23][59], MAIN_E[5][23][58], MAIN_E[5][23][57], MAIN_E[5][23][56], MAIN_E[5][23][55], MAIN_E[5][23][54], MAIN_E[5][23][53], MAIN_E[5][23][52], MAIN_E[5][23][51], MAIN_E[5][23][50], MAIN_E[5][23][49], MAIN_E[5][23][48]],
					[MAIN_E[6][23][15], MAIN_E[6][23][14], MAIN_E[6][23][13], MAIN_E[6][23][12], MAIN_E[6][23][11], MAIN_E[6][23][10], MAIN_E[6][23][9], MAIN_E[6][23][8], MAIN_E[6][23][7], MAIN_E[6][23][6], MAIN_E[6][23][5], MAIN_E[6][23][4], MAIN_E[6][23][3], MAIN_E[6][23][2], MAIN_E[6][23][1], MAIN_E[6][23][0]],
					[MAIN_E[6][23][31], MAIN_E[6][23][30], MAIN_E[6][23][29], MAIN_E[6][23][28], MAIN_E[6][23][27], MAIN_E[6][23][26], MAIN_E[6][23][25], MAIN_E[6][23][24], MAIN_E[6][23][23], MAIN_E[6][23][22], MAIN_E[6][23][21], MAIN_E[6][23][20], MAIN_E[6][23][19], MAIN_E[6][23][18], MAIN_E[6][23][17], MAIN_E[6][23][16]],
					[MAIN_E[6][23][47], MAIN_E[6][23][46], MAIN_E[6][23][45], MAIN_E[6][23][44], MAIN_E[6][23][43], MAIN_E[6][23][42], MAIN_E[6][23][41], MAIN_E[6][23][40], MAIN_E[6][23][39], MAIN_E[6][23][38], MAIN_E[6][23][37], MAIN_E[6][23][36], MAIN_E[6][23][35], MAIN_E[6][23][34], MAIN_E[6][23][33], MAIN_E[6][23][32]],
					[MAIN_E[6][23][63], MAIN_E[6][23][62], MAIN_E[6][23][61], MAIN_E[6][23][60], MAIN_E[6][23][59], MAIN_E[6][23][58], MAIN_E[6][23][57], MAIN_E[6][23][56], MAIN_E[6][23][55], MAIN_E[6][23][54], MAIN_E[6][23][53], MAIN_E[6][23][52], MAIN_E[6][23][51], MAIN_E[6][23][50], MAIN_E[6][23][49], MAIN_E[6][23][48]],
					[MAIN_E[7][23][15], MAIN_E[7][23][14], MAIN_E[7][23][13], MAIN_E[7][23][12], MAIN_E[7][23][11], MAIN_E[7][23][10], MAIN_E[7][23][9], MAIN_E[7][23][8], MAIN_E[7][23][7], MAIN_E[7][23][6], MAIN_E[7][23][5], MAIN_E[7][23][4], MAIN_E[7][23][3], MAIN_E[7][23][2], MAIN_E[7][23][1], MAIN_E[7][23][0]],
					[MAIN_E[7][23][31], MAIN_E[7][23][30], MAIN_E[7][23][29], MAIN_E[7][23][28], MAIN_E[7][23][27], MAIN_E[7][23][26], MAIN_E[7][23][25], MAIN_E[7][23][24], MAIN_E[7][23][23], MAIN_E[7][23][22], MAIN_E[7][23][21], MAIN_E[7][23][20], MAIN_E[7][23][19], MAIN_E[7][23][18], MAIN_E[7][23][17], MAIN_E[7][23][16]],
					[MAIN_E[7][23][47], MAIN_E[7][23][46], MAIN_E[7][23][45], MAIN_E[7][23][44], MAIN_E[7][23][43], MAIN_E[7][23][42], MAIN_E[7][23][41], MAIN_E[7][23][40], MAIN_E[7][23][39], MAIN_E[7][23][38], MAIN_E[7][23][37], MAIN_E[7][23][36], MAIN_E[7][23][35], MAIN_E[7][23][34], MAIN_E[7][23][33], MAIN_E[7][23][32]],
					[MAIN_E[7][23][63], MAIN_E[7][23][62], MAIN_E[7][23][61], MAIN_E[7][23][60], MAIN_E[7][23][59], MAIN_E[7][23][58], MAIN_E[7][23][57], MAIN_E[7][23][56], MAIN_E[7][23][55], MAIN_E[7][23][54], MAIN_E[7][23][53], MAIN_E[7][23][52], MAIN_E[7][23][51], MAIN_E[7][23][50], MAIN_E[7][23][49], MAIN_E[7][23][48]],
					[MAIN_E[0][22][15], MAIN_E[0][22][14], MAIN_E[0][22][13], MAIN_E[0][22][12], MAIN_E[0][22][11], MAIN_E[0][22][10], MAIN_E[0][22][9], MAIN_E[0][22][8], MAIN_E[0][22][7], MAIN_E[0][22][6], MAIN_E[0][22][5], MAIN_E[0][22][4], MAIN_E[0][22][3], MAIN_E[0][22][2], MAIN_E[0][22][1], MAIN_E[0][22][0]],
					[MAIN_E[0][22][31], MAIN_E[0][22][30], MAIN_E[0][22][29], MAIN_E[0][22][28], MAIN_E[0][22][27], MAIN_E[0][22][26], MAIN_E[0][22][25], MAIN_E[0][22][24], MAIN_E[0][22][23], MAIN_E[0][22][22], MAIN_E[0][22][21], MAIN_E[0][22][20], MAIN_E[0][22][19], MAIN_E[0][22][18], MAIN_E[0][22][17], MAIN_E[0][22][16]],
					[MAIN_E[0][22][47], MAIN_E[0][22][46], MAIN_E[0][22][45], MAIN_E[0][22][44], MAIN_E[0][22][43], MAIN_E[0][22][42], MAIN_E[0][22][41], MAIN_E[0][22][40], MAIN_E[0][22][39], MAIN_E[0][22][38], MAIN_E[0][22][37], MAIN_E[0][22][36], MAIN_E[0][22][35], MAIN_E[0][22][34], MAIN_E[0][22][33], MAIN_E[0][22][32]],
					[MAIN_E[0][22][63], MAIN_E[0][22][62], MAIN_E[0][22][61], MAIN_E[0][22][60], MAIN_E[0][22][59], MAIN_E[0][22][58], MAIN_E[0][22][57], MAIN_E[0][22][56], MAIN_E[0][22][55], MAIN_E[0][22][54], MAIN_E[0][22][53], MAIN_E[0][22][52], MAIN_E[0][22][51], MAIN_E[0][22][50], MAIN_E[0][22][49], MAIN_E[0][22][48]],
					[MAIN_E[1][22][15], MAIN_E[1][22][14], MAIN_E[1][22][13], MAIN_E[1][22][12], MAIN_E[1][22][11], MAIN_E[1][22][10], MAIN_E[1][22][9], MAIN_E[1][22][8], MAIN_E[1][22][7], MAIN_E[1][22][6], MAIN_E[1][22][5], MAIN_E[1][22][4], MAIN_E[1][22][3], MAIN_E[1][22][2], MAIN_E[1][22][1], MAIN_E[1][22][0]],
					[MAIN_E[1][22][31], MAIN_E[1][22][30], MAIN_E[1][22][29], MAIN_E[1][22][28], MAIN_E[1][22][27], MAIN_E[1][22][26], MAIN_E[1][22][25], MAIN_E[1][22][24], MAIN_E[1][22][23], MAIN_E[1][22][22], MAIN_E[1][22][21], MAIN_E[1][22][20], MAIN_E[1][22][19], MAIN_E[1][22][18], MAIN_E[1][22][17], MAIN_E[1][22][16]],
					[MAIN_E[1][22][47], MAIN_E[1][22][46], MAIN_E[1][22][45], MAIN_E[1][22][44], MAIN_E[1][22][43], MAIN_E[1][22][42], MAIN_E[1][22][41], MAIN_E[1][22][40], MAIN_E[1][22][39], MAIN_E[1][22][38], MAIN_E[1][22][37], MAIN_E[1][22][36], MAIN_E[1][22][35], MAIN_E[1][22][34], MAIN_E[1][22][33], MAIN_E[1][22][32]],
					[MAIN_E[1][22][63], MAIN_E[1][22][62], MAIN_E[1][22][61], MAIN_E[1][22][60], MAIN_E[1][22][59], MAIN_E[1][22][58], MAIN_E[1][22][57], MAIN_E[1][22][56], MAIN_E[1][22][55], MAIN_E[1][22][54], MAIN_E[1][22][53], MAIN_E[1][22][52], MAIN_E[1][22][51], MAIN_E[1][22][50], MAIN_E[1][22][49], MAIN_E[1][22][48]],
					[MAIN_E[2][22][15], MAIN_E[2][22][14], MAIN_E[2][22][13], MAIN_E[2][22][12], MAIN_E[2][22][11], MAIN_E[2][22][10], MAIN_E[2][22][9], MAIN_E[2][22][8], MAIN_E[2][22][7], MAIN_E[2][22][6], MAIN_E[2][22][5], MAIN_E[2][22][4], MAIN_E[2][22][3], MAIN_E[2][22][2], MAIN_E[2][22][1], MAIN_E[2][22][0]],
					[MAIN_E[2][22][31], MAIN_E[2][22][30], MAIN_E[2][22][29], MAIN_E[2][22][28], MAIN_E[2][22][27], MAIN_E[2][22][26], MAIN_E[2][22][25], MAIN_E[2][22][24], MAIN_E[2][22][23], MAIN_E[2][22][22], MAIN_E[2][22][21], MAIN_E[2][22][20], MAIN_E[2][22][19], MAIN_E[2][22][18], MAIN_E[2][22][17], MAIN_E[2][22][16]],
					[MAIN_E[2][22][47], MAIN_E[2][22][46], MAIN_E[2][22][45], MAIN_E[2][22][44], MAIN_E[2][22][43], MAIN_E[2][22][42], MAIN_E[2][22][41], MAIN_E[2][22][40], MAIN_E[2][22][39], MAIN_E[2][22][38], MAIN_E[2][22][37], MAIN_E[2][22][36], MAIN_E[2][22][35], MAIN_E[2][22][34], MAIN_E[2][22][33], MAIN_E[2][22][32]],
					[MAIN_E[2][22][63], MAIN_E[2][22][62], MAIN_E[2][22][61], MAIN_E[2][22][60], MAIN_E[2][22][59], MAIN_E[2][22][58], MAIN_E[2][22][57], MAIN_E[2][22][56], MAIN_E[2][22][55], MAIN_E[2][22][54], MAIN_E[2][22][53], MAIN_E[2][22][52], MAIN_E[2][22][51], MAIN_E[2][22][50], MAIN_E[2][22][49], MAIN_E[2][22][48]],
					[MAIN_E[3][22][15], MAIN_E[3][22][14], MAIN_E[3][22][13], MAIN_E[3][22][12], MAIN_E[3][22][11], MAIN_E[3][22][10], MAIN_E[3][22][9], MAIN_E[3][22][8], MAIN_E[3][22][7], MAIN_E[3][22][6], MAIN_E[3][22][5], MAIN_E[3][22][4], MAIN_E[3][22][3], MAIN_E[3][22][2], MAIN_E[3][22][1], MAIN_E[3][22][0]],
					[MAIN_E[3][22][31], MAIN_E[3][22][30], MAIN_E[3][22][29], MAIN_E[3][22][28], MAIN_E[3][22][27], MAIN_E[3][22][26], MAIN_E[3][22][25], MAIN_E[3][22][24], MAIN_E[3][22][23], MAIN_E[3][22][22], MAIN_E[3][22][21], MAIN_E[3][22][20], MAIN_E[3][22][19], MAIN_E[3][22][18], MAIN_E[3][22][17], MAIN_E[3][22][16]],
					[MAIN_E[3][22][47], MAIN_E[3][22][46], MAIN_E[3][22][45], MAIN_E[3][22][44], MAIN_E[3][22][43], MAIN_E[3][22][42], MAIN_E[3][22][41], MAIN_E[3][22][40], MAIN_E[3][22][39], MAIN_E[3][22][38], MAIN_E[3][22][37], MAIN_E[3][22][36], MAIN_E[3][22][35], MAIN_E[3][22][34], MAIN_E[3][22][33], MAIN_E[3][22][32]],
					[MAIN_E[3][22][63], MAIN_E[3][22][62], MAIN_E[3][22][61], MAIN_E[3][22][60], MAIN_E[3][22][59], MAIN_E[3][22][58], MAIN_E[3][22][57], MAIN_E[3][22][56], MAIN_E[3][22][55], MAIN_E[3][22][54], MAIN_E[3][22][53], MAIN_E[3][22][52], MAIN_E[3][22][51], MAIN_E[3][22][50], MAIN_E[3][22][49], MAIN_E[3][22][48]],
					[MAIN_E[4][22][15], MAIN_E[4][22][14], MAIN_E[4][22][13], MAIN_E[4][22][12], MAIN_E[4][22][11], MAIN_E[4][22][10], MAIN_E[4][22][9], MAIN_E[4][22][8], MAIN_E[4][22][7], MAIN_E[4][22][6], MAIN_E[4][22][5], MAIN_E[4][22][4], MAIN_E[4][22][3], MAIN_E[4][22][2], MAIN_E[4][22][1], MAIN_E[4][22][0]],
					[MAIN_E[4][22][31], MAIN_E[4][22][30], MAIN_E[4][22][29], MAIN_E[4][22][28], MAIN_E[4][22][27], MAIN_E[4][22][26], MAIN_E[4][22][25], MAIN_E[4][22][24], MAIN_E[4][22][23], MAIN_E[4][22][22], MAIN_E[4][22][21], MAIN_E[4][22][20], MAIN_E[4][22][19], MAIN_E[4][22][18], MAIN_E[4][22][17], MAIN_E[4][22][16]],
					[MAIN_E[4][22][47], MAIN_E[4][22][46], MAIN_E[4][22][45], MAIN_E[4][22][44], MAIN_E[4][22][43], MAIN_E[4][22][42], MAIN_E[4][22][41], MAIN_E[4][22][40], MAIN_E[4][22][39], MAIN_E[4][22][38], MAIN_E[4][22][37], MAIN_E[4][22][36], MAIN_E[4][22][35], MAIN_E[4][22][34], MAIN_E[4][22][33], MAIN_E[4][22][32]],
					[MAIN_E[4][22][63], MAIN_E[4][22][62], MAIN_E[4][22][61], MAIN_E[4][22][60], MAIN_E[4][22][59], MAIN_E[4][22][58], MAIN_E[4][22][57], MAIN_E[4][22][56], MAIN_E[4][22][55], MAIN_E[4][22][54], MAIN_E[4][22][53], MAIN_E[4][22][52], MAIN_E[4][22][51], MAIN_E[4][22][50], MAIN_E[4][22][49], MAIN_E[4][22][48]],
					[MAIN_E[5][22][15], MAIN_E[5][22][14], MAIN_E[5][22][13], MAIN_E[5][22][12], MAIN_E[5][22][11], MAIN_E[5][22][10], MAIN_E[5][22][9], MAIN_E[5][22][8], MAIN_E[5][22][7], MAIN_E[5][22][6], MAIN_E[5][22][5], MAIN_E[5][22][4], MAIN_E[5][22][3], MAIN_E[5][22][2], MAIN_E[5][22][1], MAIN_E[5][22][0]],
					[MAIN_E[5][22][31], MAIN_E[5][22][30], MAIN_E[5][22][29], MAIN_E[5][22][28], MAIN_E[5][22][27], MAIN_E[5][22][26], MAIN_E[5][22][25], MAIN_E[5][22][24], MAIN_E[5][22][23], MAIN_E[5][22][22], MAIN_E[5][22][21], MAIN_E[5][22][20], MAIN_E[5][22][19], MAIN_E[5][22][18], MAIN_E[5][22][17], MAIN_E[5][22][16]],
					[MAIN_E[5][22][47], MAIN_E[5][22][46], MAIN_E[5][22][45], MAIN_E[5][22][44], MAIN_E[5][22][43], MAIN_E[5][22][42], MAIN_E[5][22][41], MAIN_E[5][22][40], MAIN_E[5][22][39], MAIN_E[5][22][38], MAIN_E[5][22][37], MAIN_E[5][22][36], MAIN_E[5][22][35], MAIN_E[5][22][34], MAIN_E[5][22][33], MAIN_E[5][22][32]],
					[MAIN_E[5][22][63], MAIN_E[5][22][62], MAIN_E[5][22][61], MAIN_E[5][22][60], MAIN_E[5][22][59], MAIN_E[5][22][58], MAIN_E[5][22][57], MAIN_E[5][22][56], MAIN_E[5][22][55], MAIN_E[5][22][54], MAIN_E[5][22][53], MAIN_E[5][22][52], MAIN_E[5][22][51], MAIN_E[5][22][50], MAIN_E[5][22][49], MAIN_E[5][22][48]],
					[MAIN_E[6][22][15], MAIN_E[6][22][14], MAIN_E[6][22][13], MAIN_E[6][22][12], MAIN_E[6][22][11], MAIN_E[6][22][10], MAIN_E[6][22][9], MAIN_E[6][22][8], MAIN_E[6][22][7], MAIN_E[6][22][6], MAIN_E[6][22][5], MAIN_E[6][22][4], MAIN_E[6][22][3], MAIN_E[6][22][2], MAIN_E[6][22][1], MAIN_E[6][22][0]],
					[MAIN_E[6][22][31], MAIN_E[6][22][30], MAIN_E[6][22][29], MAIN_E[6][22][28], MAIN_E[6][22][27], MAIN_E[6][22][26], MAIN_E[6][22][25], MAIN_E[6][22][24], MAIN_E[6][22][23], MAIN_E[6][22][22], MAIN_E[6][22][21], MAIN_E[6][22][20], MAIN_E[6][22][19], MAIN_E[6][22][18], MAIN_E[6][22][17], MAIN_E[6][22][16]],
					[MAIN_E[6][22][47], MAIN_E[6][22][46], MAIN_E[6][22][45], MAIN_E[6][22][44], MAIN_E[6][22][43], MAIN_E[6][22][42], MAIN_E[6][22][41], MAIN_E[6][22][40], MAIN_E[6][22][39], MAIN_E[6][22][38], MAIN_E[6][22][37], MAIN_E[6][22][36], MAIN_E[6][22][35], MAIN_E[6][22][34], MAIN_E[6][22][33], MAIN_E[6][22][32]],
					[MAIN_E[6][22][63], MAIN_E[6][22][62], MAIN_E[6][22][61], MAIN_E[6][22][60], MAIN_E[6][22][59], MAIN_E[6][22][58], MAIN_E[6][22][57], MAIN_E[6][22][56], MAIN_E[6][22][55], MAIN_E[6][22][54], MAIN_E[6][22][53], MAIN_E[6][22][52], MAIN_E[6][22][51], MAIN_E[6][22][50], MAIN_E[6][22][49], MAIN_E[6][22][48]],
					[MAIN_E[7][22][15], MAIN_E[7][22][14], MAIN_E[7][22][13], MAIN_E[7][22][12], MAIN_E[7][22][11], MAIN_E[7][22][10], MAIN_E[7][22][9], MAIN_E[7][22][8], MAIN_E[7][22][7], MAIN_E[7][22][6], MAIN_E[7][22][5], MAIN_E[7][22][4], MAIN_E[7][22][3], MAIN_E[7][22][2], MAIN_E[7][22][1], MAIN_E[7][22][0]],
					[MAIN_E[7][22][31], MAIN_E[7][22][30], MAIN_E[7][22][29], MAIN_E[7][22][28], MAIN_E[7][22][27], MAIN_E[7][22][26], MAIN_E[7][22][25], MAIN_E[7][22][24], MAIN_E[7][22][23], MAIN_E[7][22][22], MAIN_E[7][22][21], MAIN_E[7][22][20], MAIN_E[7][22][19], MAIN_E[7][22][18], MAIN_E[7][22][17], MAIN_E[7][22][16]],
					[MAIN_E[7][22][47], MAIN_E[7][22][46], MAIN_E[7][22][45], MAIN_E[7][22][44], MAIN_E[7][22][43], MAIN_E[7][22][42], MAIN_E[7][22][41], MAIN_E[7][22][40], MAIN_E[7][22][39], MAIN_E[7][22][38], MAIN_E[7][22][37], MAIN_E[7][22][36], MAIN_E[7][22][35], MAIN_E[7][22][34], MAIN_E[7][22][33], MAIN_E[7][22][32]],
					[MAIN_E[7][22][63], MAIN_E[7][22][62], MAIN_E[7][22][61], MAIN_E[7][22][60], MAIN_E[7][22][59], MAIN_E[7][22][58], MAIN_E[7][22][57], MAIN_E[7][22][56], MAIN_E[7][22][55], MAIN_E[7][22][54], MAIN_E[7][22][53], MAIN_E[7][22][52], MAIN_E[7][22][51], MAIN_E[7][22][50], MAIN_E[7][22][49], MAIN_E[7][22][48]],
				];
				attribute PMA_COM_CFG_EAST @[MAIN_E[7][22][51], MAIN_E[7][22][50], MAIN_E[7][22][49], MAIN_E[7][22][48], MAIN_E[7][22][47], MAIN_E[7][22][46], MAIN_E[7][22][45], MAIN_E[7][22][44], MAIN_E[7][22][43], MAIN_E[7][22][42], MAIN_E[7][22][41], MAIN_E[7][22][40], MAIN_E[7][22][39], MAIN_E[7][22][38], MAIN_E[7][22][37], MAIN_E[7][22][36], MAIN_E[7][22][35], MAIN_E[7][22][34], MAIN_E[7][22][33], MAIN_E[7][22][32], MAIN_E[7][22][31], MAIN_E[7][22][30], MAIN_E[7][22][29], MAIN_E[7][22][28], MAIN_E[7][22][27], MAIN_E[7][22][26], MAIN_E[7][22][25], MAIN_E[7][22][24], MAIN_E[7][22][23], MAIN_E[7][22][22], MAIN_E[7][22][21], MAIN_E[7][22][20], MAIN_E[7][22][19], MAIN_E[7][22][18], MAIN_E[7][22][17], MAIN_E[7][22][16]];
				attribute PMA_COM_CFG_WEST @[MAIN_E[7][24][51], MAIN_E[7][24][50], MAIN_E[7][24][49], MAIN_E[7][24][48], MAIN_E[7][24][47], MAIN_E[7][24][46], MAIN_E[7][24][45], MAIN_E[7][24][44], MAIN_E[7][24][43], MAIN_E[7][24][42], MAIN_E[7][24][41], MAIN_E[7][24][40], MAIN_E[7][24][39], MAIN_E[7][24][38], MAIN_E[7][24][37], MAIN_E[7][24][36], MAIN_E[7][24][35], MAIN_E[7][24][34], MAIN_E[7][24][33], MAIN_E[7][24][32], MAIN_E[7][24][31], MAIN_E[7][24][30], MAIN_E[7][24][29], MAIN_E[7][24][28], MAIN_E[7][24][27], MAIN_E[7][24][26], MAIN_E[7][24][25], MAIN_E[7][24][24], MAIN_E[7][24][23], MAIN_E[7][24][22], MAIN_E[7][24][21], MAIN_E[7][24][20], MAIN_E[7][24][19], MAIN_E[7][24][18], MAIN_E[7][24][17], MAIN_E[7][24][16]];
				attribute MUX_CLKOUT_EAST @[MAIN_E[4][22][18]] {
					REFCLKPLL0 = 0b0,
					REFCLKPLL1 = 0b1,
				}
				attribute MUX_CLKOUT_WEST @[MAIN_E[4][24][18]] {
					REFCLKPLL0 = 0b0,
					REFCLKPLL1 = 0b1,
				}
				attribute REFSELPLL0_STATIC_VAL @[MAIN_E[4][24][30], MAIN_E[4][24][29], MAIN_E[4][24][28]] {
					CLK0 = 0b000,
					GCLK0 = 0b001,
					PLLCLK0 = 0b010,
					CLKINEAST = 0b011,
					CLK1 = 0b100,
					GCLK1 = 0b101,
					PLLCLK1 = 0b110,
					CLKINWEST = 0b111,
				}
				attribute REFSELPLL1_STATIC_VAL @[MAIN_E[4][22][30], MAIN_E[4][22][29], MAIN_E[4][22][28]] {
					CLK0 = 0b000,
					GCLK0 = 0b001,
					PLLCLK0 = 0b010,
					CLKINEAST = 0b011,
					CLK1 = 0b100,
					GCLK1 = 0b101,
					PLLCLK1 = 0b110,
					CLKINWEST = 0b111,
				}
				attribute REFSELPLL0_STATIC_ENABLE @MAIN_E[4][24][31];
				attribute REFSELPLL1_STATIC_ENABLE @MAIN_E[4][22][31];
				attribute AC_CAP_DIS_0 @MAIN_E[6][24][5];
				attribute CHAN_BOND_KEEP_ALIGN_0 @MAIN_E[5][25][26];
				attribute CHAN_BOND_SEQ_2_USE_0 @MAIN_E[5][25][27];
				attribute CLK_COR_INSERT_IDLE_FLAG_0 @MAIN_E[7][25][10];
				attribute CLK_COR_KEEP_IDLE_0 @MAIN_E[7][25][11];
				attribute CLK_COR_PRECEDENCE_0 @MAIN_E[7][25][12];
				attribute CLK_CORRECT_USE_0 @MAIN_E[7][25][14];
				attribute CLK_COR_SEQ_2_USE_0 @MAIN_E[7][25][13];
				attribute CLKINDC_B_0 @MAIN_E[4][24][16];
				attribute CLKRCV_TRST_0 @MAIN_E[4][24][17];
				attribute DEC_MCOMMA_DETECT_0 @MAIN_E[3][25][12];
				attribute DEC_PCOMMA_DETECT_0 @MAIN_E[3][25][14];
				attribute DEC_VALID_COMMA_ONLY_0 @MAIN_E[3][25][11];
				attribute GTP_CFG_PWRUP_0 @MAIN_E[2][25][28];
				attribute LOOPBACK_DRP_EN_0 @MAIN_E[0][25][2];
				attribute MASTER_DRP_EN_0 @MAIN_E[0][25][0];
				attribute MCOMMA_DETECT_0 @MAIN_E[3][25][13];
				attribute PCI_EXPRESS_MODE_0 @MAIN_E[5][25][30];
				attribute PCOMMA_DETECT_0 @MAIN_E[3][25][15];
				attribute PDELIDLE_DRP_EN_0 @MAIN_E[0][25][8];
				attribute PHASEALIGN_DRP_EN_0 @MAIN_E[0][25][5];
				attribute PLL_DRP_EN_0 @MAIN_E[0][25][6];
				attribute PLL_SATA_0 @MAIN_E[0][24][42];
				attribute PLL_STARTUP_EN_0 @MAIN_E[5][24][12];
				attribute POLARITY_DRP_EN_0 @MAIN_E[0][25][1];
				attribute PRBS_DRP_EN_0 @MAIN_E[0][25][9];
				attribute RCV_TERM_GND_0 @MAIN_E[6][24][8];
				attribute RCV_TERM_VTTRX_0 @MAIN_E[6][24][9];
				attribute RESET_DRP_EN_0 @MAIN_E[0][25][7];
				attribute RX_BUFFER_USE_0 @MAIN_E[1][24][0];
				attribute RX_CDR_FORCE_ROTATE_0 @MAIN_E[5][24][22];
				attribute RX_DECODE_SEQ_MATCH_0 @MAIN_E[7][25][15];
				attribute RX_EN_IDLE_HOLD_CDR_0 @MAIN_E[1][25][27];
				attribute RX_EN_IDLE_RESET_BUF_0 @MAIN_E[1][25][30];
				attribute RX_EN_IDLE_RESET_FR_0 @MAIN_E[1][25][28];
				attribute RX_EN_IDLE_RESET_PH_0 @MAIN_E[1][25][29];
				attribute RX_EN_MODE_RESET_BUF_0 @MAIN_E[4][25][42];
				attribute RXEQ_DRP_EN_0 @MAIN_E[0][25][4];
				attribute RX_LOSS_OF_SYNC_FSM_0 @MAIN_E[1][24][5];
				attribute TERMINATION_OVRD_0 @MAIN_E[5][24][21];
				attribute TX_BUFFER_USE_0 @MAIN_E[1][24][1];
				attribute TXDRIVE_DRP_EN_0 @MAIN_E[0][25][3];
				attribute A_GTPRESET_0 @[MAIN_E[0][25][45]];
				attribute A_LOOPBACK_0 @[MAIN_E[0][25][20], MAIN_E[0][25][19], MAIN_E[0][25][18]];
				attribute A_PLLLKDETEN_0 @[MAIN_E[0][25][38]];
				attribute A_PLLPOWERDOWN_0 @[MAIN_E[0][25][47]];
				attribute A_PRBSCNTRESET_0 @[MAIN_E[0][25][53]];
				attribute A_RXBUFRESET_0 @[MAIN_E[0][25][44]];
				attribute A_RXCDRFREQRESET_0 @[MAIN_E[0][25][40]];
				attribute A_RXCDRHOLD_0 @[MAIN_E[0][25][41]];
				attribute A_RXCDRPHASERESET_0 @[MAIN_E[0][25][39]];
				attribute A_RXCDRRESET_0 @[MAIN_E[0][25][46]];
				attribute A_RXENPMAPHASEALIGN_0 @[MAIN_E[0][25][36]];
				attribute A_RXENPRBSTST_0 @[MAIN_E[0][25][59], MAIN_E[0][25][58], MAIN_E[0][25][57]];
				attribute A_RXEQMIX_0 @[MAIN_E[0][25][33], MAIN_E[0][25][32]];
				attribute A_RXPMASETPHASE_0 @[MAIN_E[0][25][37]];
				attribute A_RXPOLARITY_0 @[MAIN_E[0][25][17]];
				attribute A_RXPOWERDOWN_0 @[MAIN_E[0][25][49], MAIN_E[0][25][48]];
				attribute A_RXRESET_0 @[MAIN_E[0][25][43]];
				attribute A_TXBUFDIFFCTRL_0 @[MAIN_E[0][25][27], MAIN_E[0][25][26], MAIN_E[0][25][25]];
				attribute A_TXDIFFCTRL_0 @[MAIN_E[0][25][31], MAIN_E[0][25][30], MAIN_E[0][25][29], MAIN_E[0][25][28]];
				attribute A_TXELECIDLE_0 @[MAIN_E[0][25][52]];
				attribute A_TXENPMAPHASEALIGN_0 @[MAIN_E[0][25][34]];
				attribute A_TXENPRBSTST_0 @[MAIN_E[0][25][56], MAIN_E[0][25][55], MAIN_E[0][25][54]];
				attribute A_TXPMASETPHASE_0 @[MAIN_E[0][25][35]];
				attribute A_TXPOLARITY_0 @[MAIN_E[0][25][16]];
				attribute A_TXPOWERDOWN_0 @[MAIN_E[0][25][51], MAIN_E[0][25][50]];
				attribute A_TXPRBSFORCEERR_0 @[MAIN_E[0][25][60]];
				attribute A_TXPREEMPHASIS_0 @[MAIN_E[0][25][23], MAIN_E[0][25][22], MAIN_E[0][25][21]];
				attribute A_TXRESET_0 @[MAIN_E[0][25][42]];
				attribute CDR_PH_ADJ_TIME_0 @[MAIN_E[1][25][26], MAIN_E[1][25][25], MAIN_E[1][25][24], MAIN_E[1][25][23], MAIN_E[1][25][22]];
				attribute CHAN_BOND_SEQ_1_1_0 @[MAIN_E[3][25][57], MAIN_E[3][25][56], MAIN_E[3][25][55], MAIN_E[3][25][54], MAIN_E[3][25][53], MAIN_E[3][25][52], MAIN_E[3][25][51], MAIN_E[3][25][50], MAIN_E[3][25][49], MAIN_E[3][25][48]];
				attribute CHAN_BOND_SEQ_1_2_0 @[MAIN_E[4][25][9], MAIN_E[4][25][8], MAIN_E[4][25][7], MAIN_E[4][25][6], MAIN_E[4][25][5], MAIN_E[4][25][4], MAIN_E[4][25][3], MAIN_E[4][25][2], MAIN_E[4][25][1], MAIN_E[4][25][0]];
				attribute CHAN_BOND_SEQ_1_3_0 @[MAIN_E[4][25][25], MAIN_E[4][25][24], MAIN_E[4][25][23], MAIN_E[4][25][22], MAIN_E[4][25][21], MAIN_E[4][25][20], MAIN_E[4][25][19], MAIN_E[4][25][18], MAIN_E[4][25][17], MAIN_E[4][25][16]];
				attribute CHAN_BOND_SEQ_1_4_0 @[MAIN_E[4][25][41], MAIN_E[4][25][40], MAIN_E[4][25][39], MAIN_E[4][25][38], MAIN_E[4][25][37], MAIN_E[4][25][36], MAIN_E[4][25][35], MAIN_E[4][25][34], MAIN_E[4][25][33], MAIN_E[4][25][32]];
				attribute CHAN_BOND_SEQ_1_ENABLE_0 @[MAIN_E[3][25][63], MAIN_E[3][25][62], MAIN_E[3][25][61], MAIN_E[3][25][60]];
				attribute CHAN_BOND_SEQ_2_1_0 @[MAIN_E[4][25][57], MAIN_E[4][25][56], MAIN_E[4][25][55], MAIN_E[4][25][54], MAIN_E[4][25][53], MAIN_E[4][25][52], MAIN_E[4][25][51], MAIN_E[4][25][50], MAIN_E[4][25][49], MAIN_E[4][25][48]];
				attribute CHAN_BOND_SEQ_2_2_0 @[MAIN_E[5][25][9], MAIN_E[5][25][8], MAIN_E[5][25][7], MAIN_E[5][25][6], MAIN_E[5][25][5], MAIN_E[5][25][4], MAIN_E[5][25][3], MAIN_E[5][25][2], MAIN_E[5][25][1], MAIN_E[5][25][0]];
				attribute CHAN_BOND_SEQ_2_3_0 @[MAIN_E[5][25][25], MAIN_E[5][25][24], MAIN_E[5][25][23], MAIN_E[5][25][22], MAIN_E[5][25][21], MAIN_E[5][25][20], MAIN_E[5][25][19], MAIN_E[5][25][18], MAIN_E[5][25][17], MAIN_E[5][25][16]];
				attribute CHAN_BOND_SEQ_2_4_0 @[MAIN_E[5][25][41], MAIN_E[5][25][40], MAIN_E[5][25][39], MAIN_E[5][25][38], MAIN_E[5][25][37], MAIN_E[5][25][36], MAIN_E[5][25][35], MAIN_E[5][25][34], MAIN_E[5][25][33], MAIN_E[5][25][32]];
				attribute CHAN_BOND_SEQ_2_ENABLE_0 @[MAIN_E[4][25][63], MAIN_E[4][25][62], MAIN_E[4][25][61], MAIN_E[4][25][60]];
				attribute CLK_COR_SEQ_1_1_0 @[MAIN_E[5][25][57], MAIN_E[5][25][56], MAIN_E[5][25][55], MAIN_E[5][25][54], MAIN_E[5][25][53], MAIN_E[5][25][52], MAIN_E[5][25][51], MAIN_E[5][25][50], MAIN_E[5][25][49], MAIN_E[5][25][48]];
				attribute CLK_COR_SEQ_1_2_0 @[MAIN_E[6][25][9], MAIN_E[6][25][8], MAIN_E[6][25][7], MAIN_E[6][25][6], MAIN_E[6][25][5], MAIN_E[6][25][4], MAIN_E[6][25][3], MAIN_E[6][25][2], MAIN_E[6][25][1], MAIN_E[6][25][0]];
				attribute CLK_COR_SEQ_1_3_0 @[MAIN_E[6][25][25], MAIN_E[6][25][24], MAIN_E[6][25][23], MAIN_E[6][25][22], MAIN_E[6][25][21], MAIN_E[6][25][20], MAIN_E[6][25][19], MAIN_E[6][25][18], MAIN_E[6][25][17], MAIN_E[6][25][16]];
				attribute CLK_COR_SEQ_1_4_0 @[MAIN_E[6][25][41], MAIN_E[6][25][40], MAIN_E[6][25][39], MAIN_E[6][25][38], MAIN_E[6][25][37], MAIN_E[6][25][36], MAIN_E[6][25][35], MAIN_E[6][25][34], MAIN_E[6][25][33], MAIN_E[6][25][32]];
				attribute CLK_COR_SEQ_1_ENABLE_0 @[MAIN_E[5][25][63], MAIN_E[5][25][62], MAIN_E[5][25][61], MAIN_E[5][25][60]];
				attribute CLK_COR_SEQ_2_1_0 @[MAIN_E[6][25][57], MAIN_E[6][25][56], MAIN_E[6][25][55], MAIN_E[6][25][54], MAIN_E[6][25][53], MAIN_E[6][25][52], MAIN_E[6][25][51], MAIN_E[6][25][50], MAIN_E[6][25][49], MAIN_E[6][25][48]];
				attribute CLK_COR_SEQ_2_2_0 @[MAIN_E[7][25][9], MAIN_E[7][25][8], MAIN_E[7][25][7], MAIN_E[7][25][6], MAIN_E[7][25][5], MAIN_E[7][25][4], MAIN_E[7][25][3], MAIN_E[7][25][2], MAIN_E[7][25][1], MAIN_E[7][25][0]];
				attribute CLK_COR_SEQ_2_3_0 @[MAIN_E[7][25][25], MAIN_E[7][25][24], MAIN_E[7][25][23], MAIN_E[7][25][22], MAIN_E[7][25][21], MAIN_E[7][25][20], MAIN_E[7][25][19], MAIN_E[7][25][18], MAIN_E[7][25][17], MAIN_E[7][25][16]];
				attribute CLK_COR_SEQ_2_4_0 @[MAIN_E[7][25][41], MAIN_E[7][25][40], MAIN_E[7][25][39], MAIN_E[7][25][38], MAIN_E[7][25][37], MAIN_E[7][25][36], MAIN_E[7][25][35], MAIN_E[7][25][34], MAIN_E[7][25][33], MAIN_E[7][25][32]];
				attribute CLK_COR_SEQ_2_ENABLE_0 @[MAIN_E[6][25][63], MAIN_E[6][25][62], MAIN_E[6][25][61], MAIN_E[6][25][60]];
				attribute CM_TRIM_0 @[MAIN_E[6][24][7], MAIN_E[6][24][6]];
				attribute COMMA_10B_ENABLE_0 @[MAIN_E[3][25][9], MAIN_E[3][25][8], MAIN_E[3][25][7], MAIN_E[3][25][6], MAIN_E[3][25][5], MAIN_E[3][25][4], MAIN_E[3][25][3], MAIN_E[3][25][2], MAIN_E[3][25][1], MAIN_E[3][25][0]];
				attribute COM_BURST_VAL_0 @[MAIN_E[0][24][35], MAIN_E[0][24][34], MAIN_E[0][24][33], MAIN_E[0][24][32]];
				attribute MCOMMA_10B_VALUE_0 @[MAIN_E[3][25][25], MAIN_E[3][25][24], MAIN_E[3][25][23], MAIN_E[3][25][22], MAIN_E[3][25][21], MAIN_E[3][25][20], MAIN_E[3][25][19], MAIN_E[3][25][18], MAIN_E[3][25][17], MAIN_E[3][25][16]];
				attribute OOBDETECT_THRESHOLD_0 @[MAIN_E[6][24][2], MAIN_E[6][24][1], MAIN_E[6][24][0]];
				attribute PCOMMA_10B_VALUE_0 @[MAIN_E[3][25][41], MAIN_E[3][25][40], MAIN_E[3][25][39], MAIN_E[3][25][38], MAIN_E[3][25][37], MAIN_E[3][25][36], MAIN_E[3][25][35], MAIN_E[3][25][34], MAIN_E[3][25][33], MAIN_E[3][25][32]];
				attribute PLLLKDET_CFG_0 @[MAIN_E[4][24][61], MAIN_E[4][24][60], MAIN_E[4][24][59]];
				attribute RXEQ_CFG_0 @[MAIN_E[6][24][47], MAIN_E[6][24][46], MAIN_E[6][24][45], MAIN_E[6][24][44], MAIN_E[6][24][43], MAIN_E[6][24][42], MAIN_E[6][24][41], MAIN_E[6][24][40]];
				attribute RXPRBSERR_LOOPBACK_0 @[MAIN_E[0][24][48]];
				attribute RX_IDLE_HI_CNT_0 @[MAIN_E[1][25][59], MAIN_E[1][25][58], MAIN_E[1][25][57], MAIN_E[1][25][56]];
				attribute RX_IDLE_LO_CNT_0 @[MAIN_E[1][25][63], MAIN_E[1][25][62], MAIN_E[1][25][61], MAIN_E[1][25][60]];
				attribute SATA_BURST_VAL_0 @[MAIN_E[0][24][38], MAIN_E[0][24][37], MAIN_E[0][24][36]];
				attribute SATA_IDLE_VAL_0 @[MAIN_E[0][24][41], MAIN_E[0][24][40], MAIN_E[0][24][39]];
				attribute TERMINATION_CTRL_0 @[MAIN_E[5][24][20], MAIN_E[5][24][19], MAIN_E[5][24][18], MAIN_E[5][24][17], MAIN_E[5][24][16]];
				attribute TEST_CLK_OUT_GTP_0 @[MAIN_E[4][24][33], MAIN_E[4][24][32]];
				attribute TXRX_INVERT_0 @[MAIN_E[1][24][4], MAIN_E[1][24][3], MAIN_E[1][24][2]];
				attribute TX_IDLE_DELAY_0 @[MAIN_E[1][24][45], MAIN_E[1][24][44], MAIN_E[1][24][43]];
				attribute TX_TDCC_CFG_0 @[MAIN_E[6][24][4], MAIN_E[6][24][3]];
				attribute USR_CODE_ERR_CLR_0 @[MAIN_E[1][24][12]];
				attribute CB2_INH_CC_PERIOD_0 @[MAIN_E[4][25][29], MAIN_E[4][25][28], MAIN_E[4][25][27], MAIN_E[4][25][26]];
				attribute CLK_COR_REPEAT_WAIT_0 @[MAIN_E[6][25][46], MAIN_E[6][25][45], MAIN_E[6][25][44], MAIN_E[6][25][43], MAIN_E[6][25][42]];
				attribute PLL_COM_CFG_0 @[MAIN_E[1][25][55], MAIN_E[1][25][54], MAIN_E[1][25][53], MAIN_E[1][25][52], MAIN_E[1][25][51], MAIN_E[1][25][50], MAIN_E[1][25][49], MAIN_E[1][25][48], MAIN_E[1][25][47], MAIN_E[1][25][46], MAIN_E[1][25][45], MAIN_E[1][25][44], MAIN_E[1][25][43], MAIN_E[1][25][42], MAIN_E[1][25][41], MAIN_E[1][25][40], MAIN_E[1][25][39], MAIN_E[1][25][38], MAIN_E[1][25][37], MAIN_E[1][25][36], MAIN_E[1][25][35], MAIN_E[1][25][34], MAIN_E[1][25][33], MAIN_E[1][25][32]];
				attribute PLL_CP_CFG_0 @[MAIN_E[5][24][7], MAIN_E[5][24][6], MAIN_E[5][24][5], MAIN_E[5][24][4], MAIN_E[5][24][3], MAIN_E[5][24][2], MAIN_E[5][24][1], MAIN_E[5][24][0]];
				attribute PMA_CDR_SCAN_0 @[MAIN_E[1][24][42], MAIN_E[1][24][41], MAIN_E[1][24][40], MAIN_E[1][24][39], MAIN_E[1][24][38], MAIN_E[1][24][37], MAIN_E[1][24][36], MAIN_E[1][24][35], MAIN_E[1][24][34], MAIN_E[1][24][33], MAIN_E[1][24][32], MAIN_E[1][24][31], MAIN_E[1][24][30], MAIN_E[1][24][29], MAIN_E[1][24][28], MAIN_E[1][24][27], MAIN_E[1][24][26], MAIN_E[1][24][25], MAIN_E[1][24][24], MAIN_E[1][24][23], MAIN_E[1][24][22], MAIN_E[1][24][21], MAIN_E[1][24][20], MAIN_E[1][24][19], MAIN_E[1][24][18], MAIN_E[1][24][17], MAIN_E[1][24][16]];
				attribute PMA_RXSYNC_CFG_0 @[MAIN_E[5][24][63], MAIN_E[5][24][62], MAIN_E[5][24][61], MAIN_E[5][24][60], MAIN_E[5][24][59], MAIN_E[5][24][58], MAIN_E[5][24][57]];
				attribute PMA_RX_CFG_0 @[MAIN_E[5][24][56], MAIN_E[5][24][55], MAIN_E[5][24][54], MAIN_E[5][24][53], MAIN_E[5][24][52], MAIN_E[5][24][51], MAIN_E[5][24][50], MAIN_E[5][24][49], MAIN_E[5][24][48], MAIN_E[5][24][47], MAIN_E[5][24][46], MAIN_E[5][24][45], MAIN_E[5][24][44], MAIN_E[5][24][43], MAIN_E[5][24][42], MAIN_E[5][24][41], MAIN_E[5][24][40], MAIN_E[5][24][39], MAIN_E[5][24][38], MAIN_E[5][24][37], MAIN_E[5][24][36], MAIN_E[5][24][35], MAIN_E[5][24][34], MAIN_E[5][24][33], MAIN_E[5][24][32]];
				attribute PMA_TX_CFG_0 @[MAIN_E[6][24][35], MAIN_E[6][24][34], MAIN_E[6][24][33], MAIN_E[6][24][32], MAIN_E[6][24][31], MAIN_E[6][24][30], MAIN_E[6][24][29], MAIN_E[6][24][28], MAIN_E[6][24][27], MAIN_E[6][24][26], MAIN_E[6][24][25], MAIN_E[6][24][24], MAIN_E[6][24][23], MAIN_E[6][24][22], MAIN_E[6][24][21], MAIN_E[6][24][20], MAIN_E[6][24][19], MAIN_E[6][24][18], MAIN_E[6][24][17], MAIN_E[6][24][16]];
				attribute TRANS_TIME_FROM_P2_0 @[MAIN_E[2][25][27], MAIN_E[2][25][26], MAIN_E[2][25][25], MAIN_E[2][25][24], MAIN_E[2][25][23], MAIN_E[2][25][22], MAIN_E[2][25][21], MAIN_E[2][25][20], MAIN_E[2][25][19], MAIN_E[2][25][18], MAIN_E[2][25][17], MAIN_E[2][25][16]];
				attribute TRANS_TIME_NON_P2_0 @[MAIN_E[2][25][39], MAIN_E[2][25][38], MAIN_E[2][25][37], MAIN_E[2][25][36], MAIN_E[2][25][35], MAIN_E[2][25][34], MAIN_E[2][25][33], MAIN_E[2][25][32]];
				attribute TRANS_TIME_TO_P2_0 @[MAIN_E[2][25][57], MAIN_E[2][25][56], MAIN_E[2][25][55], MAIN_E[2][25][54], MAIN_E[2][25][53], MAIN_E[2][25][52], MAIN_E[2][25][51], MAIN_E[2][25][50], MAIN_E[2][25][49], MAIN_E[2][25][48]];
				attribute TST_ATTR_0 @[MAIN_E[3][24][31], MAIN_E[3][24][30], MAIN_E[3][24][29], MAIN_E[3][24][28], MAIN_E[3][24][27], MAIN_E[3][24][26], MAIN_E[3][24][25], MAIN_E[3][24][24], MAIN_E[3][24][23], MAIN_E[3][24][22], MAIN_E[3][24][21], MAIN_E[3][24][20], MAIN_E[3][24][19], MAIN_E[3][24][18], MAIN_E[3][24][17], MAIN_E[3][24][16], MAIN_E[3][24][15], MAIN_E[3][24][14], MAIN_E[3][24][13], MAIN_E[3][24][12], MAIN_E[3][24][11], MAIN_E[3][24][10], MAIN_E[3][24][9], MAIN_E[3][24][8], MAIN_E[3][24][7], MAIN_E[3][24][6], MAIN_E[3][24][5], MAIN_E[3][24][4], MAIN_E[3][24][3], MAIN_E[3][24][2], MAIN_E[3][24][1], MAIN_E[3][24][0]];
				attribute TX_DETECT_RX_CFG_0 @[MAIN_E[1][24][61], MAIN_E[1][24][60], MAIN_E[1][24][59], MAIN_E[1][24][58], MAIN_E[1][24][57], MAIN_E[1][24][56], MAIN_E[1][24][55], MAIN_E[1][24][54], MAIN_E[1][24][53], MAIN_E[1][24][52], MAIN_E[1][24][51], MAIN_E[1][24][50], MAIN_E[1][24][49], MAIN_E[1][24][48]];
				attribute CHAN_BOND_1_MAX_SKEW_0 @[MAIN_E[4][25][13], MAIN_E[4][25][12], MAIN_E[4][25][11], MAIN_E[4][25][10]];
				attribute CHAN_BOND_2_MAX_SKEW_0 @[MAIN_E[5][25][13], MAIN_E[5][25][12], MAIN_E[5][25][11], MAIN_E[5][25][10]];
				attribute CLK_COR_MAX_LAT_0 @[MAIN_E[6][25][15], MAIN_E[6][25][14], MAIN_E[6][25][13], MAIN_E[6][25][12], MAIN_E[6][25][11], MAIN_E[6][25][10]];
				attribute CLK_COR_MIN_LAT_0 @[MAIN_E[6][25][31], MAIN_E[6][25][30], MAIN_E[6][25][29], MAIN_E[6][25][28], MAIN_E[6][25][27], MAIN_E[6][25][26]];
				attribute SATA_MAX_BURST_0 @[MAIN_E[7][25][53], MAIN_E[7][25][52], MAIN_E[7][25][51], MAIN_E[7][25][50], MAIN_E[7][25][49], MAIN_E[7][25][48]];
				attribute SATA_MAX_INIT_0 @[MAIN_E[0][24][5], MAIN_E[0][24][4], MAIN_E[0][24][3], MAIN_E[0][24][2], MAIN_E[0][24][1], MAIN_E[0][24][0]];
				attribute SATA_MAX_WAKE_0 @[MAIN_E[0][24][21], MAIN_E[0][24][20], MAIN_E[0][24][19], MAIN_E[0][24][18], MAIN_E[0][24][17], MAIN_E[0][24][16]];
				attribute SATA_MIN_BURST_0 @[MAIN_E[7][25][61], MAIN_E[7][25][60], MAIN_E[7][25][59], MAIN_E[7][25][58], MAIN_E[7][25][57], MAIN_E[7][25][56]];
				attribute SATA_MIN_INIT_0 @[MAIN_E[0][24][13], MAIN_E[0][24][12], MAIN_E[0][24][11], MAIN_E[0][24][10], MAIN_E[0][24][9], MAIN_E[0][24][8]];
				attribute SATA_MIN_WAKE_0 @[MAIN_E[0][24][29], MAIN_E[0][24][28], MAIN_E[0][24][27], MAIN_E[0][24][26], MAIN_E[0][24][25], MAIN_E[0][24][24]];
				attribute ALIGN_COMMA_WORD_0 @[MAIN_E[3][25][10]] {
					_1 = 0b0,
					_2 = 0b1,
				}
				attribute CHAN_BOND_SEQ_LEN_0 @[MAIN_E[5][25][29], MAIN_E[5][25][28]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK_COR_ADJ_LEN_0 @[MAIN_E[5][25][59], MAIN_E[5][25][58]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK_COR_DET_LEN_0 @[MAIN_E[6][25][59], MAIN_E[6][25][58]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK25_DIVIDER_0 @[MAIN_E[1][25][18], MAIN_E[1][25][17], MAIN_E[1][25][16]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					_10 = 0b110,
					_12 = 0b111,
				}
				attribute OOB_CLK_DIVIDER_0 @[MAIN_E[1][25][21], MAIN_E[1][25][20], MAIN_E[1][25][19]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_6 = 0b011,
					_8 = 0b100,
					_10 = 0b101,
					_12 = 0b110,
					_14 = 0b111,
				}
				attribute PLL_DIVSEL_FB_0 @[MAIN_E[4][24][58], MAIN_E[4][24][56], MAIN_E[4][24][55], MAIN_E[4][24][54]] {
					_1 = 0b1000,
					_2 = 0b0000,
					_3 = 0b0001,
					_4 = 0b0010,
					_5 = 0b0011,
					_8 = 0b0110,
					_10 = 0b0111,
				}
				attribute PLL_DIVSEL_REF_0 @[MAIN_E[4][24][52], MAIN_E[4][24][51], MAIN_E[4][24][50], MAIN_E[4][24][49], MAIN_E[4][24][48]] {
					_1 = 0b10000,
					_2 = 0b00000,
					_3 = 0b00001,
					_4 = 0b00010,
					_5 = 0b00011,
					_6 = 0b00101,
					_8 = 0b00110,
					_10 = 0b00111,
					_12 = 0b01101,
					_16 = 0b01110,
					_20 = 0b01111,
				}
				attribute PLL_RXDIVSEL_OUT_0 @[MAIN_E[5][24][9], MAIN_E[5][24][8]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PLL_TXDIVSEL_OUT_0 @[MAIN_E[5][24][11], MAIN_E[5][24][10]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PLL_SOURCE_0 @[MAIN_E[5][24][13]] {
					PLL0 = 0b0,
					PLL1 = 0b1,
				}
				attribute RX_LOS_INVALID_INCR_0 @[MAIN_E[1][24][11], MAIN_E[1][24][10], MAIN_E[1][24][9]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_8 = 0b011,
					_16 = 0b100,
					_32 = 0b101,
					_64 = 0b110,
					_128 = 0b111,
				}
				attribute RX_LOS_THRESHOLD_0 @[MAIN_E[1][24][8], MAIN_E[1][24][7], MAIN_E[1][24][6]] {
					_4 = 0b000,
					_8 = 0b001,
					_16 = 0b010,
					_32 = 0b011,
					_64 = 0b100,
					_128 = 0b101,
					_256 = 0b110,
					_512 = 0b111,
				}
				attribute RX_SLIDE_MODE_0 @[MAIN_E[3][25][26]] {
					PCS = 0b0,
					PMA = 0b1,
				}
				attribute RX_STATUS_FMT_0 @[MAIN_E[0][24][43]] {
					PCIE = 0b0,
					SATA = 0b1,
				}
				attribute RX_XCLK_SEL_0 @[MAIN_E[2][25][0]] {
					RXREC = 0b0,
					RXUSR = 0b1,
				}
				attribute TX_XCLK_SEL_0 @[MAIN_E[2][25][1]] {
					TXUSR = 0b1,
					TXOUT = 0b0,
				}
				attribute CLK_OUT_GTP_SEL_0 @[MAIN_E[4][24][34]] {
					TXOUTCLK0 = 0b0,
					REFCLKPLL0 = 0b1,
				}
				attribute AC_CAP_DIS_1 @MAIN_E[6][22][5];
				attribute CHAN_BOND_KEEP_ALIGN_1 @MAIN_E[5][23][26];
				attribute CHAN_BOND_SEQ_2_USE_1 @MAIN_E[5][23][27];
				attribute CLK_COR_INSERT_IDLE_FLAG_1 @MAIN_E[7][23][10];
				attribute CLK_COR_KEEP_IDLE_1 @MAIN_E[7][23][11];
				attribute CLK_COR_PRECEDENCE_1 @MAIN_E[7][23][12];
				attribute CLK_CORRECT_USE_1 @MAIN_E[7][23][14];
				attribute CLK_COR_SEQ_2_USE_1 @MAIN_E[7][23][13];
				attribute CLKINDC_B_1 @MAIN_E[4][22][16];
				attribute CLKRCV_TRST_1 @MAIN_E[4][22][17];
				attribute DEC_MCOMMA_DETECT_1 @MAIN_E[3][23][12];
				attribute DEC_PCOMMA_DETECT_1 @MAIN_E[3][23][14];
				attribute DEC_VALID_COMMA_ONLY_1 @MAIN_E[3][23][11];
				attribute GTP_CFG_PWRUP_1 @MAIN_E[2][23][28];
				attribute LOOPBACK_DRP_EN_1 @MAIN_E[0][23][2];
				attribute MASTER_DRP_EN_1 @MAIN_E[0][23][0];
				attribute MCOMMA_DETECT_1 @MAIN_E[3][23][13];
				attribute PCI_EXPRESS_MODE_1 @MAIN_E[5][23][30];
				attribute PCOMMA_DETECT_1 @MAIN_E[3][23][15];
				attribute PDELIDLE_DRP_EN_1 @MAIN_E[0][23][8];
				attribute PHASEALIGN_DRP_EN_1 @MAIN_E[0][23][5];
				attribute PLL_DRP_EN_1 @MAIN_E[0][23][6];
				attribute PLL_SATA_1 @MAIN_E[0][22][42];
				attribute PLL_STARTUP_EN_1 @MAIN_E[5][22][12];
				attribute POLARITY_DRP_EN_1 @MAIN_E[0][23][1];
				attribute PRBS_DRP_EN_1 @MAIN_E[0][23][9];
				attribute RCV_TERM_GND_1 @MAIN_E[6][22][8];
				attribute RCV_TERM_VTTRX_1 @MAIN_E[6][22][9];
				attribute RESET_DRP_EN_1 @MAIN_E[0][23][7];
				attribute RX_BUFFER_USE_1 @MAIN_E[1][22][0];
				attribute RX_CDR_FORCE_ROTATE_1 @MAIN_E[5][22][22];
				attribute RX_DECODE_SEQ_MATCH_1 @MAIN_E[7][23][15];
				attribute RX_EN_IDLE_HOLD_CDR_1 @MAIN_E[1][23][27];
				attribute RX_EN_IDLE_RESET_BUF_1 @MAIN_E[1][23][30];
				attribute RX_EN_IDLE_RESET_FR_1 @MAIN_E[1][23][28];
				attribute RX_EN_IDLE_RESET_PH_1 @MAIN_E[1][23][29];
				attribute RX_EN_MODE_RESET_BUF_1 @MAIN_E[4][23][42];
				attribute RXEQ_DRP_EN_1 @MAIN_E[0][23][4];
				attribute RX_LOSS_OF_SYNC_FSM_1 @MAIN_E[1][22][5];
				attribute TERMINATION_OVRD_1 @MAIN_E[5][22][21];
				attribute TX_BUFFER_USE_1 @MAIN_E[1][22][1];
				attribute TXDRIVE_DRP_EN_1 @MAIN_E[0][23][3];
				attribute A_GTPRESET_1 @[MAIN_E[0][23][45]];
				attribute A_LOOPBACK_1 @[MAIN_E[0][23][20], MAIN_E[0][23][19], MAIN_E[0][23][18]];
				attribute A_PLLLKDETEN_1 @[MAIN_E[0][23][38]];
				attribute A_PLLPOWERDOWN_1 @[MAIN_E[0][23][47]];
				attribute A_PRBSCNTRESET_1 @[MAIN_E[0][23][53]];
				attribute A_RXBUFRESET_1 @[MAIN_E[0][23][44]];
				attribute A_RXCDRFREQRESET_1 @[MAIN_E[0][23][40]];
				attribute A_RXCDRHOLD_1 @[MAIN_E[0][23][41]];
				attribute A_RXCDRPHASERESET_1 @[MAIN_E[0][23][39]];
				attribute A_RXCDRRESET_1 @[MAIN_E[0][23][46]];
				attribute A_RXENPMAPHASEALIGN_1 @[MAIN_E[0][23][36]];
				attribute A_RXENPRBSTST_1 @[MAIN_E[0][23][59], MAIN_E[0][23][58], MAIN_E[0][23][57]];
				attribute A_RXEQMIX_1 @[MAIN_E[0][23][33], MAIN_E[0][23][32]];
				attribute A_RXPMASETPHASE_1 @[MAIN_E[0][23][37]];
				attribute A_RXPOLARITY_1 @[MAIN_E[0][23][17]];
				attribute A_RXPOWERDOWN_1 @[MAIN_E[0][23][49], MAIN_E[0][23][48]];
				attribute A_RXRESET_1 @[MAIN_E[0][23][43]];
				attribute A_TXBUFDIFFCTRL_1 @[MAIN_E[0][23][27], MAIN_E[0][23][26], MAIN_E[0][23][25]];
				attribute A_TXDIFFCTRL_1 @[MAIN_E[0][23][31], MAIN_E[0][23][30], MAIN_E[0][23][29], MAIN_E[0][23][28]];
				attribute A_TXELECIDLE_1 @[MAIN_E[0][23][52]];
				attribute A_TXENPMAPHASEALIGN_1 @[MAIN_E[0][23][34]];
				attribute A_TXENPRBSTST_1 @[MAIN_E[0][23][56], MAIN_E[0][23][55], MAIN_E[0][23][54]];
				attribute A_TXPMASETPHASE_1 @[MAIN_E[0][23][35]];
				attribute A_TXPOLARITY_1 @[MAIN_E[0][23][16]];
				attribute A_TXPOWERDOWN_1 @[MAIN_E[0][23][51], MAIN_E[0][23][50]];
				attribute A_TXPRBSFORCEERR_1 @[MAIN_E[0][23][60]];
				attribute A_TXPREEMPHASIS_1 @[MAIN_E[0][23][23], MAIN_E[0][23][22], MAIN_E[0][23][21]];
				attribute A_TXRESET_1 @[MAIN_E[0][23][42]];
				attribute CDR_PH_ADJ_TIME_1 @[MAIN_E[1][23][26], MAIN_E[1][23][25], MAIN_E[1][23][24], MAIN_E[1][23][23], MAIN_E[1][23][22]];
				attribute CHAN_BOND_SEQ_1_1_1 @[MAIN_E[3][23][57], MAIN_E[3][23][56], MAIN_E[3][23][55], MAIN_E[3][23][54], MAIN_E[3][23][53], MAIN_E[3][23][52], MAIN_E[3][23][51], MAIN_E[3][23][50], MAIN_E[3][23][49], MAIN_E[3][23][48]];
				attribute CHAN_BOND_SEQ_1_2_1 @[MAIN_E[4][23][9], MAIN_E[4][23][8], MAIN_E[4][23][7], MAIN_E[4][23][6], MAIN_E[4][23][5], MAIN_E[4][23][4], MAIN_E[4][23][3], MAIN_E[4][23][2], MAIN_E[4][23][1], MAIN_E[4][23][0]];
				attribute CHAN_BOND_SEQ_1_3_1 @[MAIN_E[4][23][25], MAIN_E[4][23][24], MAIN_E[4][23][23], MAIN_E[4][23][22], MAIN_E[4][23][21], MAIN_E[4][23][20], MAIN_E[4][23][19], MAIN_E[4][23][18], MAIN_E[4][23][17], MAIN_E[4][23][16]];
				attribute CHAN_BOND_SEQ_1_4_1 @[MAIN_E[4][23][41], MAIN_E[4][23][40], MAIN_E[4][23][39], MAIN_E[4][23][38], MAIN_E[4][23][37], MAIN_E[4][23][36], MAIN_E[4][23][35], MAIN_E[4][23][34], MAIN_E[4][23][33], MAIN_E[4][23][32]];
				attribute CHAN_BOND_SEQ_1_ENABLE_1 @[MAIN_E[3][23][63], MAIN_E[3][23][62], MAIN_E[3][23][61], MAIN_E[3][23][60]];
				attribute CHAN_BOND_SEQ_2_1_1 @[MAIN_E[4][23][57], MAIN_E[4][23][56], MAIN_E[4][23][55], MAIN_E[4][23][54], MAIN_E[4][23][53], MAIN_E[4][23][52], MAIN_E[4][23][51], MAIN_E[4][23][50], MAIN_E[4][23][49], MAIN_E[4][23][48]];
				attribute CHAN_BOND_SEQ_2_2_1 @[MAIN_E[5][23][9], MAIN_E[5][23][8], MAIN_E[5][23][7], MAIN_E[5][23][6], MAIN_E[5][23][5], MAIN_E[5][23][4], MAIN_E[5][23][3], MAIN_E[5][23][2], MAIN_E[5][23][1], MAIN_E[5][23][0]];
				attribute CHAN_BOND_SEQ_2_3_1 @[MAIN_E[5][23][25], MAIN_E[5][23][24], MAIN_E[5][23][23], MAIN_E[5][23][22], MAIN_E[5][23][21], MAIN_E[5][23][20], MAIN_E[5][23][19], MAIN_E[5][23][18], MAIN_E[5][23][17], MAIN_E[5][23][16]];
				attribute CHAN_BOND_SEQ_2_4_1 @[MAIN_E[5][23][41], MAIN_E[5][23][40], MAIN_E[5][23][39], MAIN_E[5][23][38], MAIN_E[5][23][37], MAIN_E[5][23][36], MAIN_E[5][23][35], MAIN_E[5][23][34], MAIN_E[5][23][33], MAIN_E[5][23][32]];
				attribute CHAN_BOND_SEQ_2_ENABLE_1 @[MAIN_E[4][23][63], MAIN_E[4][23][62], MAIN_E[4][23][61], MAIN_E[4][23][60]];
				attribute CLK_COR_SEQ_1_1_1 @[MAIN_E[5][23][57], MAIN_E[5][23][56], MAIN_E[5][23][55], MAIN_E[5][23][54], MAIN_E[5][23][53], MAIN_E[5][23][52], MAIN_E[5][23][51], MAIN_E[5][23][50], MAIN_E[5][23][49], MAIN_E[5][23][48]];
				attribute CLK_COR_SEQ_1_2_1 @[MAIN_E[6][23][9], MAIN_E[6][23][8], MAIN_E[6][23][7], MAIN_E[6][23][6], MAIN_E[6][23][5], MAIN_E[6][23][4], MAIN_E[6][23][3], MAIN_E[6][23][2], MAIN_E[6][23][1], MAIN_E[6][23][0]];
				attribute CLK_COR_SEQ_1_3_1 @[MAIN_E[6][23][25], MAIN_E[6][23][24], MAIN_E[6][23][23], MAIN_E[6][23][22], MAIN_E[6][23][21], MAIN_E[6][23][20], MAIN_E[6][23][19], MAIN_E[6][23][18], MAIN_E[6][23][17], MAIN_E[6][23][16]];
				attribute CLK_COR_SEQ_1_4_1 @[MAIN_E[6][23][41], MAIN_E[6][23][40], MAIN_E[6][23][39], MAIN_E[6][23][38], MAIN_E[6][23][37], MAIN_E[6][23][36], MAIN_E[6][23][35], MAIN_E[6][23][34], MAIN_E[6][23][33], MAIN_E[6][23][32]];
				attribute CLK_COR_SEQ_1_ENABLE_1 @[MAIN_E[5][23][63], MAIN_E[5][23][62], MAIN_E[5][23][61], MAIN_E[5][23][60]];
				attribute CLK_COR_SEQ_2_1_1 @[MAIN_E[6][23][57], MAIN_E[6][23][56], MAIN_E[6][23][55], MAIN_E[6][23][54], MAIN_E[6][23][53], MAIN_E[6][23][52], MAIN_E[6][23][51], MAIN_E[6][23][50], MAIN_E[6][23][49], MAIN_E[6][23][48]];
				attribute CLK_COR_SEQ_2_2_1 @[MAIN_E[7][23][9], MAIN_E[7][23][8], MAIN_E[7][23][7], MAIN_E[7][23][6], MAIN_E[7][23][5], MAIN_E[7][23][4], MAIN_E[7][23][3], MAIN_E[7][23][2], MAIN_E[7][23][1], MAIN_E[7][23][0]];
				attribute CLK_COR_SEQ_2_3_1 @[MAIN_E[7][23][25], MAIN_E[7][23][24], MAIN_E[7][23][23], MAIN_E[7][23][22], MAIN_E[7][23][21], MAIN_E[7][23][20], MAIN_E[7][23][19], MAIN_E[7][23][18], MAIN_E[7][23][17], MAIN_E[7][23][16]];
				attribute CLK_COR_SEQ_2_4_1 @[MAIN_E[7][23][41], MAIN_E[7][23][40], MAIN_E[7][23][39], MAIN_E[7][23][38], MAIN_E[7][23][37], MAIN_E[7][23][36], MAIN_E[7][23][35], MAIN_E[7][23][34], MAIN_E[7][23][33], MAIN_E[7][23][32]];
				attribute CLK_COR_SEQ_2_ENABLE_1 @[MAIN_E[6][23][63], MAIN_E[6][23][62], MAIN_E[6][23][61], MAIN_E[6][23][60]];
				attribute CM_TRIM_1 @[MAIN_E[6][22][7], MAIN_E[6][22][6]];
				attribute COMMA_10B_ENABLE_1 @[MAIN_E[3][23][9], MAIN_E[3][23][8], MAIN_E[3][23][7], MAIN_E[3][23][6], MAIN_E[3][23][5], MAIN_E[3][23][4], MAIN_E[3][23][3], MAIN_E[3][23][2], MAIN_E[3][23][1], MAIN_E[3][23][0]];
				attribute COM_BURST_VAL_1 @[MAIN_E[0][22][35], MAIN_E[0][22][34], MAIN_E[0][22][33], MAIN_E[0][22][32]];
				attribute MCOMMA_10B_VALUE_1 @[MAIN_E[3][23][25], MAIN_E[3][23][24], MAIN_E[3][23][23], MAIN_E[3][23][22], MAIN_E[3][23][21], MAIN_E[3][23][20], MAIN_E[3][23][19], MAIN_E[3][23][18], MAIN_E[3][23][17], MAIN_E[3][23][16]];
				attribute OOBDETECT_THRESHOLD_1 @[MAIN_E[6][22][2], MAIN_E[6][22][1], MAIN_E[6][22][0]];
				attribute PCOMMA_10B_VALUE_1 @[MAIN_E[3][23][41], MAIN_E[3][23][40], MAIN_E[3][23][39], MAIN_E[3][23][38], MAIN_E[3][23][37], MAIN_E[3][23][36], MAIN_E[3][23][35], MAIN_E[3][23][34], MAIN_E[3][23][33], MAIN_E[3][23][32]];
				attribute PLLLKDET_CFG_1 @[MAIN_E[4][22][61], MAIN_E[4][22][60], MAIN_E[4][22][59]];
				attribute RXEQ_CFG_1 @[MAIN_E[6][22][47], MAIN_E[6][22][46], MAIN_E[6][22][45], MAIN_E[6][22][44], MAIN_E[6][22][43], MAIN_E[6][22][42], MAIN_E[6][22][41], MAIN_E[6][22][40]];
				attribute RXPRBSERR_LOOPBACK_1 @[MAIN_E[0][22][48]];
				attribute RX_IDLE_HI_CNT_1 @[MAIN_E[1][23][59], MAIN_E[1][23][58], MAIN_E[1][23][57], MAIN_E[1][23][56]];
				attribute RX_IDLE_LO_CNT_1 @[MAIN_E[1][23][63], MAIN_E[1][23][62], MAIN_E[1][23][61], MAIN_E[1][23][60]];
				attribute SATA_BURST_VAL_1 @[MAIN_E[0][22][38], MAIN_E[0][22][37], MAIN_E[0][22][36]];
				attribute SATA_IDLE_VAL_1 @[MAIN_E[0][22][41], MAIN_E[0][22][40], MAIN_E[0][22][39]];
				attribute TERMINATION_CTRL_1 @[MAIN_E[5][22][20], MAIN_E[5][22][19], MAIN_E[5][22][18], MAIN_E[5][22][17], MAIN_E[5][22][16]];
				attribute TEST_CLK_OUT_GTP_1 @[MAIN_E[4][22][33], MAIN_E[4][22][32]];
				attribute TXRX_INVERT_1 @[MAIN_E[1][22][4], MAIN_E[1][22][3], MAIN_E[1][22][2]];
				attribute TX_IDLE_DELAY_1 @[MAIN_E[1][22][45], MAIN_E[1][22][44], MAIN_E[1][22][43]];
				attribute TX_TDCC_CFG_1 @[MAIN_E[6][22][4], MAIN_E[6][22][3]];
				attribute USR_CODE_ERR_CLR_1 @[MAIN_E[1][22][12]];
				attribute CB2_INH_CC_PERIOD_1 @[MAIN_E[4][23][29], MAIN_E[4][23][28], MAIN_E[4][23][27], MAIN_E[4][23][26]];
				attribute CLK_COR_REPEAT_WAIT_1 @[MAIN_E[6][23][46], MAIN_E[6][23][45], MAIN_E[6][23][44], MAIN_E[6][23][43], MAIN_E[6][23][42]];
				attribute PLL_COM_CFG_1 @[MAIN_E[1][23][55], MAIN_E[1][23][54], MAIN_E[1][23][53], MAIN_E[1][23][52], MAIN_E[1][23][51], MAIN_E[1][23][50], MAIN_E[1][23][49], MAIN_E[1][23][48], MAIN_E[1][23][47], MAIN_E[1][23][46], MAIN_E[1][23][45], MAIN_E[1][23][44], MAIN_E[1][23][43], MAIN_E[1][23][42], MAIN_E[1][23][41], MAIN_E[1][23][40], MAIN_E[1][23][39], MAIN_E[1][23][38], MAIN_E[1][23][37], MAIN_E[1][23][36], MAIN_E[1][23][35], MAIN_E[1][23][34], MAIN_E[1][23][33], MAIN_E[1][23][32]];
				attribute PLL_CP_CFG_1 @[MAIN_E[5][22][7], MAIN_E[5][22][6], MAIN_E[5][22][5], MAIN_E[5][22][4], MAIN_E[5][22][3], MAIN_E[5][22][2], MAIN_E[5][22][1], MAIN_E[5][22][0]];
				attribute PMA_CDR_SCAN_1 @[MAIN_E[1][22][42], MAIN_E[1][22][41], MAIN_E[1][22][40], MAIN_E[1][22][39], MAIN_E[1][22][38], MAIN_E[1][22][37], MAIN_E[1][22][36], MAIN_E[1][22][35], MAIN_E[1][22][34], MAIN_E[1][22][33], MAIN_E[1][22][32], MAIN_E[1][22][31], MAIN_E[1][22][30], MAIN_E[1][22][29], MAIN_E[1][22][28], MAIN_E[1][22][27], MAIN_E[1][22][26], MAIN_E[1][22][25], MAIN_E[1][22][24], MAIN_E[1][22][23], MAIN_E[1][22][22], MAIN_E[1][22][21], MAIN_E[1][22][20], MAIN_E[1][22][19], MAIN_E[1][22][18], MAIN_E[1][22][17], MAIN_E[1][22][16]];
				attribute PMA_RXSYNC_CFG_1 @[MAIN_E[5][22][63], MAIN_E[5][22][62], MAIN_E[5][22][61], MAIN_E[5][22][60], MAIN_E[5][22][59], MAIN_E[5][22][58], MAIN_E[5][22][57]];
				attribute PMA_RX_CFG_1 @[MAIN_E[5][22][56], MAIN_E[5][22][55], MAIN_E[5][22][54], MAIN_E[5][22][53], MAIN_E[5][22][52], MAIN_E[5][22][51], MAIN_E[5][22][50], MAIN_E[5][22][49], MAIN_E[5][22][48], MAIN_E[5][22][47], MAIN_E[5][22][46], MAIN_E[5][22][45], MAIN_E[5][22][44], MAIN_E[5][22][43], MAIN_E[5][22][42], MAIN_E[5][22][41], MAIN_E[5][22][40], MAIN_E[5][22][39], MAIN_E[5][22][38], MAIN_E[5][22][37], MAIN_E[5][22][36], MAIN_E[5][22][35], MAIN_E[5][22][34], MAIN_E[5][22][33], MAIN_E[5][22][32]];
				attribute PMA_TX_CFG_1 @[MAIN_E[6][22][35], MAIN_E[6][22][34], MAIN_E[6][22][33], MAIN_E[6][22][32], MAIN_E[6][22][31], MAIN_E[6][22][30], MAIN_E[6][22][29], MAIN_E[6][22][28], MAIN_E[6][22][27], MAIN_E[6][22][26], MAIN_E[6][22][25], MAIN_E[6][22][24], MAIN_E[6][22][23], MAIN_E[6][22][22], MAIN_E[6][22][21], MAIN_E[6][22][20], MAIN_E[6][22][19], MAIN_E[6][22][18], MAIN_E[6][22][17], MAIN_E[6][22][16]];
				attribute TRANS_TIME_FROM_P2_1 @[MAIN_E[2][23][27], MAIN_E[2][23][26], MAIN_E[2][23][25], MAIN_E[2][23][24], MAIN_E[2][23][23], MAIN_E[2][23][22], MAIN_E[2][23][21], MAIN_E[2][23][20], MAIN_E[2][23][19], MAIN_E[2][23][18], MAIN_E[2][23][17], MAIN_E[2][23][16]];
				attribute TRANS_TIME_NON_P2_1 @[MAIN_E[2][23][39], MAIN_E[2][23][38], MAIN_E[2][23][37], MAIN_E[2][23][36], MAIN_E[2][23][35], MAIN_E[2][23][34], MAIN_E[2][23][33], MAIN_E[2][23][32]];
				attribute TRANS_TIME_TO_P2_1 @[MAIN_E[2][23][57], MAIN_E[2][23][56], MAIN_E[2][23][55], MAIN_E[2][23][54], MAIN_E[2][23][53], MAIN_E[2][23][52], MAIN_E[2][23][51], MAIN_E[2][23][50], MAIN_E[2][23][49], MAIN_E[2][23][48]];
				attribute TST_ATTR_1 @[MAIN_E[3][22][31], MAIN_E[3][22][30], MAIN_E[3][22][29], MAIN_E[3][22][28], MAIN_E[3][22][27], MAIN_E[3][22][26], MAIN_E[3][22][25], MAIN_E[3][22][24], MAIN_E[3][22][23], MAIN_E[3][22][22], MAIN_E[3][22][21], MAIN_E[3][22][20], MAIN_E[3][22][19], MAIN_E[3][22][18], MAIN_E[3][22][17], MAIN_E[3][22][16], MAIN_E[3][22][15], MAIN_E[3][22][14], MAIN_E[3][22][13], MAIN_E[3][22][12], MAIN_E[3][22][11], MAIN_E[3][22][10], MAIN_E[3][22][9], MAIN_E[3][22][8], MAIN_E[3][22][7], MAIN_E[3][22][6], MAIN_E[3][22][5], MAIN_E[3][22][4], MAIN_E[3][22][3], MAIN_E[3][22][2], MAIN_E[3][22][1], MAIN_E[3][22][0]];
				attribute TX_DETECT_RX_CFG_1 @[MAIN_E[1][22][61], MAIN_E[1][22][60], MAIN_E[1][22][59], MAIN_E[1][22][58], MAIN_E[1][22][57], MAIN_E[1][22][56], MAIN_E[1][22][55], MAIN_E[1][22][54], MAIN_E[1][22][53], MAIN_E[1][22][52], MAIN_E[1][22][51], MAIN_E[1][22][50], MAIN_E[1][22][49], MAIN_E[1][22][48]];
				attribute CHAN_BOND_1_MAX_SKEW_1 @[MAIN_E[4][23][13], MAIN_E[4][23][12], MAIN_E[4][23][11], MAIN_E[4][23][10]];
				attribute CHAN_BOND_2_MAX_SKEW_1 @[MAIN_E[5][23][13], MAIN_E[5][23][12], MAIN_E[5][23][11], MAIN_E[5][23][10]];
				attribute CLK_COR_MAX_LAT_1 @[MAIN_E[6][23][15], MAIN_E[6][23][14], MAIN_E[6][23][13], MAIN_E[6][23][12], MAIN_E[6][23][11], MAIN_E[6][23][10]];
				attribute CLK_COR_MIN_LAT_1 @[MAIN_E[6][23][31], MAIN_E[6][23][30], MAIN_E[6][23][29], MAIN_E[6][23][28], MAIN_E[6][23][27], MAIN_E[6][23][26]];
				attribute SATA_MAX_BURST_1 @[MAIN_E[7][23][53], MAIN_E[7][23][52], MAIN_E[7][23][51], MAIN_E[7][23][50], MAIN_E[7][23][49], MAIN_E[7][23][48]];
				attribute SATA_MAX_INIT_1 @[MAIN_E[0][22][5], MAIN_E[0][22][4], MAIN_E[0][22][3], MAIN_E[0][22][2], MAIN_E[0][22][1], MAIN_E[0][22][0]];
				attribute SATA_MAX_WAKE_1 @[MAIN_E[0][22][21], MAIN_E[0][22][20], MAIN_E[0][22][19], MAIN_E[0][22][18], MAIN_E[0][22][17], MAIN_E[0][22][16]];
				attribute SATA_MIN_BURST_1 @[MAIN_E[7][23][61], MAIN_E[7][23][60], MAIN_E[7][23][59], MAIN_E[7][23][58], MAIN_E[7][23][57], MAIN_E[7][23][56]];
				attribute SATA_MIN_INIT_1 @[MAIN_E[0][22][13], MAIN_E[0][22][12], MAIN_E[0][22][11], MAIN_E[0][22][10], MAIN_E[0][22][9], MAIN_E[0][22][8]];
				attribute SATA_MIN_WAKE_1 @[MAIN_E[0][22][29], MAIN_E[0][22][28], MAIN_E[0][22][27], MAIN_E[0][22][26], MAIN_E[0][22][25], MAIN_E[0][22][24]];
				attribute ALIGN_COMMA_WORD_1 @[MAIN_E[3][23][10]] {
					_1 = 0b0,
					_2 = 0b1,
				}
				attribute CHAN_BOND_SEQ_LEN_1 @[MAIN_E[5][23][29], MAIN_E[5][23][28]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK_COR_ADJ_LEN_1 @[MAIN_E[5][23][59], MAIN_E[5][23][58]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK_COR_DET_LEN_1 @[MAIN_E[6][23][59], MAIN_E[6][23][58]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK25_DIVIDER_1 @[MAIN_E[1][23][18], MAIN_E[1][23][17], MAIN_E[1][23][16]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					_10 = 0b110,
					_12 = 0b111,
				}
				attribute OOB_CLK_DIVIDER_1 @[MAIN_E[1][23][21], MAIN_E[1][23][20], MAIN_E[1][23][19]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_6 = 0b011,
					_8 = 0b100,
					_10 = 0b101,
					_12 = 0b110,
					_14 = 0b111,
				}
				attribute PLL_DIVSEL_FB_1 @[MAIN_E[4][22][58], MAIN_E[4][22][56], MAIN_E[4][22][55], MAIN_E[4][22][54]] {
					_1 = 0b1000,
					_2 = 0b0000,
					_3 = 0b0001,
					_4 = 0b0010,
					_5 = 0b0011,
					_8 = 0b0110,
					_10 = 0b0111,
				}
				attribute PLL_DIVSEL_REF_1 @[MAIN_E[4][22][52], MAIN_E[4][22][51], MAIN_E[4][22][50], MAIN_E[4][22][49], MAIN_E[4][22][48]] {
					_1 = 0b10000,
					_2 = 0b00000,
					_3 = 0b00001,
					_4 = 0b00010,
					_5 = 0b00011,
					_6 = 0b00101,
					_8 = 0b00110,
					_10 = 0b00111,
					_12 = 0b01101,
					_16 = 0b01110,
					_20 = 0b01111,
				}
				attribute PLL_RXDIVSEL_OUT_1 @[MAIN_E[5][22][9], MAIN_E[5][22][8]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PLL_TXDIVSEL_OUT_1 @[MAIN_E[5][22][11], MAIN_E[5][22][10]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PLL_SOURCE_1 @[MAIN_E[5][22][13]] {
					PLL0 = 0b0,
					PLL1 = 0b1,
				}
				attribute RX_LOS_INVALID_INCR_1 @[MAIN_E[1][22][11], MAIN_E[1][22][10], MAIN_E[1][22][9]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_8 = 0b011,
					_16 = 0b100,
					_32 = 0b101,
					_64 = 0b110,
					_128 = 0b111,
				}
				attribute RX_LOS_THRESHOLD_1 @[MAIN_E[1][22][8], MAIN_E[1][22][7], MAIN_E[1][22][6]] {
					_4 = 0b000,
					_8 = 0b001,
					_16 = 0b010,
					_32 = 0b011,
					_64 = 0b100,
					_128 = 0b101,
					_256 = 0b110,
					_512 = 0b111,
				}
				attribute RX_SLIDE_MODE_1 @[MAIN_E[3][23][26]] {
					PCS = 0b0,
					PMA = 0b1,
				}
				attribute RX_STATUS_FMT_1 @[MAIN_E[0][22][43]] {
					PCIE = 0b0,
					SATA = 0b1,
				}
				attribute RX_XCLK_SEL_1 @[MAIN_E[2][23][0]] {
					RXREC = 0b0,
					RXUSR = 0b1,
				}
				attribute TX_XCLK_SEL_1 @[MAIN_E[2][23][1]] {
					TXUSR = 0b1,
					TXOUT = 0b0,
				}
				attribute CLK_OUT_GTP_SEL_1 @[MAIN_E[4][22][34]] {
					TXOUTCLK1 = 0b0,
					REFCLKPLL1 = 0b1,
				}
			}

			// wire W[0].IMUX_CLK[0]               GTP.SCANCLK
			// wire W[0].IMUX_LOGICIN[2]           GTP.DADDR[1]
			// wire W[0].IMUX_LOGICIN[4]           GTP.RXCHBONDSLAVE0
			// wire W[0].IMUX_LOGICIN[7]           GTP.DI[1]
			// wire W[0].IMUX_LOGICIN[9]           GTP.RXCOMMADETUSE0
			// wire W[0].IMUX_LOGICIN[10]          GTP.DI[3]
			// wire W[0].IMUX_LOGICIN[14]          GTP.RXENPCOMMAALIGN0
			// wire W[0].IMUX_LOGICIN[24]          GTP.DI[0]
			// wire W[0].IMUX_LOGICIN[25]          GTP.GTPTEST0[0]
			// wire W[0].IMUX_LOGICIN[27]          GTP.DADDR[3]
			// wire W[0].IMUX_LOGICIN[28]          GTP.RXENPRBSTST0[0]
			// wire W[0].IMUX_LOGICIN[29]          GTP.SCANENB
			// wire W[0].IMUX_LOGICIN[30]          GTP.DI[2]
			// wire W[0].IMUX_LOGICIN[31]          GTP.RXENMCOMMAALIGN0
			// wire W[0].IMUX_LOGICIN[32]          GTP.DADDR[0]
			// wire W[0].IMUX_LOGICIN[34]          GTP.TSTIN0[1]
			// wire W[0].IMUX_LOGICIN[36]          GTP.SCANIN[0]
			// wire W[0].IMUX_LOGICIN[38]          GTP.SCANIN[4]
			// wire W[0].IMUX_LOGICIN[39]          GTP.DADDR[2]
			// wire W[0].IMUX_LOGICIN[44]          GTP.RXSLIDE0
			// wire W[0].IMUX_LOGICIN[54]          GTP.GTPTEST0[4]
			// wire W[0].IMUX_LOGICIN[62]          GTP.TSTIN0[0]
			// wire W[0].OUT_BEL[0]                GTP.RXDATA0[0]
			// wire W[0].OUT_BEL[1]                GTP.RXDATA0[16]
			// wire W[0].OUT_BEL[2]                GTP.RXDATA0[4]
			// wire W[0].OUT_BEL[3]                GTP.RXDATA0[8]
			// wire W[0].OUT_BEL[4]                GTP.RXDATA0[24]
			// wire W[0].OUT_BEL[5]                GTP.RXDATA0[12]
			// wire W[0].OUT_BEL[8]                GTP.RXDATA0[20]
			// wire W[0].OUT_BEL[11]               GTP.RXDATA0[28]
			// wire W[0].OUT_BEL[14]               GTP.RXRUNDISP0[0]
			// wire W[0].OUT_BEL[17]               GTP.RXDISPERR0[0]
			// wire W[0].OUT_BEL[18]               GTP.RXBUFSTATUS0[0]
			// wire W[0].OUT_BEL[19]               GTP.RXNOTINTABLE0[0]
			// wire W[0].OUT_BEL[20]               GTP.RXCHARISCOMMA0[0]
			// wire W[0].OUT_BEL[21]               GTP.RXSTATUS0[0]
			// wire W[0].OUT_BEL[22]               GTP.RXCHARISK0[0]
			// wire W[0].OUT_BEL[23]               GTP.RXCLKCORCNT0[0]
			// wire W[0].PLLCLK[0]                 GTP.PLLCLK00 GTP.PLLCLK01
			// wire W[0].PLLCLK[1]                 GTP.PLLCLK10 GTP.PLLCLK11
			// wire W[0].GTPCLK[0]                 GTP.GTPCLKOUT0[0]
			// wire W[0].GTPCLK[1]                 GTP.GTPCLKOUT0[1]
			// wire W[0].GTPCLK[2]                 GTP.GTPCLKOUT1[0]
			// wire W[0].GTPCLK[3]                 GTP.GTPCLKOUT1[1]
			// wire W[0].GTPFB[0]                  GTP.GTPCLKFBWEST[0]
			// wire W[0].GTPFB[1]                  GTP.GTPCLKFBWEST[1]
			// wire W[0].GTPFB[2]                  GTP.GTPCLKFBEAST[0]
			// wire W[0].GTPFB[3]                  GTP.GTPCLKFBEAST[1]
			// wire W[1].IMUX_CLK[0]               GTP.TSTCLK0
			// wire W[1].IMUX_SR[0]                GTP.RXRESET0
			// wire W[1].IMUX_LOGICIN[2]           GTP.DADDR[5]
			// wire W[1].IMUX_LOGICIN[3]           GTP.RXENCHANSYNC0
			// wire W[1].IMUX_LOGICIN[4]           GTP.RXCHBONDMASTER0
			// wire W[1].IMUX_LOGICIN[7]           GTP.DI[5]
			// wire W[1].IMUX_LOGICIN[10]          GTP.DI[7]
			// wire W[1].IMUX_LOGICIN[24]          GTP.DI[4]
			// wire W[1].IMUX_LOGICIN[25]          GTP.GTPTEST0[1]
			// wire W[1].IMUX_LOGICIN[27]          GTP.DADDR[7]
			// wire W[1].IMUX_LOGICIN[28]          GTP.RXENPRBSTST0[1]
			// wire W[1].IMUX_LOGICIN[30]          GTP.DI[6]
			// wire W[1].IMUX_LOGICIN[32]          GTP.DADDR[4]
			// wire W[1].IMUX_LOGICIN[34]          GTP.TSTIN0[3]
			// wire W[1].IMUX_LOGICIN[36]          GTP.SCANIN[1]
			// wire W[1].IMUX_LOGICIN[37]          GTP.DEN
			// wire W[1].IMUX_LOGICIN[39]          GTP.DADDR[6]
			// wire W[1].IMUX_LOGICIN[44]          GTP.RXDEC8B10BUSE0
			// wire W[1].IMUX_LOGICIN[48]          GTP.GATERXELECIDLE0
			// wire W[1].IMUX_LOGICIN[54]          GTP.GTPTEST0[5]
			// wire W[1].IMUX_LOGICIN[58]          GTP.LOOPBACK0[0]
			// wire W[1].IMUX_LOGICIN[62]          GTP.TSTIN0[2]
			// wire W[1].OUT_BEL[0]                GTP.RXDATA0[1]
			// wire W[1].OUT_BEL[1]                GTP.RXDATA0[17]
			// wire W[1].OUT_BEL[2]                GTP.RXDATA0[5]
			// wire W[1].OUT_BEL[3]                GTP.RXDATA0[9]
			// wire W[1].OUT_BEL[4]                GTP.RXDATA0[25]
			// wire W[1].OUT_BEL[5]                GTP.RXDATA0[13]
			// wire W[1].OUT_BEL[8]                GTP.RXDATA0[21]
			// wire W[1].OUT_BEL[11]               GTP.RXDATA0[29]
			// wire W[1].OUT_BEL[14]               GTP.RXRUNDISP0[1]
			// wire W[1].OUT_BEL[17]               GTP.RXDISPERR0[1]
			// wire W[1].OUT_BEL[18]               GTP.RXBUFSTATUS0[1]
			// wire W[1].OUT_BEL[19]               GTP.RXNOTINTABLE0[1]
			// wire W[1].OUT_BEL[20]               GTP.RXCHARISCOMMA0[1]
			// wire W[1].OUT_BEL[21]               GTP.RXSTATUS0[1]
			// wire W[1].OUT_BEL[22]               GTP.RXCHARISK0[1]
			// wire W[1].OUT_BEL[23]               GTP.RXCLKCORCNT0[1]
			// wire W[2].IMUX_SR[1]                GTP.RXBUFRESET0
			// wire W[2].IMUX_LOGICIN[3]           GTP.SCANMODEB
			// wire W[2].IMUX_LOGICIN[7]           GTP.DI[9]
			// wire W[2].IMUX_LOGICIN[8]           GTP.RXPMASETPHASE0
			// wire W[2].IMUX_LOGICIN[10]          GTP.DI[11]
			// wire W[2].IMUX_LOGICIN[24]          GTP.DI[8]
			// wire W[2].IMUX_LOGICIN[25]          GTP.GTPTEST0[2]
			// wire W[2].IMUX_LOGICIN[27]          GTP.RXEQMIX0[0]
			// wire W[2].IMUX_LOGICIN[28]          GTP.RXENPRBSTST0[2]
			// wire W[2].IMUX_LOGICIN[29]          GTP.SCANINPMA
			// wire W[2].IMUX_LOGICIN[30]          GTP.DI[10]
			// wire W[2].IMUX_LOGICIN[34]          GTP.TSTIN0[5]
			// wire W[2].IMUX_LOGICIN[36]          GTP.SCANIN[2]
			// wire W[2].IMUX_LOGICIN[37]          GTP.DWE
			// wire W[2].IMUX_LOGICIN[44]          GTP.RXPOLARITY0
			// wire W[2].IMUX_LOGICIN[48]          GTP.IGNORESIGDET0
			// wire W[2].IMUX_LOGICIN[54]          GTP.GTPTEST0[6]
			// wire W[2].IMUX_LOGICIN[58]          GTP.LOOPBACK0[1]
			// wire W[2].IMUX_LOGICIN[59]          GTP.RXENPMAPHASEALIGN0
			// wire W[2].IMUX_LOGICIN[62]          GTP.TSTIN0[4]
			// wire W[2].OUT_BEL[0]                GTP.RXDATA0[2]
			// wire W[2].OUT_BEL[1]                GTP.RXDATA0[18]
			// wire W[2].OUT_BEL[2]                GTP.RXDATA0[6]
			// wire W[2].OUT_BEL[3]                GTP.RXDATA0[10]
			// wire W[2].OUT_BEL[4]                GTP.RXDATA0[26]
			// wire W[2].OUT_BEL[5]                GTP.RXDATA0[14]
			// wire W[2].OUT_BEL[8]                GTP.RXDATA0[22]
			// wire W[2].OUT_BEL[11]               GTP.RXDATA0[30]
			// wire W[2].OUT_BEL[14]               GTP.RXRUNDISP0[2]
			// wire W[2].OUT_BEL[17]               GTP.RXDISPERR0[2]
			// wire W[2].OUT_BEL[18]               GTP.RXBUFSTATUS0[2]
			// wire W[2].OUT_BEL[19]               GTP.RXNOTINTABLE0[2]
			// wire W[2].OUT_BEL[20]               GTP.RXCHARISCOMMA0[2]
			// wire W[2].OUT_BEL[21]               GTP.RXSTATUS0[2]
			// wire W[2].OUT_BEL[22]               GTP.RXCHARISK0[2]
			// wire W[2].OUT_BEL[23]               GTP.RXCLKCORCNT0[2]
			// wire W[3].IMUX_CLK[0]               GTP.RXUSRCLK0
			// wire W[3].IMUX_CLK[1]               GTP.RXUSRCLK20
			// wire W[3].IMUX_SR[0]                GTP.GTPRESET0
			// wire W[3].IMUX_SR[1]                GTP.RXCDRRESET0
			// wire W[3].IMUX_LOGICIN[1]           GTP.PLLLKDETEN0
			// wire W[3].IMUX_LOGICIN[4]           GTP.TSTPWRDNOVRD0
			// wire W[3].IMUX_LOGICIN[7]           GTP.DI[13]
			// wire W[3].IMUX_LOGICIN[10]          GTP.DI[15]
			// wire W[3].IMUX_LOGICIN[15]          GTP.TSTPWRDN0[3]
			// wire W[3].IMUX_LOGICIN[17]          GTP.REFCLKPWRDNB0
			// wire W[3].IMUX_LOGICIN[23]          GTP.TXPOWERDOWN0[0]
			// wire W[3].IMUX_LOGICIN[24]          GTP.DI[12]
			// wire W[3].IMUX_LOGICIN[25]          GTP.GTPTEST0[3]
			// wire W[3].IMUX_LOGICIN[27]          GTP.RXEQMIX0[1]
			// wire W[3].IMUX_LOGICIN[30]          GTP.DI[14]
			// wire W[3].IMUX_LOGICIN[31]          GTP.RXDATAWIDTH0[0]
			// wire W[3].IMUX_LOGICIN[34]          GTP.TSTPWRDN0[0]
			// wire W[3].IMUX_LOGICIN[36]          GTP.SCANIN[3]
			// wire W[3].IMUX_LOGICIN[38]          GTP.TSTPWRDN0[4]
			// wire W[3].IMUX_LOGICIN[39]          GTP.TXDATAWIDTH0[0]
			// wire W[3].IMUX_LOGICIN[44]          GTP.RXPOWERDOWN0[0]
			// wire W[3].IMUX_LOGICIN[47]          GTP.TSTPWRDN0[2]
			// wire W[3].IMUX_LOGICIN[54]          GTP.GTPTEST0[7]
			// wire W[3].IMUX_LOGICIN[57]          GTP.PLLPOWERDOWN0
			// wire W[3].IMUX_LOGICIN[58]          GTP.LOOPBACK0[2]
			// wire W[3].IMUX_LOGICIN[62]          GTP.TSTPWRDN0[1]
			// wire W[3].OUT_BEL[0]                GTP.RXDATA0[3]
			// wire W[3].OUT_BEL[1]                GTP.RXDATA0[19]
			// wire W[3].OUT_BEL[2]                GTP.RXDATA0[7]
			// wire W[3].OUT_BEL[3]                GTP.RXDATA0[11]
			// wire W[3].OUT_BEL[4]                GTP.RXDATA0[27]
			// wire W[3].OUT_BEL[5]                GTP.RXDATA0[15]
			// wire W[3].OUT_BEL[8]                GTP.RXDATA0[23]
			// wire W[3].OUT_BEL[11]               GTP.RXDATA0[31]
			// wire W[3].OUT_BEL[14]               GTP.RXRUNDISP0[3]
			// wire W[3].OUT_BEL[17]               GTP.RXDISPERR0[3]
			// wire W[3].OUT_BEL[18]               GTP.RXELECIDLE0
			// wire W[3].OUT_BEL[19]               GTP.RXNOTINTABLE0[3]
			// wire W[3].OUT_BEL[20]               GTP.RXCHARISCOMMA0[3]
			// wire W[3].OUT_BEL[21]               GTP.RESETDONE0
			// wire W[3].OUT_BEL[22]               GTP.RXCHARISK0[3]
			// wire W[3].OUT_BEL[23]               GTP.PHYSTATUS0
			// wire W[4].IMUX_CLK[0]               GTP.DCLK
			// wire W[4].IMUX_CLK[1]               GTP.GCLK01
			// wire W[4].IMUX_SR[1]                GTP.PRBSCNTRESET0
			// wire W[4].IMUX_LOGICIN[1]           GTP.TXDATA0[16]
			// wire W[4].IMUX_LOGICIN[2]           GTP.TXDATA0[24]
			// wire W[4].IMUX_LOGICIN[3]           GTP.TXDATA0[20]
			// wire W[4].IMUX_LOGICIN[4]           GTP.TXDATA0[8]
			// wire W[4].IMUX_LOGICIN[5]           GTP.TXDATA0[4]
			// wire W[4].IMUX_LOGICIN[9]           GTP.TXDATA0[28]
			// wire W[4].IMUX_LOGICIN[12]          GTP.TXDATA0[0]
			// wire W[4].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL1WEST[0]
			// wire W[4].IMUX_LOGICIN[16]          GTP.TXCOMSTART0
			// wire W[4].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL0[0]
			// wire W[4].IMUX_LOGICIN[20]          GTP.TXDATA0[12]
			// wire W[4].IMUX_LOGICIN[23]          GTP.TXPOWERDOWN0[1]
			// wire W[4].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL0[0]
			// wire W[4].IMUX_LOGICIN[28]          GTP.TXENPRBSTST0[0]
			// wire W[4].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B0[0]
			// wire W[4].IMUX_LOGICIN[31]          GTP.RXDATAWIDTH0[1]
			// wire W[4].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL0[0]
			// wire W[4].IMUX_LOGICIN[34]          GTP.TSTIN0[7]
			// wire W[4].IMUX_LOGICIN[39]          GTP.TXDATAWIDTH0[1]
			// wire W[4].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE0[0]
			// wire W[4].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS0[0]
			// wire W[4].IMUX_LOGICIN[44]          GTP.RXPOWERDOWN0[1]
			// wire W[4].IMUX_LOGICIN[52]          GTP.TXCHARISK0[0]
			// wire W[4].IMUX_LOGICIN[62]          GTP.TSTIN0[6]
			// wire W[4].OUT_BEL[0]                GTP.RXCOMMADET0
			// wire W[4].OUT_BEL[1]                GTP.TXRUNDISP0[0]
			// wire W[4].OUT_BEL[2]                GTP.SCANOUT[4]
			// wire W[4].OUT_BEL[3]                GTP.RXPRBSERR0
			// wire W[4].OUT_BEL[5]                GTP.TXKERR0[0]
			// wire W[4].OUT_BEL[6]                GTP.DRPDO[0]
			// wire W[4].OUT_BEL[7]                GTP.SCANOUT[0]
			// wire W[4].OUT_BEL[8]                GTP.RXCHANREALIGN0
			// wire W[4].OUT_BEL[9]                GTP.DRPDO[2]
			// wire W[4].OUT_BEL[13]               GTP.DRPDO[1]
			// wire W[4].OUT_BEL[16]               GTP.DRPDO[3]
			// wire W[4].OUT_BEL[17]               GTP.RXVALID0
			// wire W[4].OUT_BEL[19]               GTP.RXCHANBONDSEQ0
			// wire W[4].OUT_BEL[20]               GTP.RXCHANISALIGNED0
			// wire W[4].OUT_BEL[21]               GTP.RXRECCLK0
			// wire W[4].OUT_BEL[22]               GTP.RXLOSSOFSYNC0[0]
			// wire W[5].IMUX_CLK[1]               GTP.GCLK00
			// wire W[5].IMUX_LOGICIN[1]           GTP.TXDATA0[17]
			// wire W[5].IMUX_LOGICIN[2]           GTP.TXDATA0[25]
			// wire W[5].IMUX_LOGICIN[3]           GTP.TXDATA0[21]
			// wire W[5].IMUX_LOGICIN[4]           GTP.TXDATA0[9]
			// wire W[5].IMUX_LOGICIN[5]           GTP.TXDATA0[5]
			// wire W[5].IMUX_LOGICIN[9]           GTP.TXDATA0[29]
			// wire W[5].IMUX_LOGICIN[12]          GTP.TXDATA0[1]
			// wire W[5].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL1WEST[1]
			// wire W[5].IMUX_LOGICIN[16]          GTP.TXCOMTYPE0
			// wire W[5].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL0[1]
			// wire W[5].IMUX_LOGICIN[20]          GTP.TXDATA0[13]
			// wire W[5].IMUX_LOGICIN[23]          GTP.TXPOLARITY0
			// wire W[5].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL0[1]
			// wire W[5].IMUX_LOGICIN[26]          GTP.REFSELDYPLL0[0]
			// wire W[5].IMUX_LOGICIN[28]          GTP.TXENPRBSTST0[1]
			// wire W[5].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B0[1]
			// wire W[5].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL0[1]
			// wire W[5].IMUX_LOGICIN[34]          GTP.TSTIN0[9]
			// wire W[5].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE0[1]
			// wire W[5].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS0[1]
			// wire W[5].IMUX_LOGICIN[44]          GTP.TXINHIBIT0
			// wire W[5].IMUX_LOGICIN[45]          GTP.TXELECIDLE0
			// wire W[5].IMUX_LOGICIN[52]          GTP.TXCHARISK0[1]
			// wire W[5].IMUX_LOGICIN[62]          GTP.TSTIN0[8]
			// wire W[5].OUT_BEL[1]                GTP.TXRUNDISP0[1]
			// wire W[5].OUT_BEL[2]                GTP.SCANOUTPMA
			// wire W[5].OUT_BEL[3]                GTP.DRDY
			// wire W[5].OUT_BEL[4]                GTP.PLLLKDET0
			// wire W[5].OUT_BEL[5]                GTP.TXKERR0[1]
			// wire W[5].OUT_BEL[6]                GTP.DRPDO[4]
			// wire W[5].OUT_BEL[7]                GTP.SCANOUT[1]
			// wire W[5].OUT_BEL[8]                GTP.RXBYTEREALIGN0
			// wire W[5].OUT_BEL[9]                GTP.DRPDO[6]
			// wire W[5].OUT_BEL[11]               GTP.RXBYTEISALIGNED0
			// wire W[5].OUT_BEL[13]               GTP.DRPDO[5]
			// wire W[5].OUT_BEL[16]               GTP.DRPDO[7]
			// wire W[5].OUT_BEL[18]               GTP.TSTOUT0[0]
			// wire W[5].OUT_BEL[21]               GTP.REFCLKOUT0
			// wire W[5].OUT_BEL[22]               GTP.RXLOSSOFSYNC0[1]
			// wire W[6].IMUX_SR[0]                GTP.TXRESET0
			// wire W[6].IMUX_LOGICIN[1]           GTP.TXDATA0[18]
			// wire W[6].IMUX_LOGICIN[2]           GTP.TXDATA0[26]
			// wire W[6].IMUX_LOGICIN[3]           GTP.TXDATA0[22]
			// wire W[6].IMUX_LOGICIN[4]           GTP.TXDATA0[10]
			// wire W[6].IMUX_LOGICIN[5]           GTP.TXDATA0[6]
			// wire W[6].IMUX_LOGICIN[8]           GTP.TXPMASETPHASE0
			// wire W[6].IMUX_LOGICIN[9]           GTP.TXDATA0[30]
			// wire W[6].IMUX_LOGICIN[12]          GTP.TXDATA0[2]
			// wire W[6].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL0WEST[0]
			// wire W[6].IMUX_LOGICIN[16]          GTP.TXDETECTRX0
			// wire W[6].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL0[2]
			// wire W[6].IMUX_LOGICIN[20]          GTP.TXDATA0[14]
			// wire W[6].IMUX_LOGICIN[23]          GTP.INTDATAWIDTH0
			// wire W[6].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL0[2]
			// wire W[6].IMUX_LOGICIN[26]          GTP.REFSELDYPLL0[1]
			// wire W[6].IMUX_LOGICIN[28]          GTP.TXENPRBSTST0[2]
			// wire W[6].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B0[2]
			// wire W[6].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL0[2]
			// wire W[6].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE0[2]
			// wire W[6].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS0[2]
			// wire W[6].IMUX_LOGICIN[44]          GTP.TXENC8B10BUSE0
			// wire W[6].IMUX_LOGICIN[47]          GTP.CLKTESTSIG00
			// wire W[6].IMUX_LOGICIN[52]          GTP.TXCHARISK0[2]
			// wire W[6].IMUX_LOGICIN[59]          GTP.TXENPMAPHASEALIGN0
			// wire W[6].OUT_BEL[1]                GTP.TXRUNDISP0[2]
			// wire W[6].OUT_BEL[3]                GTP.TXBUFSTATUS0[0]
			// wire W[6].OUT_BEL[5]                GTP.TXKERR0[2]
			// wire W[6].OUT_BEL[6]                GTP.DRPDO[8]
			// wire W[6].OUT_BEL[7]                GTP.SCANOUT[2]
			// wire W[6].OUT_BEL[9]                GTP.DRPDO[10]
			// wire W[6].OUT_BEL[11]               GTP.TSTOUT0[1]
			// wire W[6].OUT_BEL[13]               GTP.DRPDO[9]
			// wire W[6].OUT_BEL[16]               GTP.DRPDO[11]
			// wire W[6].OUT_BEL[18]               GTP.TSTOUT0[2]
			// wire W[7].IMUX_CLK[0]               GTP.TXUSRCLK0
			// wire W[7].IMUX_CLK[1]               GTP.TXUSRCLK20
			// wire W[7].IMUX_LOGICIN[1]           GTP.TXDATA0[19]
			// wire W[7].IMUX_LOGICIN[2]           GTP.TXDATA0[27]
			// wire W[7].IMUX_LOGICIN[3]           GTP.TXDATA0[23]
			// wire W[7].IMUX_LOGICIN[4]           GTP.TXDATA0[11]
			// wire W[7].IMUX_LOGICIN[5]           GTP.TXDATA0[7]
			// wire W[7].IMUX_LOGICIN[9]           GTP.TXDATA0[31]
			// wire W[7].IMUX_LOGICIN[12]          GTP.TXDATA0[3]
			// wire W[7].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL0WEST[1]
			// wire W[7].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL0[3]
			// wire W[7].IMUX_LOGICIN[20]          GTP.TXDATA0[15]
			// wire W[7].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL0[3]
			// wire W[7].IMUX_LOGICIN[26]          GTP.REFSELDYPLL0[2]
			// wire W[7].IMUX_LOGICIN[28]          GTP.TXPRBSFORCEERR0
			// wire W[7].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B0[3]
			// wire W[7].IMUX_LOGICIN[30]          GTP.USRCODEERR0
			// wire W[7].IMUX_LOGICIN[34]          GTP.TSTIN0[11]
			// wire W[7].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE0[3]
			// wire W[7].IMUX_LOGICIN[45]          GTP.TXPDOWNASYNCH0
			// wire W[7].IMUX_LOGICIN[47]          GTP.CLKTESTSIG01
			// wire W[7].IMUX_LOGICIN[52]          GTP.TXCHARISK0[3]
			// wire W[7].IMUX_LOGICIN[62]          GTP.TSTIN0[10]
			// wire W[7].OUT_BEL[1]                GTP.TXRUNDISP0[3]
			// wire W[7].OUT_BEL[3]                GTP.TXBUFSTATUS0[1]
			// wire W[7].OUT_BEL[5]                GTP.TXKERR0[3]
			// wire W[7].OUT_BEL[6]                GTP.DRPDO[12]
			// wire W[7].OUT_BEL[7]                GTP.SCANOUT[3]
			// wire W[7].OUT_BEL[9]                GTP.DRPDO[14]
			// wire W[7].OUT_BEL[11]               GTP.TSTOUT0[3]
			// wire W[7].OUT_BEL[13]               GTP.DRPDO[13]
			// wire W[7].OUT_BEL[16]               GTP.DRPDO[15]
			// wire W[7].OUT_BEL[18]               GTP.TSTOUT0[4]
			// wire W[7].OUT_BEL[21]               GTP.TXOUTCLK0
			// wire E[0].IMUX_LOGICIN[4]           GTP.RXCHBONDSLAVE1
			// wire E[0].IMUX_LOGICIN[9]           GTP.RXCOMMADETUSE1
			// wire E[0].IMUX_LOGICIN[14]          GTP.RXENPCOMMAALIGN1
			// wire E[0].IMUX_LOGICIN[25]          GTP.GTPTEST1[0]
			// wire E[0].IMUX_LOGICIN[28]          GTP.RXENPRBSTST1[0]
			// wire E[0].IMUX_LOGICIN[31]          GTP.RXENMCOMMAALIGN1
			// wire E[0].IMUX_LOGICIN[34]          GTP.TSTIN1[1]
			// wire E[0].IMUX_LOGICIN[44]          GTP.RXSLIDE1
			// wire E[0].IMUX_LOGICIN[54]          GTP.GTPTEST1[4]
			// wire E[0].IMUX_LOGICIN[62]          GTP.TSTIN1[0]
			// wire E[0].OUT_BEL[0]                GTP.RXDATA1[0]
			// wire E[0].OUT_BEL[1]                GTP.RXDATA1[16]
			// wire E[0].OUT_BEL[2]                GTP.RXDATA1[4]
			// wire E[0].OUT_BEL[3]                GTP.RXDATA1[8]
			// wire E[0].OUT_BEL[4]                GTP.RXDATA1[24]
			// wire E[0].OUT_BEL[5]                GTP.RXDATA1[12]
			// wire E[0].OUT_BEL[8]                GTP.RXDATA1[20]
			// wire E[0].OUT_BEL[11]               GTP.RXDATA1[28]
			// wire E[0].OUT_BEL[14]               GTP.RXRUNDISP1[0]
			// wire E[0].OUT_BEL[17]               GTP.RXDISPERR1[0]
			// wire E[0].OUT_BEL[18]               GTP.RXBUFSTATUS1[0]
			// wire E[0].OUT_BEL[19]               GTP.RXNOTINTABLE1[0]
			// wire E[0].OUT_BEL[20]               GTP.RXCHARISCOMMA1[0]
			// wire E[0].OUT_BEL[21]               GTP.RXSTATUS1[0]
			// wire E[0].OUT_BEL[22]               GTP.RXCHARISK1[0]
			// wire E[0].OUT_BEL[23]               GTP.RXCLKCORCNT1[0]
			// wire E[1].IMUX_CLK[0]               GTP.TSTCLK1
			// wire E[1].IMUX_SR[0]                GTP.RXRESET1
			// wire E[1].IMUX_LOGICIN[3]           GTP.RXENCHANSYNC1
			// wire E[1].IMUX_LOGICIN[4]           GTP.RXCHBONDMASTER1
			// wire E[1].IMUX_LOGICIN[25]          GTP.GTPTEST1[1]
			// wire E[1].IMUX_LOGICIN[28]          GTP.RXENPRBSTST1[1]
			// wire E[1].IMUX_LOGICIN[34]          GTP.TSTIN1[3]
			// wire E[1].IMUX_LOGICIN[44]          GTP.RXDEC8B10BUSE1
			// wire E[1].IMUX_LOGICIN[48]          GTP.GATERXELECIDLE1
			// wire E[1].IMUX_LOGICIN[54]          GTP.GTPTEST1[5]
			// wire E[1].IMUX_LOGICIN[58]          GTP.LOOPBACK1[0]
			// wire E[1].IMUX_LOGICIN[62]          GTP.TSTIN1[2]
			// wire E[1].OUT_BEL[0]                GTP.RXDATA1[1]
			// wire E[1].OUT_BEL[1]                GTP.RXDATA1[17]
			// wire E[1].OUT_BEL[2]                GTP.RXDATA1[5]
			// wire E[1].OUT_BEL[3]                GTP.RXDATA1[9]
			// wire E[1].OUT_BEL[4]                GTP.RXDATA1[25]
			// wire E[1].OUT_BEL[5]                GTP.RXDATA1[13]
			// wire E[1].OUT_BEL[8]                GTP.RXDATA1[21]
			// wire E[1].OUT_BEL[11]               GTP.RXDATA1[29]
			// wire E[1].OUT_BEL[14]               GTP.RXRUNDISP1[1]
			// wire E[1].OUT_BEL[17]               GTP.RXDISPERR1[1]
			// wire E[1].OUT_BEL[18]               GTP.RXBUFSTATUS1[1]
			// wire E[1].OUT_BEL[19]               GTP.RXNOTINTABLE1[1]
			// wire E[1].OUT_BEL[20]               GTP.RXCHARISCOMMA1[1]
			// wire E[1].OUT_BEL[21]               GTP.RXSTATUS1[1]
			// wire E[1].OUT_BEL[22]               GTP.RXCHARISK1[1]
			// wire E[1].OUT_BEL[23]               GTP.RXCLKCORCNT1[1]
			// wire E[2].IMUX_SR[1]                GTP.RXBUFRESET1
			// wire E[2].IMUX_LOGICIN[8]           GTP.RXPMASETPHASE1
			// wire E[2].IMUX_LOGICIN[25]          GTP.GTPTEST1[2]
			// wire E[2].IMUX_LOGICIN[27]          GTP.RXEQMIX1[0]
			// wire E[2].IMUX_LOGICIN[28]          GTP.RXENPRBSTST1[2]
			// wire E[2].IMUX_LOGICIN[34]          GTP.TSTIN1[5]
			// wire E[2].IMUX_LOGICIN[44]          GTP.RXPOLARITY1
			// wire E[2].IMUX_LOGICIN[48]          GTP.IGNORESIGDET1
			// wire E[2].IMUX_LOGICIN[54]          GTP.GTPTEST1[6]
			// wire E[2].IMUX_LOGICIN[58]          GTP.LOOPBACK1[1]
			// wire E[2].IMUX_LOGICIN[59]          GTP.RXENPMAPHASEALIGN1
			// wire E[2].IMUX_LOGICIN[62]          GTP.TSTIN1[4]
			// wire E[2].OUT_BEL[0]                GTP.RXDATA1[2]
			// wire E[2].OUT_BEL[1]                GTP.RXDATA1[18]
			// wire E[2].OUT_BEL[2]                GTP.RXDATA1[6]
			// wire E[2].OUT_BEL[3]                GTP.RXDATA1[10]
			// wire E[2].OUT_BEL[4]                GTP.RXDATA1[26]
			// wire E[2].OUT_BEL[5]                GTP.RXDATA1[14]
			// wire E[2].OUT_BEL[8]                GTP.RXDATA1[22]
			// wire E[2].OUT_BEL[11]               GTP.RXDATA1[30]
			// wire E[2].OUT_BEL[14]               GTP.RXRUNDISP1[2]
			// wire E[2].OUT_BEL[17]               GTP.RXDISPERR1[2]
			// wire E[2].OUT_BEL[18]               GTP.RXBUFSTATUS1[2]
			// wire E[2].OUT_BEL[19]               GTP.RXNOTINTABLE1[2]
			// wire E[2].OUT_BEL[20]               GTP.RXCHARISCOMMA1[2]
			// wire E[2].OUT_BEL[21]               GTP.RXSTATUS1[2]
			// wire E[2].OUT_BEL[22]               GTP.RXCHARISK1[2]
			// wire E[2].OUT_BEL[23]               GTP.RXCLKCORCNT1[2]
			// wire E[3].IMUX_CLK[0]               GTP.RXUSRCLK1
			// wire E[3].IMUX_CLK[1]               GTP.RXUSRCLK21
			// wire E[3].IMUX_SR[0]                GTP.GTPRESET1
			// wire E[3].IMUX_SR[1]                GTP.RXCDRRESET1
			// wire E[3].IMUX_LOGICIN[1]           GTP.PLLLKDETEN1
			// wire E[3].IMUX_LOGICIN[4]           GTP.TSTPWRDNOVRD1
			// wire E[3].IMUX_LOGICIN[15]          GTP.TSTPWRDN1[3]
			// wire E[3].IMUX_LOGICIN[17]          GTP.REFCLKPWRDNB1
			// wire E[3].IMUX_LOGICIN[23]          GTP.TXPOWERDOWN1[0]
			// wire E[3].IMUX_LOGICIN[25]          GTP.GTPTEST1[3]
			// wire E[3].IMUX_LOGICIN[27]          GTP.RXEQMIX1[1]
			// wire E[3].IMUX_LOGICIN[31]          GTP.RXDATAWIDTH1[0]
			// wire E[3].IMUX_LOGICIN[34]          GTP.TSTPWRDN1[0]
			// wire E[3].IMUX_LOGICIN[38]          GTP.TSTPWRDN1[4]
			// wire E[3].IMUX_LOGICIN[39]          GTP.TXDATAWIDTH1[0]
			// wire E[3].IMUX_LOGICIN[44]          GTP.RXPOWERDOWN1[0]
			// wire E[3].IMUX_LOGICIN[47]          GTP.TSTPWRDN1[2]
			// wire E[3].IMUX_LOGICIN[54]          GTP.GTPTEST1[7]
			// wire E[3].IMUX_LOGICIN[57]          GTP.PLLPOWERDOWN1
			// wire E[3].IMUX_LOGICIN[58]          GTP.LOOPBACK1[2]
			// wire E[3].IMUX_LOGICIN[62]          GTP.TSTPWRDN1[1]
			// wire E[3].OUT_BEL[0]                GTP.RXDATA1[3]
			// wire E[3].OUT_BEL[1]                GTP.RXDATA1[19]
			// wire E[3].OUT_BEL[2]                GTP.RXDATA1[7]
			// wire E[3].OUT_BEL[3]                GTP.RXDATA1[11]
			// wire E[3].OUT_BEL[4]                GTP.RXDATA1[27]
			// wire E[3].OUT_BEL[5]                GTP.RXDATA1[15]
			// wire E[3].OUT_BEL[8]                GTP.RXDATA1[23]
			// wire E[3].OUT_BEL[11]               GTP.RXDATA1[31]
			// wire E[3].OUT_BEL[14]               GTP.RXRUNDISP1[3]
			// wire E[3].OUT_BEL[17]               GTP.RXDISPERR1[3]
			// wire E[3].OUT_BEL[18]               GTP.RXELECIDLE1
			// wire E[3].OUT_BEL[19]               GTP.RXNOTINTABLE1[3]
			// wire E[3].OUT_BEL[20]               GTP.RXCHARISCOMMA1[3]
			// wire E[3].OUT_BEL[21]               GTP.RESETDONE1
			// wire E[3].OUT_BEL[22]               GTP.RXCHARISK1[3]
			// wire E[3].OUT_BEL[23]               GTP.PHYSTATUS1
			// wire E[4].IMUX_CLK[1]               GTP.GCLK11
			// wire E[4].IMUX_SR[1]                GTP.PRBSCNTRESET1
			// wire E[4].IMUX_LOGICIN[1]           GTP.TXDATA1[16]
			// wire E[4].IMUX_LOGICIN[2]           GTP.TXDATA1[24]
			// wire E[4].IMUX_LOGICIN[3]           GTP.TXDATA1[20]
			// wire E[4].IMUX_LOGICIN[4]           GTP.TXDATA1[8]
			// wire E[4].IMUX_LOGICIN[5]           GTP.TXDATA1[4]
			// wire E[4].IMUX_LOGICIN[9]           GTP.TXDATA1[28]
			// wire E[4].IMUX_LOGICIN[12]          GTP.TXDATA1[0]
			// wire E[4].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL1EAST[0]
			// wire E[4].IMUX_LOGICIN[16]          GTP.TXCOMSTART1
			// wire E[4].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL1[0]
			// wire E[4].IMUX_LOGICIN[20]          GTP.TXDATA1[12]
			// wire E[4].IMUX_LOGICIN[23]          GTP.TXPOWERDOWN1[1]
			// wire E[4].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL1[0]
			// wire E[4].IMUX_LOGICIN[28]          GTP.TXENPRBSTST1[0]
			// wire E[4].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B1[0]
			// wire E[4].IMUX_LOGICIN[31]          GTP.RXDATAWIDTH1[1]
			// wire E[4].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL1[0]
			// wire E[4].IMUX_LOGICIN[34]          GTP.TSTIN1[7]
			// wire E[4].IMUX_LOGICIN[39]          GTP.TXDATAWIDTH1[1]
			// wire E[4].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE1[0]
			// wire E[4].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS1[0]
			// wire E[4].IMUX_LOGICIN[44]          GTP.RXPOWERDOWN1[1]
			// wire E[4].IMUX_LOGICIN[52]          GTP.TXCHARISK1[0]
			// wire E[4].IMUX_LOGICIN[62]          GTP.TSTIN1[6]
			// wire E[4].OUT_BEL[0]                GTP.RXCOMMADET1
			// wire E[4].OUT_BEL[1]                GTP.TXRUNDISP1[0]
			// wire E[4].OUT_BEL[3]                GTP.RXPRBSERR1
			// wire E[4].OUT_BEL[5]                GTP.TXKERR1[0]
			// wire E[4].OUT_BEL[8]                GTP.RXCHANREALIGN1
			// wire E[4].OUT_BEL[17]               GTP.RXVALID1
			// wire E[4].OUT_BEL[19]               GTP.RXCHANBONDSEQ1
			// wire E[4].OUT_BEL[20]               GTP.RXCHANISALIGNED1
			// wire E[4].OUT_BEL[21]               GTP.RXRECCLK1
			// wire E[4].OUT_BEL[22]               GTP.RXLOSSOFSYNC1[0]
			// wire E[5].IMUX_CLK[1]               GTP.GCLK10
			// wire E[5].IMUX_LOGICIN[1]           GTP.TXDATA1[17]
			// wire E[5].IMUX_LOGICIN[2]           GTP.TXDATA1[25]
			// wire E[5].IMUX_LOGICIN[3]           GTP.TXDATA1[21]
			// wire E[5].IMUX_LOGICIN[4]           GTP.TXDATA1[9]
			// wire E[5].IMUX_LOGICIN[5]           GTP.TXDATA1[5]
			// wire E[5].IMUX_LOGICIN[9]           GTP.TXDATA1[29]
			// wire E[5].IMUX_LOGICIN[12]          GTP.TXDATA1[1]
			// wire E[5].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL1EAST[1]
			// wire E[5].IMUX_LOGICIN[16]          GTP.TXCOMTYPE1
			// wire E[5].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL1[1]
			// wire E[5].IMUX_LOGICIN[20]          GTP.TXDATA1[13]
			// wire E[5].IMUX_LOGICIN[23]          GTP.TXPOLARITY1
			// wire E[5].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL1[1]
			// wire E[5].IMUX_LOGICIN[26]          GTP.REFSELDYPLL1[0]
			// wire E[5].IMUX_LOGICIN[28]          GTP.TXENPRBSTST1[1]
			// wire E[5].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B1[1]
			// wire E[5].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL1[1]
			// wire E[5].IMUX_LOGICIN[34]          GTP.TSTIN1[9]
			// wire E[5].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE1[1]
			// wire E[5].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS1[1]
			// wire E[5].IMUX_LOGICIN[44]          GTP.TXINHIBIT1
			// wire E[5].IMUX_LOGICIN[45]          GTP.TXELECIDLE1
			// wire E[5].IMUX_LOGICIN[52]          GTP.TXCHARISK1[1]
			// wire E[5].IMUX_LOGICIN[62]          GTP.TSTIN1[8]
			// wire E[5].OUT_BEL[1]                GTP.TXRUNDISP1[1]
			// wire E[5].OUT_BEL[4]                GTP.PLLLKDET1
			// wire E[5].OUT_BEL[5]                GTP.TXKERR1[1]
			// wire E[5].OUT_BEL[8]                GTP.RXBYTEREALIGN1
			// wire E[5].OUT_BEL[11]               GTP.RXBYTEISALIGNED1
			// wire E[5].OUT_BEL[18]               GTP.TSTOUT1[0]
			// wire E[5].OUT_BEL[21]               GTP.REFCLKOUT1
			// wire E[5].OUT_BEL[22]               GTP.RXLOSSOFSYNC1[1]
			// wire E[6].IMUX_SR[0]                GTP.TXRESET1
			// wire E[6].IMUX_LOGICIN[1]           GTP.TXDATA1[18]
			// wire E[6].IMUX_LOGICIN[2]           GTP.TXDATA1[26]
			// wire E[6].IMUX_LOGICIN[3]           GTP.TXDATA1[22]
			// wire E[6].IMUX_LOGICIN[4]           GTP.TXDATA1[10]
			// wire E[6].IMUX_LOGICIN[5]           GTP.TXDATA1[6]
			// wire E[6].IMUX_LOGICIN[8]           GTP.TXPMASETPHASE1
			// wire E[6].IMUX_LOGICIN[9]           GTP.TXDATA1[30]
			// wire E[6].IMUX_LOGICIN[12]          GTP.TXDATA1[2]
			// wire E[6].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL0EAST[0]
			// wire E[6].IMUX_LOGICIN[16]          GTP.TXDETECTRX1
			// wire E[6].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL1[2]
			// wire E[6].IMUX_LOGICIN[20]          GTP.TXDATA1[14]
			// wire E[6].IMUX_LOGICIN[23]          GTP.INTDATAWIDTH1
			// wire E[6].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL1[2]
			// wire E[6].IMUX_LOGICIN[26]          GTP.REFSELDYPLL1[1]
			// wire E[6].IMUX_LOGICIN[28]          GTP.TXENPRBSTST1[2]
			// wire E[6].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B1[2]
			// wire E[6].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL1[2]
			// wire E[6].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE1[2]
			// wire E[6].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS1[2]
			// wire E[6].IMUX_LOGICIN[44]          GTP.TXENC8B10BUSE1
			// wire E[6].IMUX_LOGICIN[47]          GTP.CLKTESTSIG10
			// wire E[6].IMUX_LOGICIN[52]          GTP.TXCHARISK1[2]
			// wire E[6].IMUX_LOGICIN[59]          GTP.TXENPMAPHASEALIGN1
			// wire E[6].OUT_BEL[1]                GTP.TXRUNDISP1[2]
			// wire E[6].OUT_BEL[3]                GTP.TXBUFSTATUS1[0]
			// wire E[6].OUT_BEL[5]                GTP.TXKERR1[2]
			// wire E[6].OUT_BEL[11]               GTP.TSTOUT1[1]
			// wire E[6].OUT_BEL[18]               GTP.TSTOUT1[2]
			// wire E[7].IMUX_CLK[0]               GTP.TXUSRCLK1
			// wire E[7].IMUX_CLK[1]               GTP.TXUSRCLK21
			// wire E[7].IMUX_LOGICIN[1]           GTP.TXDATA1[19]
			// wire E[7].IMUX_LOGICIN[2]           GTP.TXDATA1[27]
			// wire E[7].IMUX_LOGICIN[3]           GTP.TXDATA1[23]
			// wire E[7].IMUX_LOGICIN[4]           GTP.TXDATA1[11]
			// wire E[7].IMUX_LOGICIN[5]           GTP.TXDATA1[7]
			// wire E[7].IMUX_LOGICIN[9]           GTP.TXDATA1[31]
			// wire E[7].IMUX_LOGICIN[12]          GTP.TXDATA1[3]
			// wire E[7].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL0EAST[1]
			// wire E[7].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL1[3]
			// wire E[7].IMUX_LOGICIN[20]          GTP.TXDATA1[15]
			// wire E[7].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL1[3]
			// wire E[7].IMUX_LOGICIN[26]          GTP.REFSELDYPLL1[2]
			// wire E[7].IMUX_LOGICIN[28]          GTP.TXPRBSFORCEERR1
			// wire E[7].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B1[3]
			// wire E[7].IMUX_LOGICIN[30]          GTP.USRCODEERR1
			// wire E[7].IMUX_LOGICIN[34]          GTP.TSTIN1[11]
			// wire E[7].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE1[3]
			// wire E[7].IMUX_LOGICIN[45]          GTP.TXPDOWNASYNCH1
			// wire E[7].IMUX_LOGICIN[47]          GTP.CLKTESTSIG11
			// wire E[7].IMUX_LOGICIN[52]          GTP.TXCHARISK1[3]
			// wire E[7].IMUX_LOGICIN[62]          GTP.TSTIN1[10]
			// wire E[7].OUT_BEL[1]                GTP.TXRUNDISP1[3]
			// wire E[7].OUT_BEL[3]                GTP.TXBUFSTATUS1[1]
			// wire E[7].OUT_BEL[5]                GTP.TXKERR1[3]
			// wire E[7].OUT_BEL[11]               GTP.TSTOUT1[3]
			// wire E[7].OUT_BEL[18]               GTP.TSTOUT1[4]
			// wire E[7].OUT_BEL[21]               GTP.TXOUTCLK1
		}

		tile_class PCILOGICSE {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel PCILOGICSE {
				input I1 = IMUX_LOGICIN[24];
				input I2 = IMUX_LOGICIN[7];
				input I3 = IMUX_LOGICIN[5];
				attribute ENABLE @MAIN[22][5];
				attribute PCI_CE_DELAY @[MAIN[22][4], MAIN[22][3], MAIN[22][2], MAIN[22][1], MAIN[22][0]] {
					TAP2 = 0b11110,
					TAP3 = 0b11101,
					TAP4 = 0b11100,
					TAP5 = 0b11011,
					TAP6 = 0b11010,
					TAP7 = 0b11001,
					TAP8 = 0b11000,
					TAP9 = 0b10111,
					TAP10 = 0b10110,
					TAP11 = 0b10101,
					TAP12 = 0b10100,
					TAP13 = 0b10011,
					TAP14 = 0b10010,
					TAP15 = 0b10001,
					TAP16 = 0b10000,
					TAP17 = 0b01111,
					TAP18 = 0b01110,
					TAP19 = 0b01101,
					TAP20 = 0b01100,
					TAP21 = 0b01011,
					TAP22 = 0b01010,
					TAP23 = 0b01001,
					TAP24 = 0b01000,
					TAP25 = 0b00111,
					TAP26 = 0b00110,
					TAP27 = 0b00101,
					TAP28 = 0b00100,
					TAP29 = 0b00011,
					TAP30 = 0b00010,
					TAP31 = 0b00001,
				}
			}

			// wire IMUX_LOGICIN[5]                PCILOGICSE.I3
			// wire IMUX_LOGICIN[7]                PCILOGICSE.I2
			// wire IMUX_LOGICIN[24]               PCILOGICSE.I1
		}

		tile_class CNR_SW {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel OCT_CAL[2] {
				input S[0] = IMUX_LOGICIN[29];
				input S[1] = IMUX_LOGICIN[32];
				attribute VREF_VALUE @[MAIN[23][28], MAIN[23][27]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[23][63]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel OCT_CAL[3] {
				input S[0] = IMUX_LOGICIN[15];
				input S[1] = IMUX_LOGICIN[7];
				attribute VREF_VALUE @[MAIN[23][25], MAIN[23][24]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[23][62]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel MISR_CNR_H {
				attribute ENABLE @MAIN[23][22];
				attribute RESET @MAIN[23][23];
			}

			bel MISR_CNR_V {
				attribute ENABLE @MAIN[23][20];
				attribute RESET @MAIN[23][21];
			}

			bel BANK[2] {
				attribute LVDSBIAS @[
					[MAIN[23][40], MAIN[23][39], MAIN[23][38], MAIN[23][37], MAIN[23][36], MAIN[23][35], MAIN[23][34], MAIN[23][33], MAIN[23][32], MAIN[23][31], MAIN[23][30], MAIN[23][29]],
					[MAIN[23][52], MAIN[23][51], MAIN[23][50], MAIN[23][49], MAIN[23][48], MAIN[23][47], MAIN[23][46], MAIN[23][45], MAIN[23][44], MAIN[23][43], MAIN[23][42], MAIN[23][41]],
				];
			}

			bel BANK[3] {
			}

			bel MISC_SW {
				attribute PROG_PULL @[MAIN[23][56]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute MISO2_PULL @[MAIN[23][59], MAIN[23][58]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute LEAKER_GAIN_OPTIONS @[MAIN[23][4], MAIN[23][5], MAIN[23][6], MAIN[23][7]];
				attribute LEAKER_SLOPE_OPTIONS @[MAIN[23][0], MAIN[23][1], MAIN[23][2], MAIN[23][3]];
				attribute VBG_SLOPE_OPTIONS @[MAIN[23][12], MAIN[23][13], MAIN[23][14], MAIN[23][15]];
				attribute VGG_SLOPE_OPTIONS @[MAIN[23][8], MAIN[23][9], MAIN[23][10], MAIN[23][11]];
				attribute VGG_TEST_OPTIONS @[MAIN[23][16], MAIN[23][17], MAIN[23][18]];
				attribute VGG_COMP_OPTION @[MAIN[23][19]];
			}

			// wire IMUX_LOGICIN[7]                OCT_CAL[3].S[1]
			// wire IMUX_LOGICIN[15]               OCT_CAL[3].S[0]
			// wire IMUX_LOGICIN[29]               OCT_CAL[2].S[0]
			// wire IMUX_LOGICIN[32]               OCT_CAL[2].S[1]
		}

		tile_class CNR_NW {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel OCT_CAL[0] {
				input S[0] = IMUX_LOGICIN[29];
				input S[1] = IMUX_LOGICIN[32];
				attribute VREF_VALUE @[MAIN[22][42], MAIN[22][43]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[22][38]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel OCT_CAL[4] {
				input S[0] = IMUX_LOGICIN[15];
				input S[1] = IMUX_LOGICIN[7];
				attribute VREF_VALUE @[MAIN[22][45], MAIN[22][46]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[22][39]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel PMV {
				input SELECTB[0] = IMUX_LOGICIN[54];
				input SELECTB[1] = IMUX_LOGICIN[48];
				input SELECTB[2] = IMUX_LOGICIN[23];
				input SELECTB[3] = IMUX_LOGICIN[57];
				input SELECTB[4] = IMUX_LOGICIN[44];
				input SELECTB[5] = IMUX_LOGICIN[4];
				input ENABLEB = IMUX_LOGICIN[20];
				output OUT = OUT_BEL[0];
				output OUT_DIV2 = OUT_BEL[1];
				output OUT_DIV4 = OUT_BEL[2];
				attribute PSLEW @[MAIN[22][51], MAIN[22][52], MAIN[22][53], MAIN[22][54]];
				attribute NSLEW @[MAIN[22][55], MAIN[22][56], MAIN[22][57], MAIN[22][58]];
			}

			bel DNA_PORT {
				input CLK = IMUX_CLK[0];
				input READ = IMUX_LOGICIN[31];
				input SHIFT = IMUX_LOGICIN[8];
				input TEST = IMUX_LOGICIN[14];
				input DIN = IMUX_LOGICIN[39];
				output DOUT = OUT_BEL[23];
				attribute ENABLE @MAIN[22][3];
				attribute OPTIONS @[MAIN[22][0], MAIN[22][2], MAIN[22][1]] {
					READ = 0b000,
					PROGRAM = 0b011,
					ANALOG_READ = 0b111,
				}
			}

			bel MISR_CNR_H {
				attribute ENABLE @MAIN[22][49];
				attribute RESET @MAIN[22][50];
			}

			bel MISR_CNR_V {
				attribute ENABLE @MAIN[22][47];
				attribute RESET @MAIN[22][48];
			}

			bel BANK[0] {
				attribute LVDSBIAS @[
					[MAIN[22][11], MAIN[22][12], MAIN[22][13], MAIN[22][14], MAIN[22][15], MAIN[22][16], MAIN[22][17], MAIN[22][18], MAIN[22][19], MAIN[22][20], MAIN[22][21], MAIN[22][9]],
					[MAIN[22][28], MAIN[22][29], MAIN[22][30], MAIN[22][31], MAIN[22][32], MAIN[22][22], MAIN[22][23], MAIN[22][24], MAIN[22][25], MAIN[22][26], MAIN[22][27], MAIN[22][10]],
				];
			}

			bel BANK[4] {
			}

			bel MISC_NW {
				attribute M2_PULL @[MAIN[22][5], MAIN[22][6]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute SELECTHS_PULL @[MAIN[22][8], MAIN[22][7]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute VREF_LV @[MAIN[22][35], MAIN[22][34]];
			}

			// wire IMUX_CLK[0]                    DNA_PORT.CLK
			// wire IMUX_LOGICIN[4]                PMV.SELECTB[5]
			// wire IMUX_LOGICIN[7]                OCT_CAL[4].S[1]
			// wire IMUX_LOGICIN[8]                DNA_PORT.SHIFT
			// wire IMUX_LOGICIN[14]               DNA_PORT.TEST
			// wire IMUX_LOGICIN[15]               OCT_CAL[4].S[0]
			// wire IMUX_LOGICIN[20]               PMV.ENABLEB
			// wire IMUX_LOGICIN[23]               PMV.SELECTB[2]
			// wire IMUX_LOGICIN[29]               OCT_CAL[0].S[0]
			// wire IMUX_LOGICIN[31]               DNA_PORT.READ
			// wire IMUX_LOGICIN[32]               OCT_CAL[0].S[1]
			// wire IMUX_LOGICIN[39]               DNA_PORT.DIN
			// wire IMUX_LOGICIN[44]               PMV.SELECTB[4]
			// wire IMUX_LOGICIN[48]               PMV.SELECTB[1]
			// wire IMUX_LOGICIN[54]               PMV.SELECTB[0]
			// wire IMUX_LOGICIN[57]               PMV.SELECTB[3]
			// wire OUT_BEL[0]                     PMV.OUT
			// wire OUT_BEL[1]                     PMV.OUT_DIV2
			// wire OUT_BEL[2]                     PMV.OUT_DIV4
			// wire OUT_BEL[23]                    DNA_PORT.DOUT
		}

		tile_class CNR_SE {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Vertical (30, rev 64);
			bitrect MAIN[1]: Vertical (30, rev 64);

			bel OCT_CAL[1] {
				input S[0] = CELL[0].IMUX_LOGICIN[29];
				input S[1] = CELL[0].IMUX_LOGICIN[32];
				attribute VREF_VALUE @[MAIN[0][22][53], MAIN[0][22][52]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[0][22][54]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel ICAP {
				input CLK = CELL[0].IMUX_CLK[1];
				input CE = CELL[0].IMUX_LOGICIN[7];
				input WRITE = CELL[0].IMUX_LOGICIN[42];
				input I[0] = CELL[0].IMUX_LOGICIN[16];
				input I[1] = CELL[0].IMUX_LOGICIN[5];
				input I[2] = CELL[0].IMUX_LOGICIN[12];
				input I[3] = CELL[0].IMUX_LOGICIN[47];
				input I[4] = CELL[0].IMUX_LOGICIN[20];
				input I[5] = CELL[0].IMUX_LOGICIN[45];
				input I[6] = CELL[0].IMUX_LOGICIN[36];
				input I[7] = CELL[0].IMUX_LOGICIN[17];
				input I[8] = CELL[0].IMUX_LOGICIN[25];
				input I[9] = CELL[0].IMUX_LOGICIN[34];
				input I[10] = CELL[0].IMUX_LOGICIN[54];
				input I[11] = CELL[0].IMUX_LOGICIN[48];
				input I[12] = CELL[0].IMUX_LOGICIN[23];
				input I[13] = CELL[0].IMUX_LOGICIN[57];
				input I[14] = CELL[0].IMUX_LOGICIN[44];
				input I[15] = CELL[0].IMUX_LOGICIN[4];
				output BUSY = CELL[0].OUT_BEL[3];
				output O[0] = CELL[0].OUT_BEL[4];
				output O[1] = CELL[0].OUT_BEL[5];
				output O[2] = CELL[0].OUT_BEL[6];
				output O[3] = CELL[0].OUT_BEL[7];
				output O[4] = CELL[0].OUT_BEL[8];
				output O[5] = CELL[0].OUT_BEL[9];
				output O[6] = CELL[0].OUT_BEL[10];
				output O[7] = CELL[0].OUT_BEL[11];
				output O[8] = CELL[0].OUT_BEL[12];
				output O[9] = CELL[0].OUT_BEL[13];
				output O[10] = CELL[0].OUT_BEL[14];
				output O[11] = CELL[0].OUT_BEL[15];
				output O[12] = CELL[0].OUT_BEL[16];
				output O[13] = CELL[0].OUT_BEL[17];
				output O[14] = CELL[0].OUT_BEL[18];
				output O[15] = CELL[0].OUT_BEL[19];
				attribute ENABLE @MAIN[1][22][8];
			}

			bel SPI_ACCESS {
				input CLK = CELL[0].IMUX_CLK[0];
				input CSB = CELL[0].IMUX_LOGICIN[24];
				input MOSI = CELL[0].IMUX_SR[0];
				output MISO = CELL[0].OUT_BEL[1];
				attribute ENABLE @MAIN[1][22][7];
			}

			bel SUSPEND_SYNC {
				input CLK = CELL[1].IMUX_CLK[0];
				input SACK = CELL[1].IMUX_SR[0];
				output SREQ = CELL[1].OUT_BEL[0];
				attribute ENABLE @MAIN[1][22][2];
			}

			bel POST_CRC_INTERNAL {
				output CRCERROR = CELL[1].OUT_BEL[8];
			}

			bel STARTUP {
				input CLK = CELL[1].IMUX_CLK[1];
				input GSR = CELL[1].IMUX_SR[1];
				input GTS = CELL[1].IMUX_LOGICIN[24];
				input KEYCLEARB = CELL[1].IMUX_LOGICIN[1];
				output EOS = CELL[1].OUT_BEL[3];
				output CFGCLK = CELL[1].OUT_BEL[2];
				output CFGMCLK = CELL[1].OUT_BEL[1];
				attribute USER_GTS_GSR_ENABLE @MAIN[1][22][4];
				attribute GTS_SYNC @MAIN[1][22][6];
				attribute GSR_SYNC @MAIN[1][22][5];
				attribute CFGCLK_ENABLE @MAIN[1][22][0];
				attribute CFGMCLK_ENABLE @MAIN[1][22][1];
				attribute KEYCLEARB_ENABLE @MAIN[1][22][9];
			}

			bel SLAVE_SPI {
				input CMPMISO = CELL[1].IMUX_LOGICIN[15];
				output CMPACTIVEB = CELL[1].OUT_BEL[7];
				output CMPCLK = CELL[1].OUT_BEL[4];
				output CMPCSB = CELL[1].OUT_BEL[5];
				output CMPMOSI = CELL[1].OUT_BEL[6];
			}

			bel MISR_CNR_H {
				attribute ENABLE @MAIN[1][22][12];
				attribute RESET @MAIN[1][22][13];
			}

			bel MISR_CNR_V {
				attribute ENABLE @MAIN[1][22][10];
				attribute RESET @MAIN[1][22][11];
			}

			bel BANK[1] {
			}

			bel MISC_SE {
				attribute DONE_PULL @[MAIN[0][22][63]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute CMP_CS_PULL @[MAIN[0][22][60], MAIN[0][22][61]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute CCLK2_PULL @[MAIN[0][22][56], MAIN[0][22][57]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute MOSI2_PULL @[MAIN[0][22][58], MAIN[0][22][59]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute GLUTMASK_IOB @MAIN[0][22][51];
			}

			// wire CELL[0].IMUX_CLK[0]            SPI_ACCESS.CLK
			// wire CELL[0].IMUX_CLK[1]            ICAP.CLK
			// wire CELL[0].IMUX_SR[0]             SPI_ACCESS.MOSI
			// wire CELL[0].IMUX_LOGICIN[4]        ICAP.I[15]
			// wire CELL[0].IMUX_LOGICIN[5]        ICAP.I[1]
			// wire CELL[0].IMUX_LOGICIN[7]        ICAP.CE
			// wire CELL[0].IMUX_LOGICIN[12]       ICAP.I[2]
			// wire CELL[0].IMUX_LOGICIN[16]       ICAP.I[0]
			// wire CELL[0].IMUX_LOGICIN[17]       ICAP.I[7]
			// wire CELL[0].IMUX_LOGICIN[20]       ICAP.I[4]
			// wire CELL[0].IMUX_LOGICIN[23]       ICAP.I[12]
			// wire CELL[0].IMUX_LOGICIN[24]       SPI_ACCESS.CSB
			// wire CELL[0].IMUX_LOGICIN[25]       ICAP.I[8]
			// wire CELL[0].IMUX_LOGICIN[29]       OCT_CAL[1].S[0]
			// wire CELL[0].IMUX_LOGICIN[32]       OCT_CAL[1].S[1]
			// wire CELL[0].IMUX_LOGICIN[34]       ICAP.I[9]
			// wire CELL[0].IMUX_LOGICIN[36]       ICAP.I[6]
			// wire CELL[0].IMUX_LOGICIN[42]       ICAP.WRITE
			// wire CELL[0].IMUX_LOGICIN[44]       ICAP.I[14]
			// wire CELL[0].IMUX_LOGICIN[45]       ICAP.I[5]
			// wire CELL[0].IMUX_LOGICIN[47]       ICAP.I[3]
			// wire CELL[0].IMUX_LOGICIN[48]       ICAP.I[11]
			// wire CELL[0].IMUX_LOGICIN[54]       ICAP.I[10]
			// wire CELL[0].IMUX_LOGICIN[57]       ICAP.I[13]
			// wire CELL[0].OUT_BEL[1]             SPI_ACCESS.MISO
			// wire CELL[0].OUT_BEL[3]             ICAP.BUSY
			// wire CELL[0].OUT_BEL[4]             ICAP.O[0]
			// wire CELL[0].OUT_BEL[5]             ICAP.O[1]
			// wire CELL[0].OUT_BEL[6]             ICAP.O[2]
			// wire CELL[0].OUT_BEL[7]             ICAP.O[3]
			// wire CELL[0].OUT_BEL[8]             ICAP.O[4]
			// wire CELL[0].OUT_BEL[9]             ICAP.O[5]
			// wire CELL[0].OUT_BEL[10]            ICAP.O[6]
			// wire CELL[0].OUT_BEL[11]            ICAP.O[7]
			// wire CELL[0].OUT_BEL[12]            ICAP.O[8]
			// wire CELL[0].OUT_BEL[13]            ICAP.O[9]
			// wire CELL[0].OUT_BEL[14]            ICAP.O[10]
			// wire CELL[0].OUT_BEL[15]            ICAP.O[11]
			// wire CELL[0].OUT_BEL[16]            ICAP.O[12]
			// wire CELL[0].OUT_BEL[17]            ICAP.O[13]
			// wire CELL[0].OUT_BEL[18]            ICAP.O[14]
			// wire CELL[0].OUT_BEL[19]            ICAP.O[15]
			// wire CELL[1].IMUX_CLK[0]            SUSPEND_SYNC.CLK
			// wire CELL[1].IMUX_CLK[1]            STARTUP.CLK
			// wire CELL[1].IMUX_SR[0]             SUSPEND_SYNC.SACK
			// wire CELL[1].IMUX_SR[1]             STARTUP.GSR
			// wire CELL[1].IMUX_LOGICIN[1]        STARTUP.KEYCLEARB
			// wire CELL[1].IMUX_LOGICIN[15]       SLAVE_SPI.CMPMISO
			// wire CELL[1].IMUX_LOGICIN[24]       STARTUP.GTS
			// wire CELL[1].OUT_BEL[0]             SUSPEND_SYNC.SREQ
			// wire CELL[1].OUT_BEL[1]             STARTUP.CFGMCLK
			// wire CELL[1].OUT_BEL[2]             STARTUP.CFGCLK
			// wire CELL[1].OUT_BEL[3]             STARTUP.EOS
			// wire CELL[1].OUT_BEL[4]             SLAVE_SPI.CMPCLK
			// wire CELL[1].OUT_BEL[5]             SLAVE_SPI.CMPCSB
			// wire CELL[1].OUT_BEL[6]             SLAVE_SPI.CMPMOSI
			// wire CELL[1].OUT_BEL[7]             SLAVE_SPI.CMPACTIVEB
			// wire CELL[1].OUT_BEL[8]             POST_CRC_INTERNAL.CRCERROR
		}

		tile_class CNR_NE {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Vertical (30, rev 64);
			bitrect MAIN[1]: Vertical (30, rev 64);

			bel OCT_CAL[5] {
				input S[0] = CELL[0].IMUX_LOGICIN[29];
				input S[1] = CELL[0].IMUX_LOGICIN[32];
				attribute VREF_VALUE @[MAIN[1][22][52], MAIN[1][22][51]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[1][22][49]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel BSCAN[0] {
				input TDO = CELL[1].IMUX_LOGICIN[1];
				output TCK = CELL[1].OUT_BEL[5];
				output TMS = CELL[1].OUT_BEL[7];
				output TDI = CELL[1].OUT_BEL[6];
				output DRCK = CELL[1].OUT_BEL[1];
				output SEL = CELL[1].OUT_BEL[9];
				output RESET = CELL[1].OUT_BEL[2];
				output RUNTEST = CELL[1].OUT_BEL[3];
				output CAPTURE = CELL[1].OUT_BEL[0];
				output SHIFT = CELL[1].OUT_BEL[4];
				output UPDATE = CELL[1].OUT_BEL[8];
				attribute ENABLE @MAIN[1][22][32];
			}

			bel BSCAN[1] {
				input TDO = CELL[1].IMUX_LOGICIN[2];
				output TCK = CELL[1].OUT_BEL[15];
				output TMS = CELL[1].OUT_BEL[17];
				output TDI = CELL[1].OUT_BEL[16];
				output DRCK = CELL[1].OUT_BEL[11];
				output SEL = CELL[1].OUT_BEL[19];
				output RESET = CELL[1].OUT_BEL[12];
				output RUNTEST = CELL[1].OUT_BEL[13];
				output CAPTURE = CELL[1].OUT_BEL[10];
				output SHIFT = CELL[1].OUT_BEL[14];
				output UPDATE = CELL[1].OUT_BEL[18];
				attribute ENABLE @MAIN[1][22][33];
			}

			bel BSCAN[2] {
				input TDO = CELL[0].IMUX_LOGICIN[1];
				output TCK = CELL[0].OUT_BEL[5];
				output TMS = CELL[0].OUT_BEL[7];
				output TDI = CELL[0].OUT_BEL[6];
				output DRCK = CELL[0].OUT_BEL[1];
				output SEL = CELL[0].OUT_BEL[9];
				output RESET = CELL[0].OUT_BEL[2];
				output RUNTEST = CELL[0].OUT_BEL[3];
				output CAPTURE = CELL[0].OUT_BEL[0];
				output SHIFT = CELL[0].OUT_BEL[4];
				output UPDATE = CELL[0].OUT_BEL[8];
				attribute ENABLE @MAIN[1][22][34];
			}

			bel BSCAN[3] {
				input TDO = CELL[0].IMUX_LOGICIN[2];
				output TCK = CELL[0].OUT_BEL[15];
				output TMS = CELL[0].OUT_BEL[17];
				output TDI = CELL[0].OUT_BEL[16];
				output DRCK = CELL[0].OUT_BEL[11];
				output SEL = CELL[0].OUT_BEL[19];
				output RESET = CELL[0].OUT_BEL[12];
				output RUNTEST = CELL[0].OUT_BEL[13];
				output CAPTURE = CELL[0].OUT_BEL[10];
				output SHIFT = CELL[0].OUT_BEL[14];
				output UPDATE = CELL[0].OUT_BEL[18];
				attribute ENABLE @MAIN[1][22][35];
			}

			bel MISR_CNR_H {
				attribute ENABLE @MAIN[1][22][55];
				attribute RESET @MAIN[1][22][56];
			}

			bel MISR_CNR_V {
				attribute ENABLE @MAIN[1][22][53];
				attribute RESET @MAIN[1][22][54];
			}

			bel BANK[5] {
			}

			bel MISC_NE {
				attribute CSO2_PULL @[MAIN[1][22][42], MAIN[1][22][43]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TCK_PULL @[MAIN[1][22][38], MAIN[1][22][39]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TMS_PULL @[MAIN[1][22][44], MAIN[1][22][45]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TDI_PULL @[MAIN[1][22][40], MAIN[1][22][41]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TDO_PULL @[MAIN[1][22][46], MAIN[1][22][47]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute JTAG_TEST @MAIN[1][22][36];
				attribute USERCODE @[!MAIN[1][22][31], !MAIN[1][22][30], !MAIN[1][22][29], !MAIN[1][22][28], !MAIN[1][22][27], !MAIN[1][22][26], !MAIN[1][22][25], !MAIN[1][22][24], !MAIN[1][22][23], !MAIN[1][22][22], !MAIN[1][22][21], !MAIN[1][22][20], !MAIN[1][22][19], !MAIN[1][22][18], !MAIN[1][22][17], !MAIN[1][22][16], !MAIN[1][22][15], !MAIN[1][22][14], !MAIN[1][22][13], !MAIN[1][22][12], !MAIN[1][22][11], !MAIN[1][22][10], !MAIN[1][22][9], !MAIN[1][22][8], !MAIN[1][22][7], !MAIN[1][22][6], !MAIN[1][22][5], !MAIN[1][22][4], !MAIN[1][22][3], !MAIN[1][22][2], !MAIN[1][22][1], !MAIN[1][22][0]];
			}

			// wire CELL[0].IMUX_LOGICIN[1]        BSCAN[2].TDO
			// wire CELL[0].IMUX_LOGICIN[2]        BSCAN[3].TDO
			// wire CELL[0].IMUX_LOGICIN[29]       OCT_CAL[5].S[0]
			// wire CELL[0].IMUX_LOGICIN[32]       OCT_CAL[5].S[1]
			// wire CELL[0].OUT_BEL[0]             BSCAN[2].CAPTURE
			// wire CELL[0].OUT_BEL[1]             BSCAN[2].DRCK
			// wire CELL[0].OUT_BEL[2]             BSCAN[2].RESET
			// wire CELL[0].OUT_BEL[3]             BSCAN[2].RUNTEST
			// wire CELL[0].OUT_BEL[4]             BSCAN[2].SHIFT
			// wire CELL[0].OUT_BEL[5]             BSCAN[2].TCK
			// wire CELL[0].OUT_BEL[6]             BSCAN[2].TDI
			// wire CELL[0].OUT_BEL[7]             BSCAN[2].TMS
			// wire CELL[0].OUT_BEL[8]             BSCAN[2].UPDATE
			// wire CELL[0].OUT_BEL[9]             BSCAN[2].SEL
			// wire CELL[0].OUT_BEL[10]            BSCAN[3].CAPTURE
			// wire CELL[0].OUT_BEL[11]            BSCAN[3].DRCK
			// wire CELL[0].OUT_BEL[12]            BSCAN[3].RESET
			// wire CELL[0].OUT_BEL[13]            BSCAN[3].RUNTEST
			// wire CELL[0].OUT_BEL[14]            BSCAN[3].SHIFT
			// wire CELL[0].OUT_BEL[15]            BSCAN[3].TCK
			// wire CELL[0].OUT_BEL[16]            BSCAN[3].TDI
			// wire CELL[0].OUT_BEL[17]            BSCAN[3].TMS
			// wire CELL[0].OUT_BEL[18]            BSCAN[3].UPDATE
			// wire CELL[0].OUT_BEL[19]            BSCAN[3].SEL
			// wire CELL[1].IMUX_LOGICIN[1]        BSCAN[0].TDO
			// wire CELL[1].IMUX_LOGICIN[2]        BSCAN[1].TDO
			// wire CELL[1].OUT_BEL[0]             BSCAN[0].CAPTURE
			// wire CELL[1].OUT_BEL[1]             BSCAN[0].DRCK
			// wire CELL[1].OUT_BEL[2]             BSCAN[0].RESET
			// wire CELL[1].OUT_BEL[3]             BSCAN[0].RUNTEST
			// wire CELL[1].OUT_BEL[4]             BSCAN[0].SHIFT
			// wire CELL[1].OUT_BEL[5]             BSCAN[0].TCK
			// wire CELL[1].OUT_BEL[6]             BSCAN[0].TDI
			// wire CELL[1].OUT_BEL[7]             BSCAN[0].TMS
			// wire CELL[1].OUT_BEL[8]             BSCAN[0].UPDATE
			// wire CELL[1].OUT_BEL[9]             BSCAN[0].SEL
			// wire CELL[1].OUT_BEL[10]            BSCAN[1].CAPTURE
			// wire CELL[1].OUT_BEL[11]            BSCAN[1].DRCK
			// wire CELL[1].OUT_BEL[12]            BSCAN[1].RESET
			// wire CELL[1].OUT_BEL[13]            BSCAN[1].RUNTEST
			// wire CELL[1].OUT_BEL[14]            BSCAN[1].SHIFT
			// wire CELL[1].OUT_BEL[15]            BSCAN[1].TCK
			// wire CELL[1].OUT_BEL[16]            BSCAN[1].TDI
			// wire CELL[1].OUT_BEL[17]            BSCAN[1].TMS
			// wire CELL[1].OUT_BEL[18]            BSCAN[1].UPDATE
			// wire CELL[1].OUT_BEL[19]            BSCAN[1].SEL
		}

		tile_class CLKC {
			cell S;
			cell N;
			cell EDGE_W;
			cell EDGE_E;
			cell EDGE_S;
			cell EDGE_N;
			bitrect MAIN: Vertical (31, rev 64);

			bel BUFGMUX[0] {
				input I0 = N.IMUX_BUFG[0];
				input I1 = N.IMUX_BUFG[1];
				input S = ^N.IMUX_LOGICIN[24] @!MAIN[28][0];
				output O = N.GCLK[0];
				attribute INIT_OUT @[MAIN[27][16]];
				attribute CLK_SEL_TYPE @[MAIN[26][0]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[1] {
				input I0 = N.IMUX_BUFG[1];
				input I1 = N.IMUX_BUFG[0];
				input S = ^N.IMUX_LOGICIN[15] @!MAIN[28][1];
				output O = N.GCLK[1];
				attribute INIT_OUT @[MAIN[27][17]];
				attribute CLK_SEL_TYPE @[MAIN[26][1]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[2] {
				input I0 = N.IMUX_BUFG[2];
				input I1 = N.IMUX_BUFG[4];
				input S = ^N.IMUX_LOGICIN[7] @!MAIN[28][2];
				output O = N.GCLK[2];
				attribute INIT_OUT @[MAIN[27][18]];
				attribute CLK_SEL_TYPE @[MAIN[26][2]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[3] {
				input I0 = N.IMUX_BUFG[4];
				input I1 = N.IMUX_BUFG[2];
				input S = ^N.IMUX_LOGICIN[42] @!MAIN[28][3];
				output O = N.GCLK[3];
				attribute INIT_OUT @[MAIN[27][19]];
				attribute CLK_SEL_TYPE @[MAIN[26][3]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[4] {
				input I0 = N.IMUX_BUFG[3];
				input I1 = N.IMUX_BUFG[5];
				input S = ^N.IMUX_LOGICIN[5] @!MAIN[28][4];
				output O = N.GCLK[4];
				attribute INIT_OUT @[MAIN[27][20]];
				attribute CLK_SEL_TYPE @[MAIN[26][4]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[5] {
				input I0 = N.IMUX_BUFG[5];
				input I1 = N.IMUX_BUFG[3];
				input S = ^N.IMUX_LOGICIN[12] @!MAIN[28][5];
				output O = N.GCLK[5];
				attribute INIT_OUT @[MAIN[27][21]];
				attribute CLK_SEL_TYPE @[MAIN[26][5]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[6] {
				input I0 = N.IMUX_BUFG[6];
				input I1 = N.IMUX_BUFG[7];
				input S = ^N.IMUX_LOGICIN[62] @!MAIN[28][6];
				output O = N.GCLK[6];
				attribute INIT_OUT @[MAIN[27][22]];
				attribute CLK_SEL_TYPE @[MAIN[26][6]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[7] {
				input I0 = N.IMUX_BUFG[7];
				input I1 = N.IMUX_BUFG[6];
				input S = ^N.IMUX_LOGICIN[16] @!MAIN[28][7];
				output O = N.GCLK[7];
				attribute INIT_OUT @[MAIN[27][23]];
				attribute CLK_SEL_TYPE @[MAIN[26][7]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[8] {
				input I0 = N.IMUX_BUFG[8];
				input I1 = N.IMUX_BUFG[9];
				input S = ^N.IMUX_LOGICIN[47] @!MAIN[28][8];
				output O = N.GCLK[8];
				attribute INIT_OUT @[MAIN[27][24]];
				attribute CLK_SEL_TYPE @[MAIN[26][8]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[9] {
				input I0 = N.IMUX_BUFG[9];
				input I1 = N.IMUX_BUFG[8];
				input S = ^N.IMUX_LOGICIN[20] @!MAIN[28][9];
				output O = N.GCLK[9];
				attribute INIT_OUT @[MAIN[27][25]];
				attribute CLK_SEL_TYPE @[MAIN[26][9]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[10] {
				input I0 = N.IMUX_BUFG[10];
				input I1 = N.IMUX_BUFG[12];
				input S = ^N.IMUX_LOGICIN[38] @!MAIN[28][10];
				output O = N.GCLK[10];
				attribute INIT_OUT @[MAIN[27][26]];
				attribute CLK_SEL_TYPE @[MAIN[26][10]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[11] {
				input I0 = N.IMUX_BUFG[12];
				input I1 = N.IMUX_BUFG[10];
				input S = ^N.IMUX_LOGICIN[23] @!MAIN[28][11];
				output O = N.GCLK[11];
				attribute INIT_OUT @[MAIN[27][27]];
				attribute CLK_SEL_TYPE @[MAIN[26][11]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[12] {
				input I0 = N.IMUX_BUFG[11];
				input I1 = N.IMUX_BUFG[13];
				input S = ^N.IMUX_LOGICIN[48] @!MAIN[28][12];
				output O = N.GCLK[12];
				attribute INIT_OUT @[MAIN[27][28]];
				attribute CLK_SEL_TYPE @[MAIN[26][12]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[13] {
				input I0 = N.IMUX_BUFG[13];
				input I1 = N.IMUX_BUFG[11];
				input S = ^N.IMUX_LOGICIN[57] @!MAIN[28][13];
				output O = N.GCLK[13];
				attribute INIT_OUT @[MAIN[27][29]];
				attribute CLK_SEL_TYPE @[MAIN[26][13]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[14] {
				input I0 = N.IMUX_BUFG[14];
				input I1 = N.IMUX_BUFG[15];
				input S = ^N.IMUX_LOGICIN[44] @!MAIN[28][14];
				output O = N.GCLK[14];
				attribute INIT_OUT @[MAIN[27][30]];
				attribute CLK_SEL_TYPE @[MAIN[26][14]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[15] {
				input I0 = N.IMUX_BUFG[15];
				input I1 = N.IMUX_BUFG[14];
				input S = ^N.IMUX_LOGICIN[4] @!MAIN[28][15];
				output O = N.GCLK[15];
				attribute INIT_OUT @[MAIN[27][31]];
				attribute CLK_SEL_TYPE @[MAIN[26][15]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			switchbox CLKC_INT {
				mux N.IMUX_BUFG[0] @[MAIN[25][32], MAIN[25][48], MAIN[25][0], MAIN[25][16]] {
					S.CMT_CLKC_I[0] = 0b0001,
					N.CMT_CLKC_I[0] = 0b0010,
					EDGE_E.DIVCLK_CLKC[0] = 0b0100,
					EDGE_N.DIVCLK_CLKC[0] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[1] @[MAIN[25][33], MAIN[25][49], MAIN[25][1], MAIN[25][17]] {
					S.CMT_CLKC_I[1] = 0b0001,
					N.CMT_CLKC_I[1] = 0b0010,
					EDGE_E.DIVCLK_CLKC[1] = 0b0100,
					EDGE_N.DIVCLK_CLKC[1] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[2] @[MAIN[25][34], MAIN[25][50], MAIN[25][2], MAIN[25][18]] {
					S.CMT_CLKC_I[2] = 0b0001,
					N.CMT_CLKC_I[2] = 0b0010,
					EDGE_E.DIVCLK_CLKC[2] = 0b0100,
					EDGE_N.DIVCLK_CLKC[2] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[3] @[MAIN[25][35], MAIN[25][51], MAIN[25][3], MAIN[25][19]] {
					S.CMT_CLKC_I[3] = 0b0001,
					N.CMT_CLKC_I[3] = 0b0010,
					EDGE_E.DIVCLK_CLKC[3] = 0b0100,
					EDGE_N.DIVCLK_CLKC[3] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[4] @[MAIN[25][36], MAIN[25][52], MAIN[25][4], MAIN[25][20]] {
					S.CMT_CLKC_I[4] = 0b0001,
					N.CMT_CLKC_I[4] = 0b0010,
					EDGE_E.DIVCLK_CLKC[4] = 0b0100,
					EDGE_N.DIVCLK_CLKC[4] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[5] @[MAIN[25][37], MAIN[25][53], MAIN[25][5], MAIN[25][21]] {
					S.CMT_CLKC_I[5] = 0b0001,
					N.CMT_CLKC_I[5] = 0b0010,
					EDGE_E.DIVCLK_CLKC[5] = 0b0100,
					EDGE_N.DIVCLK_CLKC[5] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[6] @[MAIN[25][38], MAIN[25][54], MAIN[25][6], MAIN[25][22]] {
					S.CMT_CLKC_I[6] = 0b0001,
					N.CMT_CLKC_I[6] = 0b0010,
					EDGE_E.DIVCLK_CLKC[6] = 0b0100,
					EDGE_N.DIVCLK_CLKC[6] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[7] @[MAIN[25][39], MAIN[25][55], MAIN[25][7], MAIN[25][23]] {
					S.CMT_CLKC_I[7] = 0b0001,
					N.CMT_CLKC_I[7] = 0b0010,
					EDGE_E.DIVCLK_CLKC[7] = 0b0100,
					EDGE_N.DIVCLK_CLKC[7] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[8] @[MAIN[25][40], MAIN[25][56], MAIN[25][8], MAIN[25][24]] {
					S.CMT_CLKC_I[8] = 0b0001,
					N.CMT_CLKC_I[8] = 0b0010,
					EDGE_W.DIVCLK_CLKC[0] = 0b0100,
					EDGE_S.DIVCLK_CLKC[0] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[9] @[MAIN[25][41], MAIN[25][57], MAIN[25][9], MAIN[25][25]] {
					S.CMT_CLKC_I[9] = 0b0001,
					N.CMT_CLKC_I[9] = 0b0010,
					EDGE_W.DIVCLK_CLKC[1] = 0b0100,
					EDGE_S.DIVCLK_CLKC[1] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[10] @[MAIN[25][42], MAIN[25][58], MAIN[25][10], MAIN[25][26]] {
					S.CMT_CLKC_I[10] = 0b0001,
					N.CMT_CLKC_I[10] = 0b0010,
					EDGE_W.DIVCLK_CLKC[2] = 0b0100,
					EDGE_S.DIVCLK_CLKC[2] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[11] @[MAIN[25][43], MAIN[25][59], MAIN[25][11], MAIN[25][27]] {
					S.CMT_CLKC_I[11] = 0b0001,
					N.CMT_CLKC_I[11] = 0b0010,
					EDGE_W.DIVCLK_CLKC[3] = 0b0100,
					EDGE_S.DIVCLK_CLKC[3] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[12] @[MAIN[25][44], MAIN[25][60], MAIN[25][12], MAIN[25][28]] {
					S.CMT_CLKC_I[12] = 0b0001,
					N.CMT_CLKC_I[12] = 0b0010,
					EDGE_W.DIVCLK_CLKC[4] = 0b0100,
					EDGE_S.DIVCLK_CLKC[4] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[13] @[MAIN[25][45], MAIN[25][61], MAIN[25][13], MAIN[25][29]] {
					S.CMT_CLKC_I[13] = 0b0001,
					N.CMT_CLKC_I[13] = 0b0010,
					EDGE_W.DIVCLK_CLKC[5] = 0b0100,
					EDGE_S.DIVCLK_CLKC[5] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[14] @[MAIN[25][46], MAIN[25][62], MAIN[25][14], MAIN[25][30]] {
					S.CMT_CLKC_I[14] = 0b0001,
					N.CMT_CLKC_I[14] = 0b0010,
					EDGE_W.DIVCLK_CLKC[6] = 0b0100,
					EDGE_S.DIVCLK_CLKC[6] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[15] @[MAIN[25][47], MAIN[25][63], MAIN[25][15], MAIN[25][31]] {
					S.CMT_CLKC_I[15] = 0b0001,
					N.CMT_CLKC_I[15] = 0b0010,
					EDGE_W.DIVCLK_CLKC[7] = 0b0100,
					EDGE_S.DIVCLK_CLKC[7] = 0b1000,
					off = 0b0000,
				}
				mux N.CMT_BUFPLL_V_CLKOUT_S[4] @[MAIN[22][23], MAIN[22][22]] {
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b01,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b00,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b11,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b10,
				}
				mux N.CMT_BUFPLL_V_CLKOUT_S[5] @[MAIN[22][21], MAIN[22][20]] {
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b01,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b00,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b11,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b10,
				}
				mux N.CMT_BUFPLL_V_CLKOUT_N[4] @[MAIN[22][17], MAIN[22][16]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b00,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b01,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b10,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b11,
				}
				mux N.CMT_BUFPLL_V_CLKOUT_N[5] @[MAIN[22][19], MAIN[22][18]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b00,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b01,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b10,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b11,
				}
				mux N.CMT_BUFPLL_V_LOCKED_S[2] @[MAIN[22][32]] {
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b1,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b0,
				}
				mux N.CMT_BUFPLL_V_LOCKED_N[2] @[MAIN[22][33]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b1,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b0,
				}
				mux EDGE_W.CMT_BUFPLL_H_CLKOUT[0] @[MAIN[22][2], MAIN[22][1], MAIN[22][0]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b111,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b110,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b101,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b100,
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
				}
				mux EDGE_W.CMT_BUFPLL_H_CLKOUT[1] @[MAIN[22][5], MAIN[22][4], MAIN[22][3]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b111,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b110,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b101,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b100,
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
				}
				mux EDGE_W.CMT_BUFPLL_H_LOCKED[0] @[MAIN[22][27], MAIN[22][26]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b11,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b10,
				}
				mux EDGE_W.CMT_BUFPLL_H_LOCKED[1] @[MAIN[22][25], MAIN[22][24]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b11,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b10,
				}
				mux EDGE_E.CMT_BUFPLL_H_CLKOUT[0] @[MAIN[22][10], MAIN[22][9], MAIN[22][8]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b111,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b110,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b101,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b100,
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
				}
				mux EDGE_E.CMT_BUFPLL_H_CLKOUT[1] @[MAIN[22][13], MAIN[22][12], MAIN[22][11]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b111,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b110,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b101,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b100,
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
				}
				mux EDGE_E.CMT_BUFPLL_H_LOCKED[0] @[MAIN[22][31], MAIN[22][30]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b11,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b10,
				}
				mux EDGE_E.CMT_BUFPLL_H_LOCKED[1] @[MAIN[22][29], MAIN[22][28]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b11,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b10,
				}
			}

			// wire N.IMUX_LOGICIN[4]              BUFGMUX[15].S
			// wire N.IMUX_LOGICIN[5]              BUFGMUX[4].S
			// wire N.IMUX_LOGICIN[7]              BUFGMUX[2].S
			// wire N.IMUX_LOGICIN[12]             BUFGMUX[5].S
			// wire N.IMUX_LOGICIN[15]             BUFGMUX[1].S
			// wire N.IMUX_LOGICIN[16]             BUFGMUX[7].S
			// wire N.IMUX_LOGICIN[20]             BUFGMUX[9].S
			// wire N.IMUX_LOGICIN[23]             BUFGMUX[11].S
			// wire N.IMUX_LOGICIN[24]             BUFGMUX[0].S
			// wire N.IMUX_LOGICIN[38]             BUFGMUX[10].S
			// wire N.IMUX_LOGICIN[42]             BUFGMUX[3].S
			// wire N.IMUX_LOGICIN[44]             BUFGMUX[14].S
			// wire N.IMUX_LOGICIN[47]             BUFGMUX[8].S
			// wire N.IMUX_LOGICIN[48]             BUFGMUX[12].S
			// wire N.IMUX_LOGICIN[57]             BUFGMUX[13].S
			// wire N.IMUX_LOGICIN[62]             BUFGMUX[6].S
			// wire N.IMUX_BUFG[0]                 BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire N.IMUX_BUFG[1]                 BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire N.IMUX_BUFG[2]                 BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire N.IMUX_BUFG[3]                 BUFGMUX[4].I0 BUFGMUX[5].I1
			// wire N.IMUX_BUFG[4]                 BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire N.IMUX_BUFG[5]                 BUFGMUX[4].I1 BUFGMUX[5].I0
			// wire N.IMUX_BUFG[6]                 BUFGMUX[6].I0 BUFGMUX[7].I1
			// wire N.IMUX_BUFG[7]                 BUFGMUX[6].I1 BUFGMUX[7].I0
			// wire N.IMUX_BUFG[8]                 BUFGMUX[8].I0 BUFGMUX[9].I1
			// wire N.IMUX_BUFG[9]                 BUFGMUX[8].I1 BUFGMUX[9].I0
			// wire N.IMUX_BUFG[10]                BUFGMUX[10].I0 BUFGMUX[11].I1
			// wire N.IMUX_BUFG[11]                BUFGMUX[12].I0 BUFGMUX[13].I1
			// wire N.IMUX_BUFG[12]                BUFGMUX[10].I1 BUFGMUX[11].I0
			// wire N.IMUX_BUFG[13]                BUFGMUX[12].I1 BUFGMUX[13].I0
			// wire N.IMUX_BUFG[14]                BUFGMUX[14].I0 BUFGMUX[15].I1
			// wire N.IMUX_BUFG[15]                BUFGMUX[14].I1 BUFGMUX[15].I0
			// wire N.GCLK[0]                      BUFGMUX[0].O
			// wire N.GCLK[1]                      BUFGMUX[1].O
			// wire N.GCLK[2]                      BUFGMUX[2].O
			// wire N.GCLK[3]                      BUFGMUX[3].O
			// wire N.GCLK[4]                      BUFGMUX[4].O
			// wire N.GCLK[5]                      BUFGMUX[5].O
			// wire N.GCLK[6]                      BUFGMUX[6].O
			// wire N.GCLK[7]                      BUFGMUX[7].O
			// wire N.GCLK[8]                      BUFGMUX[8].O
			// wire N.GCLK[9]                      BUFGMUX[9].O
			// wire N.GCLK[10]                     BUFGMUX[10].O
			// wire N.GCLK[11]                     BUFGMUX[11].O
			// wire N.GCLK[12]                     BUFGMUX[12].O
			// wire N.GCLK[13]                     BUFGMUX[13].O
			// wire N.GCLK[14]                     BUFGMUX[14].O
			// wire N.GCLK[15]                     BUFGMUX[15].O
		}
	}

	tile_slot IOB {
		bel_slot IOB[0]: IOB;
		bel_slot IOB[1]: IOB;

		tile_class IOB {
			cell CELL;
			bitrect MAIN: Vertical (1, 128);

			bel IOB[0] {
				output I = OUT_CLKPAD_I[0];
			}

			bel IOB[1] {
				output I = OUT_CLKPAD_I[1];
			}

			// wire OUT_CLKPAD_I[0]                IOB[0].I
			// wire OUT_CLKPAD_I[1]                IOB[1].I
		}
	}

	tile_slot HCLK {
		bel_slot HCLK: routing;

		tile_class HCLK {
			cell S;
			cell N;
			bitrect MAIN: Vertical (22, rev 16);

			switchbox HCLK {
				progbuf S.HCLK[0] = N.HCLK_ROW[0] @MAIN[0][1];
				progbuf S.HCLK[1] = N.HCLK_ROW[1] @MAIN[1][1];
				progbuf S.HCLK[2] = N.HCLK_ROW[2] @MAIN[2][1];
				progbuf S.HCLK[3] = N.HCLK_ROW[3] @MAIN[3][1];
				progbuf S.HCLK[4] = N.HCLK_ROW[4] @MAIN[4][1];
				progbuf S.HCLK[5] = N.HCLK_ROW[5] @MAIN[5][1];
				progbuf S.HCLK[6] = N.HCLK_ROW[6] @MAIN[6][1];
				progbuf S.HCLK[7] = N.HCLK_ROW[7] @MAIN[7][1];
				progbuf S.HCLK[8] = N.HCLK_ROW[8] @MAIN[8][1];
				progbuf S.HCLK[9] = N.HCLK_ROW[9] @MAIN[9][1];
				progbuf S.HCLK[10] = N.HCLK_ROW[10] @MAIN[10][1];
				progbuf S.HCLK[11] = N.HCLK_ROW[11] @MAIN[11][1];
				progbuf S.HCLK[12] = N.HCLK_ROW[12] @MAIN[12][1];
				progbuf S.HCLK[13] = N.HCLK_ROW[13] @MAIN[13][1];
				progbuf S.HCLK[14] = N.HCLK_ROW[14] @MAIN[14][1];
				progbuf S.HCLK[15] = N.HCLK_ROW[15] @MAIN[15][1];
				progbuf N.HCLK[0] = N.HCLK_ROW[0] @MAIN[0][0];
				progbuf N.HCLK[1] = N.HCLK_ROW[1] @MAIN[1][0];
				progbuf N.HCLK[2] = N.HCLK_ROW[2] @MAIN[2][0];
				progbuf N.HCLK[3] = N.HCLK_ROW[3] @MAIN[3][0];
				progbuf N.HCLK[4] = N.HCLK_ROW[4] @MAIN[4][0];
				progbuf N.HCLK[5] = N.HCLK_ROW[5] @MAIN[5][0];
				progbuf N.HCLK[6] = N.HCLK_ROW[6] @MAIN[6][0];
				progbuf N.HCLK[7] = N.HCLK_ROW[7] @MAIN[7][0];
				progbuf N.HCLK[8] = N.HCLK_ROW[8] @MAIN[8][0];
				progbuf N.HCLK[9] = N.HCLK_ROW[9] @MAIN[9][0];
				progbuf N.HCLK[10] = N.HCLK_ROW[10] @MAIN[10][0];
				progbuf N.HCLK[11] = N.HCLK_ROW[11] @MAIN[11][0];
				progbuf N.HCLK[12] = N.HCLK_ROW[12] @MAIN[12][0];
				progbuf N.HCLK[13] = N.HCLK_ROW[13] @MAIN[13][0];
				progbuf N.HCLK[14] = N.HCLK_ROW[14] @MAIN[14][0];
				progbuf N.HCLK[15] = N.HCLK_ROW[15] @MAIN[15][0];
			}
		}
	}

	tile_slot HCLK_BEL {
		bel_slot GLUTMASK_HCLK: GLUTMASK_HCLK;

		tile_class HCLK_CLEXL {
			bitrect MAIN: Vertical (22, rev 16);

			bel GLUTMASK_HCLK {
				attribute FRAME21 @MAIN[16][0];
				attribute FRAME22 @MAIN[17][0];
				attribute FRAME23 @MAIN[18][0];
				attribute FRAME24 @MAIN[19][0];
				attribute FRAME26 @MAIN[16][1];
				attribute FRAME27 @MAIN[17][1];
				attribute FRAME28 @MAIN[18][1];
				attribute FRAME29 @MAIN[19][1];
			}
		}

		tile_class HCLK_CLEXM {
			bitrect MAIN: Vertical (22, rev 16);

			bel GLUTMASK_HCLK {
				attribute FRAME21 @MAIN[16][0];
				attribute FRAME22 @MAIN[17][0];
				attribute FRAME24 @MAIN[18][0];
				attribute FRAME25 @MAIN[19][0];
				attribute FRAME27 @MAIN[16][1];
				attribute FRAME28 @MAIN[17][1];
				attribute FRAME29 @MAIN[18][1];
				attribute FRAME30 @MAIN[19][1];
			}
		}

		tile_class HCLK_IOI {
			bitrect MAIN: Vertical (22, rev 16);

			bel GLUTMASK_HCLK {
				attribute FRAME21 @MAIN[16][1];
				attribute FRAME23 @MAIN[18][0];
				attribute FRAME24 @MAIN[19][0];
				attribute FRAME25 @MAIN[16][0];
				attribute FRAME27 @MAIN[17][1];
				attribute FRAME28 @MAIN[18][1];
				attribute FRAME29 @MAIN[19][1];
			}
		}

		tile_class HCLK_GTP {
			bitrect MAIN: Vertical (22, rev 16);

			bel GLUTMASK_HCLK {
				attribute FRAME22 @MAIN[17][0];
				attribute FRAME23 @MAIN[18][0];
				attribute FRAME24 @MAIN[19][0];
				attribute FRAME25 @MAIN[16][0];
			}
		}
	}

	tile_slot HCLK_ROW {
		bel_slot HCLK_ROW: routing;

		tile_class HCLK_ROW {
			cell W;
			cell E;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox HCLK_ROW {
				mux W.HCLK_ROW[0] @[MAIN[0][32], MAIN[0][48]] {
					W.GCLK[0] = 0b01,
					W.CMT_OUT[0] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[1] @[MAIN[1][33], MAIN[1][49]] {
					W.GCLK[1] = 0b01,
					W.CMT_OUT[1] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[2] @[MAIN[2][34], MAIN[2][50]] {
					W.GCLK[2] = 0b01,
					W.CMT_OUT[2] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[3] @[MAIN[0][35], MAIN[0][51]] {
					W.GCLK[3] = 0b01,
					W.CMT_OUT[3] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[4] @[MAIN[1][36], MAIN[1][52]] {
					W.GCLK[4] = 0b01,
					W.CMT_OUT[4] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[5] @[MAIN[2][37], MAIN[2][53]] {
					W.GCLK[5] = 0b01,
					W.CMT_OUT[5] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[6] @[MAIN[0][38], MAIN[0][54]] {
					W.GCLK[6] = 0b01,
					W.CMT_OUT[6] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[7] @[MAIN[1][39], MAIN[1][55]] {
					W.GCLK[7] = 0b01,
					W.CMT_OUT[7] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[8] @[MAIN[2][40], MAIN[2][56]] {
					W.GCLK[8] = 0b01,
					W.CMT_OUT[8] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[9] @[MAIN[0][41], MAIN[0][57]] {
					W.GCLK[9] = 0b01,
					W.CMT_OUT[9] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[10] @[MAIN[1][42], MAIN[1][58]] {
					W.GCLK[10] = 0b01,
					W.CMT_OUT[10] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[11] @[MAIN[2][43], MAIN[2][59]] {
					W.GCLK[11] = 0b01,
					W.CMT_OUT[11] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[12] @[MAIN[0][44], MAIN[0][60]] {
					W.GCLK[12] = 0b01,
					W.CMT_OUT[12] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[13] @[MAIN[1][45], MAIN[1][61]] {
					W.GCLK[13] = 0b01,
					W.CMT_OUT[13] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[14] @[MAIN[2][46], MAIN[2][62]] {
					W.GCLK[14] = 0b01,
					W.CMT_OUT[14] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[15] @[MAIN[0][47], MAIN[0][63]] {
					W.GCLK[15] = 0b01,
					W.CMT_OUT[15] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[0] @[MAIN[0][0], MAIN[0][16]] {
					W.GCLK[0] = 0b01,
					W.CMT_OUT[0] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[1] @[MAIN[1][1], MAIN[1][17]] {
					W.GCLK[1] = 0b01,
					W.CMT_OUT[1] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[2] @[MAIN[2][2], MAIN[2][18]] {
					W.GCLK[2] = 0b01,
					W.CMT_OUT[2] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[3] @[MAIN[0][3], MAIN[0][19]] {
					W.GCLK[3] = 0b01,
					W.CMT_OUT[3] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[4] @[MAIN[1][4], MAIN[1][20]] {
					W.GCLK[4] = 0b01,
					W.CMT_OUT[4] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[5] @[MAIN[2][5], MAIN[2][21]] {
					W.GCLK[5] = 0b01,
					W.CMT_OUT[5] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[6] @[MAIN[0][6], MAIN[0][22]] {
					W.GCLK[6] = 0b01,
					W.CMT_OUT[6] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[7] @[MAIN[1][7], MAIN[1][23]] {
					W.GCLK[7] = 0b01,
					W.CMT_OUT[7] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[8] @[MAIN[2][8], MAIN[2][24]] {
					W.GCLK[8] = 0b01,
					W.CMT_OUT[8] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[9] @[MAIN[0][9], MAIN[0][25]] {
					W.GCLK[9] = 0b01,
					W.CMT_OUT[9] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[10] @[MAIN[1][10], MAIN[1][26]] {
					W.GCLK[10] = 0b01,
					W.CMT_OUT[10] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[11] @[MAIN[2][11], MAIN[2][27]] {
					W.GCLK[11] = 0b01,
					W.CMT_OUT[11] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[12] @[MAIN[0][12], MAIN[0][28]] {
					W.GCLK[12] = 0b01,
					W.CMT_OUT[12] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[13] @[MAIN[1][13], MAIN[1][29]] {
					W.GCLK[13] = 0b01,
					W.CMT_OUT[13] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[14] @[MAIN[2][14], MAIN[2][30]] {
					W.GCLK[14] = 0b01,
					W.CMT_OUT[14] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[15] @[MAIN[0][15], MAIN[0][31]] {
					W.GCLK[15] = 0b01,
					W.CMT_OUT[15] = 0b10,
					off = 0b00,
				}
			}
		}
	}

	tile_slot CLK {
		bel_slot CLK_INT: routing;
		bel_slot BUFIO2[0]: BUFIO2;
		bel_slot BUFIO2[1]: BUFIO2;
		bel_slot BUFIO2[2]: BUFIO2;
		bel_slot BUFIO2[3]: BUFIO2;
		bel_slot BUFIO2[4]: BUFIO2;
		bel_slot BUFIO2[5]: BUFIO2;
		bel_slot BUFIO2[6]: BUFIO2;
		bel_slot BUFIO2[7]: BUFIO2;
		bel_slot BUFIO2FB[0]: BUFIO2FB;
		bel_slot BUFIO2FB[1]: BUFIO2FB;
		bel_slot BUFIO2FB[2]: BUFIO2FB;
		bel_slot BUFIO2FB[3]: BUFIO2FB;
		bel_slot BUFIO2FB[4]: BUFIO2FB;
		bel_slot BUFIO2FB[5]: BUFIO2FB;
		bel_slot BUFIO2FB[6]: BUFIO2FB;
		bel_slot BUFIO2FB[7]: BUFIO2FB;
		bel_slot BUFPLL: BUFPLL;
		bel_slot MISR_CLK: MISR;

		tile_class CLK_W {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			bitrect MAIN: Vertical (1, 384);

			switchbox CLK_INT {
				mux CELL[1].IMUX_BUFIO2_I[0] @[MAIN[0][290], MAIN[0][289], MAIN[0][288]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[1].GTPCLK[0] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b101,
					CELL[4].OUT_CLKPAD_I[1] = 0b100,
					CELL[4].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[1] @[MAIN[0][338], MAIN[0][337], MAIN[0][336]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[1].GTPCLK[1] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b100,
					CELL[4].OUT_CLKPAD_I[1] = 0b101,
					CELL[4].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[2] @[MAIN[0][194], MAIN[0][193], MAIN[0][192]] {
					CELL[1].GTPCLK[2] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b101,
					CELL[5].OUT_CLKPAD_I[1] = 0b100,
					CELL[5].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[3] @[MAIN[0][242], MAIN[0][241], MAIN[0][240]] {
					CELL[1].GTPCLK[3] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b100,
					CELL[5].OUT_CLKPAD_I[1] = 0b101,
					CELL[5].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[0] @[MAIN[0][293], MAIN[0][292], MAIN[0][291]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[4].OUT_CLKPAD_I[0] = 0b101,
					CELL[4].OUT_CLKPAD_I[1] = 0b100,
					CELL[4].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[1] @[MAIN[0][341], MAIN[0][340], MAIN[0][339]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[4].OUT_CLKPAD_I[0] = 0b100,
					CELL[4].OUT_CLKPAD_I[1] = 0b101,
					CELL[4].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[2] @[MAIN[0][197], MAIN[0][196], MAIN[0][195]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b101,
					CELL[5].OUT_CLKPAD_I[1] = 0b100,
					CELL[5].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[3] @[MAIN[0][245], MAIN[0][244], MAIN[0][243]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b100,
					CELL[5].OUT_CLKPAD_I[1] = 0b101,
					CELL[5].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2FB[0] @[MAIN[0][296], MAIN[0][295], MAIN[0][294]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[1] = 0b011,
					CELL[1].GTPFB[0] = 0b111,
				}
				mux CELL[1].IMUX_BUFIO2FB[1] @[MAIN[0][344], MAIN[0][343], MAIN[0][342]] {
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[0] = 0b011,
					CELL[1].GTPFB[1] = 0b111,
				}
				mux CELL[1].IMUX_BUFIO2FB[2] @[MAIN[0][200], MAIN[0][199], MAIN[0][198]] {
					CELL[1].GTPFB[2] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[3] @[MAIN[0][248], MAIN[0][247], MAIN[0][246]] {
					CELL[1].GTPFB[3] = 0b111,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[0] @[MAIN[0][98], MAIN[0][97], MAIN[0][96]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[0] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b001,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[4].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[1] @[MAIN[0][146], MAIN[0][145], MAIN[0][144]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[1] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_I[1] = 0b001,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[4].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[2] @[MAIN[0][2], MAIN[0][1], MAIN[0][0]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[2] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b001,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[5].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[3] @[MAIN[0][50], MAIN[0][49], MAIN[0][48]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[3] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_I[1] = 0b001,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[5].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[0] @[MAIN[0][101], MAIN[0][100], MAIN[0][99]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[4].OUT_CLKPAD_I[0] = 0b001,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[4].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[1] @[MAIN[0][149], MAIN[0][148], MAIN[0][147]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_I[1] = 0b001,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[4].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[2] @[MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[5].OUT_CLKPAD_I[0] = 0b001,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[5].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[3] @[MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_I[1] = 0b001,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[5].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[0] @[MAIN[0][104], MAIN[0][103], MAIN[0][102]] {
					CELL[2].GTPFB[0] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[4].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[4].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[1] @[MAIN[0][152], MAIN[0][151], MAIN[0][150]] {
					CELL[2].GTPFB[1] = 0b111,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[4].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[4].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[2] @[MAIN[0][8], MAIN[0][7], MAIN[0][6]] {
					CELL[2].GTPFB[2] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[5].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[5].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[3] @[MAIN[0][56], MAIN[0][55], MAIN[0][54]] {
					CELL[2].GTPFB[3] = 0b111,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[5].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[5].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].DIVCLK_CLKC[0] @[MAIN[0][323], MAIN[0][325]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[1] = 0b01,
					CELL[1].OUT_DIVCLK[0] = 0b11,
				}
				mux CELL[2].DIVCLK_CLKC[1] @[MAIN[0][371], MAIN[0][373]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[0] = 0b01,
					CELL[1].OUT_DIVCLK[1] = 0b11,
				}
				mux CELL[2].DIVCLK_CLKC[2] @[MAIN[0][227], MAIN[0][229]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[2] = 0b11,
					CELL[1].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[3] @[MAIN[0][275], MAIN[0][277]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[3] = 0b11,
					CELL[1].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[4] @[MAIN[0][131], MAIN[0][133]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[0] = 0b11,
					CELL[4].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[5] @[MAIN[0][179], MAIN[0][181]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[1] = 0b11,
					CELL[4].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[6] @[MAIN[0][35], MAIN[0][37]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[2] = 0b11,
					CELL[5].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[7] @[MAIN[0][83], MAIN[0][85]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[3] = 0b11,
					CELL[5].OUT_CLKPAD_I[0] = 0b01,
				}
			}

			bel BUFIO2[0] {
				input I = CELL[1].IMUX_BUFIO2_I[0];
				input IB = CELL[1].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[1].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_W[0];
				output IOCLK = CELL[1].IOCLK[0];
				output SERDESSTROBE = CELL[1].IOCE[0];
				attribute ENABLE @MAIN[0][307];
				attribute ENABLE_2CLK @MAIN[0][308];
				attribute CMT_ENABLE @MAIN[0][326];
				attribute IOCLK_ENABLE @MAIN[0][324];
				attribute DIVIDE @[MAIN[0][305], MAIN[0][304], MAIN[0][303]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][321];
				attribute R_EDGE @MAIN[0][306];
				attribute POS_EDGE @[MAIN[0][299], MAIN[0][298], MAIN[0][297]];
				attribute NEG_EDGE @[MAIN[0][301], MAIN[0][300]];
			}

			bel BUFIO2[1] {
				input I = CELL[1].IMUX_BUFIO2_I[1];
				input IB = CELL[1].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[1].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_W[1];
				output IOCLK = CELL[1].IOCLK[1];
				output SERDESSTROBE = CELL[1].IOCE[1];
				attribute ENABLE @MAIN[0][355];
				attribute ENABLE_2CLK @MAIN[0][356];
				attribute CMT_ENABLE @MAIN[0][374];
				attribute IOCLK_ENABLE @MAIN[0][372];
				attribute DIVIDE @[MAIN[0][353], MAIN[0][352], MAIN[0][351]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][369];
				attribute R_EDGE @MAIN[0][354];
				attribute POS_EDGE @[MAIN[0][347], MAIN[0][346], MAIN[0][345]];
				attribute NEG_EDGE @[MAIN[0][349], MAIN[0][348]];
			}

			bel BUFIO2[2] {
				input I = CELL[1].IMUX_BUFIO2_I[2];
				input IB = CELL[1].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[1].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_W[2];
				output IOCLK = CELL[1].IOCLK[2];
				output SERDESSTROBE = CELL[1].IOCE[2];
				attribute ENABLE @MAIN[0][211];
				attribute ENABLE_2CLK @MAIN[0][212];
				attribute CMT_ENABLE @MAIN[0][230];
				attribute IOCLK_ENABLE @MAIN[0][228];
				attribute DIVIDE @[MAIN[0][209], MAIN[0][208], MAIN[0][207]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][225];
				attribute R_EDGE @MAIN[0][210];
				attribute POS_EDGE @[MAIN[0][203], MAIN[0][202], MAIN[0][201]];
				attribute NEG_EDGE @[MAIN[0][205], MAIN[0][204]];
			}

			bel BUFIO2[3] {
				input I = CELL[1].IMUX_BUFIO2_I[3];
				input IB = CELL[1].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[1].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_W[3];
				output IOCLK = CELL[1].IOCLK[3];
				output SERDESSTROBE = CELL[1].IOCE[3];
				attribute ENABLE @MAIN[0][259];
				attribute ENABLE_2CLK @MAIN[0][260];
				attribute CMT_ENABLE @MAIN[0][278];
				attribute IOCLK_ENABLE @MAIN[0][276];
				attribute DIVIDE @[MAIN[0][257], MAIN[0][256], MAIN[0][255]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][273];
				attribute R_EDGE @MAIN[0][258];
				attribute POS_EDGE @[MAIN[0][251], MAIN[0][250], MAIN[0][249]];
				attribute NEG_EDGE @[MAIN[0][253], MAIN[0][252]];
			}

			bel BUFIO2[4] {
				input I = CELL[2].IMUX_BUFIO2_I[0];
				input IB = CELL[2].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[2].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_W[0];
				output IOCLK = CELL[2].IOCLK[0];
				output SERDESSTROBE = CELL[2].IOCE[0];
				attribute ENABLE @MAIN[0][115];
				attribute ENABLE_2CLK @MAIN[0][116];
				attribute CMT_ENABLE @MAIN[0][134];
				attribute IOCLK_ENABLE @MAIN[0][132];
				attribute DIVIDE @[MAIN[0][113], MAIN[0][112], MAIN[0][111]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][129];
				attribute R_EDGE @MAIN[0][114];
				attribute POS_EDGE @[MAIN[0][107], MAIN[0][106], MAIN[0][105]];
				attribute NEG_EDGE @[MAIN[0][109], MAIN[0][108]];
			}

			bel BUFIO2[5] {
				input I = CELL[2].IMUX_BUFIO2_I[1];
				input IB = CELL[2].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[2].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_W[1];
				output IOCLK = CELL[2].IOCLK[1];
				output SERDESSTROBE = CELL[2].IOCE[1];
				attribute ENABLE @MAIN[0][163];
				attribute ENABLE_2CLK @MAIN[0][164];
				attribute CMT_ENABLE @MAIN[0][182];
				attribute IOCLK_ENABLE @MAIN[0][180];
				attribute DIVIDE @[MAIN[0][161], MAIN[0][160], MAIN[0][159]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][177];
				attribute R_EDGE @MAIN[0][162];
				attribute POS_EDGE @[MAIN[0][155], MAIN[0][154], MAIN[0][153]];
				attribute NEG_EDGE @[MAIN[0][157], MAIN[0][156]];
			}

			bel BUFIO2[6] {
				input I = CELL[2].IMUX_BUFIO2_I[2];
				input IB = CELL[2].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[2].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_W[2];
				output IOCLK = CELL[2].IOCLK[2];
				output SERDESSTROBE = CELL[2].IOCE[2];
				attribute ENABLE @MAIN[0][19];
				attribute ENABLE_2CLK @MAIN[0][20];
				attribute CMT_ENABLE @MAIN[0][38];
				attribute IOCLK_ENABLE @MAIN[0][36];
				attribute DIVIDE @[MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][33];
				attribute R_EDGE @MAIN[0][18];
				attribute POS_EDGE @[MAIN[0][11], MAIN[0][10], MAIN[0][9]];
				attribute NEG_EDGE @[MAIN[0][13], MAIN[0][12]];
			}

			bel BUFIO2[7] {
				input I = CELL[2].IMUX_BUFIO2_I[3];
				input IB = CELL[2].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[2].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_W[3];
				output IOCLK = CELL[2].IOCLK[3];
				output SERDESSTROBE = CELL[2].IOCE[3];
				attribute ENABLE @MAIN[0][67];
				attribute ENABLE_2CLK @MAIN[0][68];
				attribute CMT_ENABLE @MAIN[0][86];
				attribute IOCLK_ENABLE @MAIN[0][84];
				attribute DIVIDE @[MAIN[0][65], MAIN[0][64], MAIN[0][63]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][81];
				attribute R_EDGE @MAIN[0][66];
				attribute POS_EDGE @[MAIN[0][59], MAIN[0][58], MAIN[0][57]];
				attribute NEG_EDGE @[MAIN[0][61], MAIN[0][60]];
			}

			bel BUFIO2FB[0] {
				input I = CELL[1].IMUX_BUFIO2FB[0];
				output O = CELL[1].IOFBCLK_CMT_W[0];
				attribute ENABLE @MAIN[0][319];
				attribute DIVIDE_BYPASS @[!MAIN[0][322], !MAIN[0][317], !MAIN[0][316], !MAIN[0][315]];
			}

			bel BUFIO2FB[1] {
				input I = CELL[1].IMUX_BUFIO2FB[1];
				output O = CELL[1].IOFBCLK_CMT_W[1];
				attribute ENABLE @MAIN[0][367];
				attribute DIVIDE_BYPASS @[!MAIN[0][370], !MAIN[0][365], !MAIN[0][364], !MAIN[0][363]];
			}

			bel BUFIO2FB[2] {
				input I = CELL[1].IMUX_BUFIO2FB[2];
				output O = CELL[1].IOFBCLK_CMT_W[2];
				attribute ENABLE @MAIN[0][223];
				attribute DIVIDE_BYPASS @[!MAIN[0][226], !MAIN[0][221], !MAIN[0][220], !MAIN[0][219]];
			}

			bel BUFIO2FB[3] {
				input I = CELL[1].IMUX_BUFIO2FB[3];
				output O = CELL[1].IOFBCLK_CMT_W[3];
				attribute ENABLE @MAIN[0][271];
				attribute DIVIDE_BYPASS @[!MAIN[0][274], !MAIN[0][269], !MAIN[0][268], !MAIN[0][267]];
			}

			bel BUFIO2FB[4] {
				input I = CELL[2].IMUX_BUFIO2FB[0];
				output O = CELL[2].IOFBCLK_CMT_W[0];
				attribute ENABLE @MAIN[0][127];
				attribute DIVIDE_BYPASS @[!MAIN[0][130], !MAIN[0][125], !MAIN[0][124], !MAIN[0][123]];
			}

			bel BUFIO2FB[5] {
				input I = CELL[2].IMUX_BUFIO2FB[1];
				output O = CELL[2].IOFBCLK_CMT_W[1];
				attribute ENABLE @MAIN[0][175];
				attribute DIVIDE_BYPASS @[!MAIN[0][178], !MAIN[0][173], !MAIN[0][172], !MAIN[0][171]];
			}

			bel BUFIO2FB[6] {
				input I = CELL[2].IMUX_BUFIO2FB[2];
				output O = CELL[2].IOFBCLK_CMT_W[2];
				attribute ENABLE @MAIN[0][31];
				attribute DIVIDE_BYPASS @[!MAIN[0][34], !MAIN[0][29], !MAIN[0][28], !MAIN[0][27]];
			}

			bel BUFIO2FB[7] {
				input I = CELL[2].IMUX_BUFIO2FB[3];
				output O = CELL[2].IOFBCLK_CMT_W[3];
				attribute ENABLE @MAIN[0][79];
				attribute DIVIDE_BYPASS @[!MAIN[0][82], !MAIN[0][77], !MAIN[0][76], !MAIN[0][75]];
			}

			bel BUFPLL {
				input GCLK[0] = CELL[2].IMUX_CLK[0];
				input GCLK[1] = CELL[2].IMUX_CLK[1];
				input PLLIN_CMT[0] = CELL[2].CMT_BUFPLL_H_CLKOUT[0];
				input PLLIN_CMT[1] = CELL[2].CMT_BUFPLL_H_CLKOUT[1];
				input PLLIN_GCLK[0] = CELL[3].IMUX_CLK[0];
				input PLLIN_GCLK[1] = CELL[3].IMUX_CLK[1];
				input LOCKED[0] = CELL[2].CMT_BUFPLL_H_LOCKED[0];
				input LOCKED[1] = CELL[2].CMT_BUFPLL_H_LOCKED[1];
				output PLLCLK[0] = CELL[2].PLLCLK[0];
				output PLLCLK[1] = CELL[2].PLLCLK[1];
				output PLLCE[0] = CELL[2].PLLCE[0];
				output PLLCE[1] = CELL[2].PLLCE[1];
				output LOCK[0] = CELL[2].OUT_BEL[0];
				output LOCK[1] = CELL[2].OUT_BEL[1];
				attribute ENABLE @MAIN[0][135];
				attribute MUX_PLLIN @[MAIN[0][330]] {
					CMT = 0b0,
					GCLK = 0b1,
				}
				attribute LOCK_SRC @[MAIN[0][139], MAIN[0][184]] {
					NONE = 0b00,
					LOCK_TO_0 = 0b01,
					LOCK_TO_1 = 0b10,
				}
				attribute DATA_RATE0 @[MAIN[0][141]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DATA_RATE1 @[MAIN[0][186]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DIVIDE0 @[MAIN[0][190], MAIN[0][189], MAIN[0][187], MAIN[0][138], MAIN[0][137], MAIN[0][136]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute DIVIDE1 @[MAIN[0][233], MAIN[0][232], MAIN[0][191], MAIN[0][183], MAIN[0][143], MAIN[0][142]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute ENABLE_BOTH_SYNC0 @[MAIN[0][286], MAIN[0][280], MAIN[0][234]];
				attribute ENABLE_BOTH_SYNC1 @[MAIN[0][329], MAIN[0][282], MAIN[0][237]];
				attribute ENABLE_NONE_SYNC0 @[MAIN[0][285], MAIN[0][279]];
				attribute ENABLE_NONE_SYNC1 @[MAIN[0][328], MAIN[0][281]];
				attribute ENABLE_SYNC0 @!MAIN[0][140];
				attribute ENABLE_SYNC1 @!MAIN[0][185];
			}

			// wire CELL[1].IOCLK[0]               BUFIO2[0].IOCLK
			// wire CELL[1].IOCLK[1]               BUFIO2[1].IOCLK
			// wire CELL[1].IOCLK[2]               BUFIO2[2].IOCLK
			// wire CELL[1].IOCLK[3]               BUFIO2[3].IOCLK
			// wire CELL[1].IOCE[0]                BUFIO2[0].SERDESSTROBE
			// wire CELL[1].IOCE[1]                BUFIO2[1].SERDESSTROBE
			// wire CELL[1].IOCE[2]                BUFIO2[2].SERDESSTROBE
			// wire CELL[1].IOCE[3]                BUFIO2[3].SERDESSTROBE
			// wire CELL[1].IMUX_BUFIO2_I[0]       BUFIO2[0].I
			// wire CELL[1].IMUX_BUFIO2_I[1]       BUFIO2[1].I
			// wire CELL[1].IMUX_BUFIO2_I[2]       BUFIO2[2].I
			// wire CELL[1].IMUX_BUFIO2_I[3]       BUFIO2[3].I
			// wire CELL[1].IMUX_BUFIO2_IB[0]      BUFIO2[0].IB
			// wire CELL[1].IMUX_BUFIO2_IB[1]      BUFIO2[1].IB
			// wire CELL[1].IMUX_BUFIO2_IB[2]      BUFIO2[2].IB
			// wire CELL[1].IMUX_BUFIO2_IB[3]      BUFIO2[3].IB
			// wire CELL[1].IMUX_BUFIO2FB[0]       BUFIO2FB[0].I
			// wire CELL[1].IMUX_BUFIO2FB[1]       BUFIO2FB[1].I
			// wire CELL[1].IMUX_BUFIO2FB[2]       BUFIO2FB[2].I
			// wire CELL[1].IMUX_BUFIO2FB[3]       BUFIO2FB[3].I
			// wire CELL[1].OUT_DIVCLK[0]          BUFIO2[0].DIVCLK
			// wire CELL[1].OUT_DIVCLK[1]          BUFIO2[1].DIVCLK
			// wire CELL[1].OUT_DIVCLK[2]          BUFIO2[2].DIVCLK
			// wire CELL[1].OUT_DIVCLK[3]          BUFIO2[3].DIVCLK
			// wire CELL[1].DIVCLK_CMT_W[0]        BUFIO2[0].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_W[1]        BUFIO2[1].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_W[2]        BUFIO2[2].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_W[3]        BUFIO2[3].DIVCLK_CMT
			// wire CELL[1].IOFBCLK_CMT_W[0]       BUFIO2FB[0].O
			// wire CELL[1].IOFBCLK_CMT_W[1]       BUFIO2FB[1].O
			// wire CELL[1].IOFBCLK_CMT_W[2]       BUFIO2FB[2].O
			// wire CELL[1].IOFBCLK_CMT_W[3]       BUFIO2FB[3].O
			// wire CELL[2].IMUX_CLK[0]            BUFPLL.GCLK[0]
			// wire CELL[2].IMUX_CLK[1]            BUFPLL.GCLK[1]
			// wire CELL[2].OUT_BEL[0]             BUFPLL.LOCK[0]
			// wire CELL[2].OUT_BEL[1]             BUFPLL.LOCK[1]
			// wire CELL[2].IOCLK[0]               BUFIO2[4].IOCLK
			// wire CELL[2].IOCLK[1]               BUFIO2[5].IOCLK
			// wire CELL[2].IOCLK[2]               BUFIO2[6].IOCLK
			// wire CELL[2].IOCLK[3]               BUFIO2[7].IOCLK
			// wire CELL[2].IOCE[0]                BUFIO2[4].SERDESSTROBE
			// wire CELL[2].IOCE[1]                BUFIO2[5].SERDESSTROBE
			// wire CELL[2].IOCE[2]                BUFIO2[6].SERDESSTROBE
			// wire CELL[2].IOCE[3]                BUFIO2[7].SERDESSTROBE
			// wire CELL[2].PLLCLK[0]              BUFPLL.PLLCLK[0]
			// wire CELL[2].PLLCLK[1]              BUFPLL.PLLCLK[1]
			// wire CELL[2].PLLCE[0]               BUFPLL.PLLCE[0]
			// wire CELL[2].PLLCE[1]               BUFPLL.PLLCE[1]
			// wire CELL[2].IMUX_BUFIO2_I[0]       BUFIO2[4].I
			// wire CELL[2].IMUX_BUFIO2_I[1]       BUFIO2[5].I
			// wire CELL[2].IMUX_BUFIO2_I[2]       BUFIO2[6].I
			// wire CELL[2].IMUX_BUFIO2_I[3]       BUFIO2[7].I
			// wire CELL[2].IMUX_BUFIO2_IB[0]      BUFIO2[4].IB
			// wire CELL[2].IMUX_BUFIO2_IB[1]      BUFIO2[5].IB
			// wire CELL[2].IMUX_BUFIO2_IB[2]      BUFIO2[6].IB
			// wire CELL[2].IMUX_BUFIO2_IB[3]      BUFIO2[7].IB
			// wire CELL[2].IMUX_BUFIO2FB[0]       BUFIO2FB[4].I
			// wire CELL[2].IMUX_BUFIO2FB[1]       BUFIO2FB[5].I
			// wire CELL[2].IMUX_BUFIO2FB[2]       BUFIO2FB[6].I
			// wire CELL[2].IMUX_BUFIO2FB[3]       BUFIO2FB[7].I
			// wire CELL[2].OUT_DIVCLK[0]          BUFIO2[4].DIVCLK
			// wire CELL[2].OUT_DIVCLK[1]          BUFIO2[5].DIVCLK
			// wire CELL[2].OUT_DIVCLK[2]          BUFIO2[6].DIVCLK
			// wire CELL[2].OUT_DIVCLK[3]          BUFIO2[7].DIVCLK
			// wire CELL[2].DIVCLK_CMT_W[0]        BUFIO2[4].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_W[1]        BUFIO2[5].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_W[2]        BUFIO2[6].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_W[3]        BUFIO2[7].DIVCLK_CMT
			// wire CELL[2].IOFBCLK_CMT_W[0]       BUFIO2FB[4].O
			// wire CELL[2].IOFBCLK_CMT_W[1]       BUFIO2FB[5].O
			// wire CELL[2].IOFBCLK_CMT_W[2]       BUFIO2FB[6].O
			// wire CELL[2].IOFBCLK_CMT_W[3]       BUFIO2FB[7].O
			// wire CELL[2].CMT_BUFPLL_H_CLKOUT[0] BUFPLL.PLLIN_CMT[0]
			// wire CELL[2].CMT_BUFPLL_H_CLKOUT[1] BUFPLL.PLLIN_CMT[1]
			// wire CELL[2].CMT_BUFPLL_H_LOCKED[0] BUFPLL.LOCKED[0]
			// wire CELL[2].CMT_BUFPLL_H_LOCKED[1] BUFPLL.LOCKED[1]
			// wire CELL[3].IMUX_CLK[0]            BUFPLL.PLLIN_GCLK[0]
			// wire CELL[3].IMUX_CLK[1]            BUFPLL.PLLIN_GCLK[1]
		}

		tile_class CLK_E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			bitrect MAIN: Vertical (1, 384);

			switchbox CLK_INT {
				mux CELL[1].IMUX_BUFIO2_I[0] @[MAIN[0][98], MAIN[0][97], MAIN[0][96]] {
					CELL[1].GTPCLK[0] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b101,
					CELL[5].OUT_CLKPAD_I[1] = 0b100,
					CELL[5].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[1] @[MAIN[0][146], MAIN[0][145], MAIN[0][144]] {
					CELL[1].GTPCLK[1] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b100,
					CELL[5].OUT_CLKPAD_I[1] = 0b101,
					CELL[5].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[2] @[MAIN[0][2], MAIN[0][1], MAIN[0][0]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[1].GTPCLK[2] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b101,
					CELL[4].OUT_CLKPAD_I[1] = 0b100,
					CELL[4].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[3] @[MAIN[0][50], MAIN[0][49], MAIN[0][48]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[1].GTPCLK[3] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b100,
					CELL[4].OUT_CLKPAD_I[1] = 0b101,
					CELL[4].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[0] @[MAIN[0][101], MAIN[0][100], MAIN[0][99]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b101,
					CELL[5].OUT_CLKPAD_I[1] = 0b100,
					CELL[5].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[1] @[MAIN[0][149], MAIN[0][148], MAIN[0][147]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b100,
					CELL[5].OUT_CLKPAD_I[1] = 0b101,
					CELL[5].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[2] @[MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[4].OUT_CLKPAD_I[0] = 0b101,
					CELL[4].OUT_CLKPAD_I[1] = 0b100,
					CELL[4].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[3] @[MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[4].OUT_CLKPAD_I[0] = 0b100,
					CELL[4].OUT_CLKPAD_I[1] = 0b101,
					CELL[4].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2FB[0] @[MAIN[0][104], MAIN[0][103], MAIN[0][102]] {
					CELL[1].GTPFB[0] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[1] @[MAIN[0][152], MAIN[0][151], MAIN[0][150]] {
					CELL[1].GTPFB[1] = 0b111,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[2] @[MAIN[0][8], MAIN[0][7], MAIN[0][6]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[1] = 0b011,
					CELL[1].GTPFB[2] = 0b111,
				}
				mux CELL[1].IMUX_BUFIO2FB[3] @[MAIN[0][56], MAIN[0][55], MAIN[0][54]] {
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[0] = 0b011,
					CELL[1].GTPFB[3] = 0b111,
				}
				mux CELL[2].IMUX_BUFIO2_I[0] @[MAIN[0][290], MAIN[0][289], MAIN[0][288]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[0] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b001,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[5].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[1] @[MAIN[0][338], MAIN[0][337], MAIN[0][336]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[1] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_I[1] = 0b001,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[5].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[2] @[MAIN[0][194], MAIN[0][193], MAIN[0][192]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[2] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b001,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[4].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[3] @[MAIN[0][242], MAIN[0][241], MAIN[0][240]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[3] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_I[1] = 0b001,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[4].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[0] @[MAIN[0][293], MAIN[0][292], MAIN[0][291]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[5].OUT_CLKPAD_I[0] = 0b001,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[5].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[1] @[MAIN[0][341], MAIN[0][340], MAIN[0][339]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_I[1] = 0b001,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[5].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[2] @[MAIN[0][197], MAIN[0][196], MAIN[0][195]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[4].OUT_CLKPAD_I[0] = 0b001,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[4].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[3] @[MAIN[0][245], MAIN[0][244], MAIN[0][243]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_I[1] = 0b001,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[4].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[0] @[MAIN[0][296], MAIN[0][295], MAIN[0][294]] {
					CELL[2].GTPFB[0] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[5].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[5].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[1] @[MAIN[0][344], MAIN[0][343], MAIN[0][342]] {
					CELL[2].GTPFB[1] = 0b111,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[5].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[5].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[2] @[MAIN[0][200], MAIN[0][199], MAIN[0][198]] {
					CELL[2].GTPFB[2] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[4].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[4].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[3] @[MAIN[0][248], MAIN[0][247], MAIN[0][246]] {
					CELL[2].GTPFB[3] = 0b111,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[4].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[4].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].DIVCLK_CLKC[0] @[MAIN[0][323], MAIN[0][325]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[0] = 0b11,
					CELL[5].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[1] @[MAIN[0][371], MAIN[0][373]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[1] = 0b11,
					CELL[5].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[2] @[MAIN[0][227], MAIN[0][229]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[2] = 0b11,
					CELL[4].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[3] @[MAIN[0][275], MAIN[0][277]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[3] = 0b11,
					CELL[4].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[4] @[MAIN[0][131], MAIN[0][133]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[0] = 0b11,
					CELL[1].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[5] @[MAIN[0][179], MAIN[0][181]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[1] = 0b11,
					CELL[1].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[6] @[MAIN[0][35], MAIN[0][37]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[1] = 0b01,
					CELL[1].OUT_DIVCLK[2] = 0b11,
				}
				mux CELL[2].DIVCLK_CLKC[7] @[MAIN[0][83], MAIN[0][85]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[0] = 0b01,
					CELL[1].OUT_DIVCLK[3] = 0b11,
				}
			}

			bel BUFIO2[0] {
				input I = CELL[2].IMUX_BUFIO2_I[0];
				input IB = CELL[2].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[2].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_E[0];
				output IOCLK = CELL[2].IOCLK[0];
				output SERDESSTROBE = CELL[2].IOCE[0];
				attribute ENABLE @MAIN[0][307];
				attribute ENABLE_2CLK @MAIN[0][308];
				attribute CMT_ENABLE @MAIN[0][326];
				attribute IOCLK_ENABLE @MAIN[0][324];
				attribute DIVIDE @[MAIN[0][305], MAIN[0][304], MAIN[0][303]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][321];
				attribute R_EDGE @MAIN[0][306];
				attribute POS_EDGE @[MAIN[0][299], MAIN[0][298], MAIN[0][297]];
				attribute NEG_EDGE @[MAIN[0][301], MAIN[0][300]];
			}

			bel BUFIO2[1] {
				input I = CELL[2].IMUX_BUFIO2_I[1];
				input IB = CELL[2].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[2].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_E[1];
				output IOCLK = CELL[2].IOCLK[1];
				output SERDESSTROBE = CELL[2].IOCE[1];
				attribute ENABLE @MAIN[0][355];
				attribute ENABLE_2CLK @MAIN[0][356];
				attribute CMT_ENABLE @MAIN[0][374];
				attribute IOCLK_ENABLE @MAIN[0][372];
				attribute DIVIDE @[MAIN[0][353], MAIN[0][352], MAIN[0][351]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][369];
				attribute R_EDGE @MAIN[0][354];
				attribute POS_EDGE @[MAIN[0][347], MAIN[0][346], MAIN[0][345]];
				attribute NEG_EDGE @[MAIN[0][349], MAIN[0][348]];
			}

			bel BUFIO2[2] {
				input I = CELL[2].IMUX_BUFIO2_I[2];
				input IB = CELL[2].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[2].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_E[2];
				output IOCLK = CELL[2].IOCLK[2];
				output SERDESSTROBE = CELL[2].IOCE[2];
				attribute ENABLE @MAIN[0][211];
				attribute ENABLE_2CLK @MAIN[0][212];
				attribute CMT_ENABLE @MAIN[0][230];
				attribute IOCLK_ENABLE @MAIN[0][228];
				attribute DIVIDE @[MAIN[0][209], MAIN[0][208], MAIN[0][207]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][225];
				attribute R_EDGE @MAIN[0][210];
				attribute POS_EDGE @[MAIN[0][203], MAIN[0][202], MAIN[0][201]];
				attribute NEG_EDGE @[MAIN[0][205], MAIN[0][204]];
			}

			bel BUFIO2[3] {
				input I = CELL[2].IMUX_BUFIO2_I[3];
				input IB = CELL[2].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[2].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_E[3];
				output IOCLK = CELL[2].IOCLK[3];
				output SERDESSTROBE = CELL[2].IOCE[3];
				attribute ENABLE @MAIN[0][259];
				attribute ENABLE_2CLK @MAIN[0][260];
				attribute CMT_ENABLE @MAIN[0][278];
				attribute IOCLK_ENABLE @MAIN[0][276];
				attribute DIVIDE @[MAIN[0][257], MAIN[0][256], MAIN[0][255]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][273];
				attribute R_EDGE @MAIN[0][258];
				attribute POS_EDGE @[MAIN[0][251], MAIN[0][250], MAIN[0][249]];
				attribute NEG_EDGE @[MAIN[0][253], MAIN[0][252]];
			}

			bel BUFIO2[4] {
				input I = CELL[1].IMUX_BUFIO2_I[0];
				input IB = CELL[1].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[1].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_E[0];
				output IOCLK = CELL[1].IOCLK[0];
				output SERDESSTROBE = CELL[1].IOCE[0];
				attribute ENABLE @MAIN[0][115];
				attribute ENABLE_2CLK @MAIN[0][116];
				attribute CMT_ENABLE @MAIN[0][134];
				attribute IOCLK_ENABLE @MAIN[0][132];
				attribute DIVIDE @[MAIN[0][113], MAIN[0][112], MAIN[0][111]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][129];
				attribute R_EDGE @MAIN[0][114];
				attribute POS_EDGE @[MAIN[0][107], MAIN[0][106], MAIN[0][105]];
				attribute NEG_EDGE @[MAIN[0][109], MAIN[0][108]];
			}

			bel BUFIO2[5] {
				input I = CELL[1].IMUX_BUFIO2_I[1];
				input IB = CELL[1].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[1].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_E[1];
				output IOCLK = CELL[1].IOCLK[1];
				output SERDESSTROBE = CELL[1].IOCE[1];
				attribute ENABLE @MAIN[0][163];
				attribute ENABLE_2CLK @MAIN[0][164];
				attribute CMT_ENABLE @MAIN[0][182];
				attribute IOCLK_ENABLE @MAIN[0][180];
				attribute DIVIDE @[MAIN[0][161], MAIN[0][160], MAIN[0][159]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][177];
				attribute R_EDGE @MAIN[0][162];
				attribute POS_EDGE @[MAIN[0][155], MAIN[0][154], MAIN[0][153]];
				attribute NEG_EDGE @[MAIN[0][157], MAIN[0][156]];
			}

			bel BUFIO2[6] {
				input I = CELL[1].IMUX_BUFIO2_I[2];
				input IB = CELL[1].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[1].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_E[2];
				output IOCLK = CELL[1].IOCLK[2];
				output SERDESSTROBE = CELL[1].IOCE[2];
				attribute ENABLE @MAIN[0][19];
				attribute ENABLE_2CLK @MAIN[0][20];
				attribute CMT_ENABLE @MAIN[0][38];
				attribute IOCLK_ENABLE @MAIN[0][36];
				attribute DIVIDE @[MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][33];
				attribute R_EDGE @MAIN[0][18];
				attribute POS_EDGE @[MAIN[0][11], MAIN[0][10], MAIN[0][9]];
				attribute NEG_EDGE @[MAIN[0][13], MAIN[0][12]];
			}

			bel BUFIO2[7] {
				input I = CELL[1].IMUX_BUFIO2_I[3];
				input IB = CELL[1].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[1].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_E[3];
				output IOCLK = CELL[1].IOCLK[3];
				output SERDESSTROBE = CELL[1].IOCE[3];
				attribute ENABLE @MAIN[0][67];
				attribute ENABLE_2CLK @MAIN[0][68];
				attribute CMT_ENABLE @MAIN[0][86];
				attribute IOCLK_ENABLE @MAIN[0][84];
				attribute DIVIDE @[MAIN[0][65], MAIN[0][64], MAIN[0][63]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][81];
				attribute R_EDGE @MAIN[0][66];
				attribute POS_EDGE @[MAIN[0][59], MAIN[0][58], MAIN[0][57]];
				attribute NEG_EDGE @[MAIN[0][61], MAIN[0][60]];
			}

			bel BUFIO2FB[0] {
				input I = CELL[2].IMUX_BUFIO2FB[0];
				output O = CELL[2].IOFBCLK_CMT_E[0];
				attribute ENABLE @MAIN[0][319];
				attribute DIVIDE_BYPASS @[!MAIN[0][322], !MAIN[0][317], !MAIN[0][316], !MAIN[0][315]];
			}

			bel BUFIO2FB[1] {
				input I = CELL[2].IMUX_BUFIO2FB[1];
				output O = CELL[2].IOFBCLK_CMT_E[1];
				attribute ENABLE @MAIN[0][367];
				attribute DIVIDE_BYPASS @[!MAIN[0][370], !MAIN[0][365], !MAIN[0][364], !MAIN[0][363]];
			}

			bel BUFIO2FB[2] {
				input I = CELL[2].IMUX_BUFIO2FB[2];
				output O = CELL[2].IOFBCLK_CMT_E[2];
				attribute ENABLE @MAIN[0][223];
				attribute DIVIDE_BYPASS @[!MAIN[0][226], !MAIN[0][221], !MAIN[0][220], !MAIN[0][219]];
			}

			bel BUFIO2FB[3] {
				input I = CELL[2].IMUX_BUFIO2FB[3];
				output O = CELL[2].IOFBCLK_CMT_E[3];
				attribute ENABLE @MAIN[0][271];
				attribute DIVIDE_BYPASS @[!MAIN[0][274], !MAIN[0][269], !MAIN[0][268], !MAIN[0][267]];
			}

			bel BUFIO2FB[4] {
				input I = CELL[1].IMUX_BUFIO2FB[0];
				output O = CELL[1].IOFBCLK_CMT_E[0];
				attribute ENABLE @MAIN[0][127];
				attribute DIVIDE_BYPASS @[!MAIN[0][130], !MAIN[0][125], !MAIN[0][124], !MAIN[0][123]];
			}

			bel BUFIO2FB[5] {
				input I = CELL[1].IMUX_BUFIO2FB[1];
				output O = CELL[1].IOFBCLK_CMT_E[1];
				attribute ENABLE @MAIN[0][175];
				attribute DIVIDE_BYPASS @[!MAIN[0][178], !MAIN[0][173], !MAIN[0][172], !MAIN[0][171]];
			}

			bel BUFIO2FB[6] {
				input I = CELL[1].IMUX_BUFIO2FB[2];
				output O = CELL[1].IOFBCLK_CMT_E[2];
				attribute ENABLE @MAIN[0][31];
				attribute DIVIDE_BYPASS @[!MAIN[0][34], !MAIN[0][29], !MAIN[0][28], !MAIN[0][27]];
			}

			bel BUFIO2FB[7] {
				input I = CELL[1].IMUX_BUFIO2FB[3];
				output O = CELL[1].IOFBCLK_CMT_E[3];
				attribute ENABLE @MAIN[0][79];
				attribute DIVIDE_BYPASS @[!MAIN[0][82], !MAIN[0][77], !MAIN[0][76], !MAIN[0][75]];
			}

			bel BUFPLL {
				input GCLK[0] = CELL[2].IMUX_CLK[0];
				input GCLK[1] = CELL[2].IMUX_CLK[1];
				input PLLIN_CMT[0] = CELL[2].CMT_BUFPLL_H_CLKOUT[0];
				input PLLIN_CMT[1] = CELL[2].CMT_BUFPLL_H_CLKOUT[1];
				input PLLIN_GCLK[0] = CELL[3].IMUX_CLK[0];
				input PLLIN_GCLK[1] = CELL[3].IMUX_CLK[1];
				input LOCKED[0] = CELL[2].CMT_BUFPLL_H_LOCKED[0];
				input LOCKED[1] = CELL[2].CMT_BUFPLL_H_LOCKED[1];
				output PLLCLK[0] = CELL[2].PLLCLK[0];
				output PLLCLK[1] = CELL[2].PLLCLK[1];
				output PLLCE[0] = CELL[2].PLLCE[0];
				output PLLCE[1] = CELL[2].PLLCE[1];
				output LOCK[0] = CELL[2].OUT_BEL[0];
				output LOCK[1] = CELL[2].OUT_BEL[1];
				attribute ENABLE @MAIN[0][135];
				attribute MUX_PLLIN @[MAIN[0][330]] {
					CMT = 0b0,
					GCLK = 0b1,
				}
				attribute LOCK_SRC @[MAIN[0][139], MAIN[0][184]] {
					NONE = 0b00,
					LOCK_TO_0 = 0b01,
					LOCK_TO_1 = 0b10,
				}
				attribute DATA_RATE0 @[MAIN[0][141]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DATA_RATE1 @[MAIN[0][186]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DIVIDE0 @[MAIN[0][190], MAIN[0][189], MAIN[0][187], MAIN[0][138], MAIN[0][137], MAIN[0][136]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute DIVIDE1 @[MAIN[0][233], MAIN[0][232], MAIN[0][191], MAIN[0][183], MAIN[0][143], MAIN[0][142]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute ENABLE_BOTH_SYNC0 @[MAIN[0][286], MAIN[0][280], MAIN[0][234]];
				attribute ENABLE_BOTH_SYNC1 @[MAIN[0][329], MAIN[0][282], MAIN[0][237]];
				attribute ENABLE_NONE_SYNC0 @[MAIN[0][285], MAIN[0][279]];
				attribute ENABLE_NONE_SYNC1 @[MAIN[0][328], MAIN[0][281]];
				attribute ENABLE_SYNC0 @!MAIN[0][140];
				attribute ENABLE_SYNC1 @!MAIN[0][185];
			}

			// wire CELL[1].IOCLK[0]               BUFIO2[4].IOCLK
			// wire CELL[1].IOCLK[1]               BUFIO2[5].IOCLK
			// wire CELL[1].IOCLK[2]               BUFIO2[6].IOCLK
			// wire CELL[1].IOCLK[3]               BUFIO2[7].IOCLK
			// wire CELL[1].IOCE[0]                BUFIO2[4].SERDESSTROBE
			// wire CELL[1].IOCE[1]                BUFIO2[5].SERDESSTROBE
			// wire CELL[1].IOCE[2]                BUFIO2[6].SERDESSTROBE
			// wire CELL[1].IOCE[3]                BUFIO2[7].SERDESSTROBE
			// wire CELL[1].IMUX_BUFIO2_I[0]       BUFIO2[4].I
			// wire CELL[1].IMUX_BUFIO2_I[1]       BUFIO2[5].I
			// wire CELL[1].IMUX_BUFIO2_I[2]       BUFIO2[6].I
			// wire CELL[1].IMUX_BUFIO2_I[3]       BUFIO2[7].I
			// wire CELL[1].IMUX_BUFIO2_IB[0]      BUFIO2[4].IB
			// wire CELL[1].IMUX_BUFIO2_IB[1]      BUFIO2[5].IB
			// wire CELL[1].IMUX_BUFIO2_IB[2]      BUFIO2[6].IB
			// wire CELL[1].IMUX_BUFIO2_IB[3]      BUFIO2[7].IB
			// wire CELL[1].IMUX_BUFIO2FB[0]       BUFIO2FB[4].I
			// wire CELL[1].IMUX_BUFIO2FB[1]       BUFIO2FB[5].I
			// wire CELL[1].IMUX_BUFIO2FB[2]       BUFIO2FB[6].I
			// wire CELL[1].IMUX_BUFIO2FB[3]       BUFIO2FB[7].I
			// wire CELL[1].OUT_DIVCLK[0]          BUFIO2[4].DIVCLK
			// wire CELL[1].OUT_DIVCLK[1]          BUFIO2[5].DIVCLK
			// wire CELL[1].OUT_DIVCLK[2]          BUFIO2[6].DIVCLK
			// wire CELL[1].OUT_DIVCLK[3]          BUFIO2[7].DIVCLK
			// wire CELL[1].DIVCLK_CMT_E[0]        BUFIO2[4].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_E[1]        BUFIO2[5].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_E[2]        BUFIO2[6].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_E[3]        BUFIO2[7].DIVCLK_CMT
			// wire CELL[1].IOFBCLK_CMT_E[0]       BUFIO2FB[4].O
			// wire CELL[1].IOFBCLK_CMT_E[1]       BUFIO2FB[5].O
			// wire CELL[1].IOFBCLK_CMT_E[2]       BUFIO2FB[6].O
			// wire CELL[1].IOFBCLK_CMT_E[3]       BUFIO2FB[7].O
			// wire CELL[2].IMUX_CLK[0]            BUFPLL.GCLK[0]
			// wire CELL[2].IMUX_CLK[1]            BUFPLL.GCLK[1]
			// wire CELL[2].OUT_BEL[0]             BUFPLL.LOCK[0]
			// wire CELL[2].OUT_BEL[1]             BUFPLL.LOCK[1]
			// wire CELL[2].IOCLK[0]               BUFIO2[0].IOCLK
			// wire CELL[2].IOCLK[1]               BUFIO2[1].IOCLK
			// wire CELL[2].IOCLK[2]               BUFIO2[2].IOCLK
			// wire CELL[2].IOCLK[3]               BUFIO2[3].IOCLK
			// wire CELL[2].IOCE[0]                BUFIO2[0].SERDESSTROBE
			// wire CELL[2].IOCE[1]                BUFIO2[1].SERDESSTROBE
			// wire CELL[2].IOCE[2]                BUFIO2[2].SERDESSTROBE
			// wire CELL[2].IOCE[3]                BUFIO2[3].SERDESSTROBE
			// wire CELL[2].PLLCLK[0]              BUFPLL.PLLCLK[0]
			// wire CELL[2].PLLCLK[1]              BUFPLL.PLLCLK[1]
			// wire CELL[2].PLLCE[0]               BUFPLL.PLLCE[0]
			// wire CELL[2].PLLCE[1]               BUFPLL.PLLCE[1]
			// wire CELL[2].IMUX_BUFIO2_I[0]       BUFIO2[0].I
			// wire CELL[2].IMUX_BUFIO2_I[1]       BUFIO2[1].I
			// wire CELL[2].IMUX_BUFIO2_I[2]       BUFIO2[2].I
			// wire CELL[2].IMUX_BUFIO2_I[3]       BUFIO2[3].I
			// wire CELL[2].IMUX_BUFIO2_IB[0]      BUFIO2[0].IB
			// wire CELL[2].IMUX_BUFIO2_IB[1]      BUFIO2[1].IB
			// wire CELL[2].IMUX_BUFIO2_IB[2]      BUFIO2[2].IB
			// wire CELL[2].IMUX_BUFIO2_IB[3]      BUFIO2[3].IB
			// wire CELL[2].IMUX_BUFIO2FB[0]       BUFIO2FB[0].I
			// wire CELL[2].IMUX_BUFIO2FB[1]       BUFIO2FB[1].I
			// wire CELL[2].IMUX_BUFIO2FB[2]       BUFIO2FB[2].I
			// wire CELL[2].IMUX_BUFIO2FB[3]       BUFIO2FB[3].I
			// wire CELL[2].OUT_DIVCLK[0]          BUFIO2[0].DIVCLK
			// wire CELL[2].OUT_DIVCLK[1]          BUFIO2[1].DIVCLK
			// wire CELL[2].OUT_DIVCLK[2]          BUFIO2[2].DIVCLK
			// wire CELL[2].OUT_DIVCLK[3]          BUFIO2[3].DIVCLK
			// wire CELL[2].DIVCLK_CMT_E[0]        BUFIO2[0].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_E[1]        BUFIO2[1].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_E[2]        BUFIO2[2].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_E[3]        BUFIO2[3].DIVCLK_CMT
			// wire CELL[2].IOFBCLK_CMT_E[0]       BUFIO2FB[0].O
			// wire CELL[2].IOFBCLK_CMT_E[1]       BUFIO2FB[1].O
			// wire CELL[2].IOFBCLK_CMT_E[2]       BUFIO2FB[2].O
			// wire CELL[2].IOFBCLK_CMT_E[3]       BUFIO2FB[3].O
			// wire CELL[2].CMT_BUFPLL_H_CLKOUT[0] BUFPLL.PLLIN_CMT[0]
			// wire CELL[2].CMT_BUFPLL_H_CLKOUT[1] BUFPLL.PLLIN_CMT[1]
			// wire CELL[2].CMT_BUFPLL_H_LOCKED[0] BUFPLL.LOCKED[0]
			// wire CELL[2].CMT_BUFPLL_H_LOCKED[1] BUFPLL.LOCKED[1]
			// wire CELL[3].IMUX_CLK[0]            BUFPLL.PLLIN_GCLK[0]
			// wire CELL[3].IMUX_CLK[1]            BUFPLL.PLLIN_GCLK[1]
		}

		tile_class CLK_S {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN: Vertical (1, 384);

			switchbox CLK_INT {
				mux CELL[1].IMUX_CLK_GCLK[0] @[MAIN[0][90], MAIN[0][91], MAIN[0][92], MAIN[0][93], MAIN[0][47], MAIN[0][87], MAIN[0][88], MAIN[0][89]] {
					CELL[2].HCLK[0] = 0b01010001,
					CELL[2].HCLK[1] = 0b01010010,
					CELL[2].HCLK[2] = 0b01010100,
					CELL[2].HCLK[3] = 0b01011000,
					CELL[2].HCLK[4] = 0b10010001,
					CELL[2].HCLK[5] = 0b10010010,
					CELL[2].HCLK[6] = 0b10010100,
					CELL[2].HCLK[7] = 0b10011000,
					CELL[2].HCLK[8] = 0b01100001,
					CELL[2].HCLK[9] = 0b01100010,
					CELL[2].HCLK[10] = 0b01100100,
					CELL[2].HCLK[11] = 0b01101000,
					CELL[2].HCLK[12] = 0b10100001,
					CELL[2].HCLK[13] = 0b10100010,
					CELL[2].HCLK[14] = 0b10100100,
					CELL[2].HCLK[15] = 0b10101000,
					off = 0b00000000,
				}
				mux CELL[1].IMUX_CLK_GCLK[1] @[MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39], MAIN[0][46], MAIN[0][45], MAIN[0][44], MAIN[0][43]] {
					CELL[2].HCLK[0] = 0b01010001,
					CELL[2].HCLK[1] = 0b01010010,
					CELL[2].HCLK[2] = 0b01010100,
					CELL[2].HCLK[3] = 0b01011000,
					CELL[2].HCLK[4] = 0b10010001,
					CELL[2].HCLK[5] = 0b10010010,
					CELL[2].HCLK[6] = 0b10010100,
					CELL[2].HCLK[7] = 0b10011000,
					CELL[2].HCLK[8] = 0b01100001,
					CELL[2].HCLK[9] = 0b01100010,
					CELL[2].HCLK[10] = 0b01100100,
					CELL[2].HCLK[11] = 0b01101000,
					CELL[2].HCLK[12] = 0b10100001,
					CELL[2].HCLK[13] = 0b10100010,
					CELL[2].HCLK[14] = 0b10100100,
					CELL[2].HCLK[15] = 0b10101000,
					off = 0b00000000,
				}
				mux CELL[1].IMUX_BUFIO2_I[0] @[MAIN[0][98], MAIN[0][97], MAIN[0][96]] {
					CELL[1].GTPCLK[0] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b101,
					CELL[3].OUT_CLKPAD_I[1] = 0b100,
					CELL[3].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[1] @[MAIN[0][146], MAIN[0][145], MAIN[0][144]] {
					CELL[1].GTPCLK[1] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b100,
					CELL[3].OUT_CLKPAD_I[1] = 0b101,
					CELL[3].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[2] @[MAIN[0][2], MAIN[0][1], MAIN[0][0]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[1].GTPCLK[2] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b101,
					CELL[2].OUT_CLKPAD_I[1] = 0b100,
					CELL[2].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[3] @[MAIN[0][50], MAIN[0][49], MAIN[0][48]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[1].GTPCLK[3] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b100,
					CELL[2].OUT_CLKPAD_I[1] = 0b101,
					CELL[2].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[0] @[MAIN[0][101], MAIN[0][100], MAIN[0][99]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b101,
					CELL[3].OUT_CLKPAD_I[1] = 0b100,
					CELL[3].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[1] @[MAIN[0][149], MAIN[0][148], MAIN[0][147]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b100,
					CELL[3].OUT_CLKPAD_I[1] = 0b101,
					CELL[3].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[2] @[MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b101,
					CELL[2].OUT_CLKPAD_I[1] = 0b100,
					CELL[2].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[3] @[MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b100,
					CELL[2].OUT_CLKPAD_I[1] = 0b101,
					CELL[2].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2FB[0] @[MAIN[0][104], MAIN[0][103], MAIN[0][102]] {
					CELL[1].GTPFB[0] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[1] @[MAIN[0][152], MAIN[0][151], MAIN[0][150]] {
					CELL[1].GTPFB[1] = 0b111,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[2] @[MAIN[0][8], MAIN[0][7], MAIN[0][6]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[1] = 0b011,
					CELL[1].GTPFB[2] = 0b111,
				}
				mux CELL[1].IMUX_BUFIO2FB[3] @[MAIN[0][56], MAIN[0][55], MAIN[0][54]] {
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[0] = 0b011,
					CELL[1].GTPFB[3] = 0b111,
				}
				mux CELL[1].DIVCLK_CLKC[0] @[MAIN[0][323], MAIN[0][325]] {
					CELL[0].TIE_1 = 0b00,
					CELL[3].OUT_DIVCLK[0] = 0b11,
					CELL[3].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[1].DIVCLK_CLKC[1] @[MAIN[0][371], MAIN[0][373]] {
					CELL[0].TIE_1 = 0b00,
					CELL[3].OUT_DIVCLK[1] = 0b11,
					CELL[3].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[1].DIVCLK_CLKC[2] @[MAIN[0][227], MAIN[0][229]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_CLKPAD_I[1] = 0b01,
					CELL[3].OUT_DIVCLK[2] = 0b11,
				}
				mux CELL[1].DIVCLK_CLKC[3] @[MAIN[0][275], MAIN[0][277]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_CLKPAD_I[0] = 0b01,
					CELL[3].OUT_DIVCLK[3] = 0b11,
				}
				mux CELL[1].DIVCLK_CLKC[4] @[MAIN[0][131], MAIN[0][133]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[0] = 0b11,
					CELL[1].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[1].DIVCLK_CLKC[5] @[MAIN[0][179], MAIN[0][181]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[1] = 0b11,
					CELL[1].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[1].DIVCLK_CLKC[6] @[MAIN[0][35], MAIN[0][37]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[1] = 0b01,
					CELL[1].OUT_DIVCLK[2] = 0b11,
				}
				mux CELL[1].DIVCLK_CLKC[7] @[MAIN[0][83], MAIN[0][85]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[0] = 0b01,
					CELL[1].OUT_DIVCLK[3] = 0b11,
				}
				mux CELL[1].IMUX_BUFPLL_PLLIN[0] @[MAIN[0][332], MAIN[0][331], MAIN[0][330]] {
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[4] = 0b100,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[5] = 0b101,
				}
				mux CELL[1].IMUX_BUFPLL_PLLIN[1] @[MAIN[0][335], MAIN[0][334], MAIN[0][333]] {
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[4] = 0b100,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[5] = 0b101,
				}
				mux CELL[1].IMUX_BUFPLL_LOCKED[0] @[MAIN[0][376], MAIN[0][375]] {
					CELL[1].CMT_BUFPLL_V_LOCKED_N[0] = 0b00,
					CELL[1].CMT_BUFPLL_V_LOCKED_N[1] = 0b01,
					CELL[1].CMT_BUFPLL_V_LOCKED_N[2] = 0b10,
				}
				mux CELL[1].IMUX_BUFPLL_LOCKED[1] @[MAIN[0][378], MAIN[0][377]] {
					CELL[1].CMT_BUFPLL_V_LOCKED_N[0] = 0b00,
					CELL[1].CMT_BUFPLL_V_LOCKED_N[1] = 0b01,
					CELL[1].CMT_BUFPLL_V_LOCKED_N[2] = 0b10,
				}
				mux CELL[3].IMUX_BUFIO2_I[0] @[MAIN[0][290], MAIN[0][289], MAIN[0][288]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[3].GTPCLK[0] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b001,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[3].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_I[1] @[MAIN[0][338], MAIN[0][337], MAIN[0][336]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[3].GTPCLK[1] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_I[1] = 0b001,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[3].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_I[2] @[MAIN[0][194], MAIN[0][193], MAIN[0][192]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b001,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[2].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].GTPCLK[2] = 0b111,
				}
				mux CELL[3].IMUX_BUFIO2_I[3] @[MAIN[0][242], MAIN[0][241], MAIN[0][240]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_I[1] = 0b001,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[2].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].GTPCLK[3] = 0b111,
				}
				mux CELL[3].IMUX_BUFIO2_IB[0] @[MAIN[0][293], MAIN[0][292], MAIN[0][291]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[3].OUT_CLKPAD_I[0] = 0b001,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[3].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_IB[1] @[MAIN[0][341], MAIN[0][340], MAIN[0][339]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_I[1] = 0b001,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[3].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_IB[2] @[MAIN[0][197], MAIN[0][196], MAIN[0][195]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b001,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[2].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_IB[3] @[MAIN[0][245], MAIN[0][244], MAIN[0][243]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_I[1] = 0b001,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[2].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2FB[0] @[MAIN[0][296], MAIN[0][295], MAIN[0][294]] {
					CELL[3].GTPFB[0] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[3].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[3].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2FB[1] @[MAIN[0][344], MAIN[0][343], MAIN[0][342]] {
					CELL[3].GTPFB[1] = 0b111,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[3].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[3].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2FB[2] @[MAIN[0][200], MAIN[0][199], MAIN[0][198]] {
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[2].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[2].OUT_CLKPAD_CFB1[1] = 0b011,
					CELL[3].GTPFB[2] = 0b111,
				}
				mux CELL[3].IMUX_BUFIO2FB[3] @[MAIN[0][248], MAIN[0][247], MAIN[0][246]] {
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[2].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[2].OUT_CLKPAD_CFB1[0] = 0b011,
					CELL[3].GTPFB[3] = 0b111,
				}
			}

			bel BUFIO2[0] {
				input I = CELL[3].IMUX_BUFIO2_I[0];
				input IB = CELL[3].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[3].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[0];
				output IOCLK = CELL[3].IOCLK[0];
				output SERDESSTROBE = CELL[3].IOCE[0];
				attribute ENABLE @MAIN[0][307];
				attribute ENABLE_2CLK @MAIN[0][308];
				attribute CMT_ENABLE @MAIN[0][326];
				attribute IOCLK_ENABLE @MAIN[0][324];
				attribute DIVIDE @[MAIN[0][305], MAIN[0][304], MAIN[0][303]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][321];
				attribute R_EDGE @MAIN[0][306];
				attribute POS_EDGE @[MAIN[0][299], MAIN[0][298], MAIN[0][297]];
				attribute NEG_EDGE @[MAIN[0][301], MAIN[0][300]];
			}

			bel BUFIO2[1] {
				input I = CELL[3].IMUX_BUFIO2_I[1];
				input IB = CELL[3].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[3].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[1];
				output IOCLK = CELL[3].IOCLK[1];
				output SERDESSTROBE = CELL[3].IOCE[1];
				attribute ENABLE @MAIN[0][355];
				attribute ENABLE_2CLK @MAIN[0][356];
				attribute CMT_ENABLE @MAIN[0][374];
				attribute IOCLK_ENABLE @MAIN[0][372];
				attribute DIVIDE @[MAIN[0][353], MAIN[0][352], MAIN[0][351]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][369];
				attribute R_EDGE @MAIN[0][354];
				attribute POS_EDGE @[MAIN[0][347], MAIN[0][346], MAIN[0][345]];
				attribute NEG_EDGE @[MAIN[0][349], MAIN[0][348]];
			}

			bel BUFIO2[2] {
				input I = CELL[3].IMUX_BUFIO2_I[2];
				input IB = CELL[3].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[3].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[2];
				output IOCLK = CELL[3].IOCLK[2];
				output SERDESSTROBE = CELL[3].IOCE[2];
				attribute ENABLE @MAIN[0][211];
				attribute ENABLE_2CLK @MAIN[0][212];
				attribute CMT_ENABLE @MAIN[0][230];
				attribute IOCLK_ENABLE @MAIN[0][228];
				attribute DIVIDE @[MAIN[0][209], MAIN[0][208], MAIN[0][207]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][225];
				attribute R_EDGE @MAIN[0][210];
				attribute POS_EDGE @[MAIN[0][203], MAIN[0][202], MAIN[0][201]];
				attribute NEG_EDGE @[MAIN[0][205], MAIN[0][204]];
			}

			bel BUFIO2[3] {
				input I = CELL[3].IMUX_BUFIO2_I[3];
				input IB = CELL[3].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[3].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[3];
				output IOCLK = CELL[3].IOCLK[3];
				output SERDESSTROBE = CELL[3].IOCE[3];
				attribute ENABLE @MAIN[0][259];
				attribute ENABLE_2CLK @MAIN[0][260];
				attribute CMT_ENABLE @MAIN[0][278];
				attribute IOCLK_ENABLE @MAIN[0][276];
				attribute DIVIDE @[MAIN[0][257], MAIN[0][256], MAIN[0][255]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][273];
				attribute R_EDGE @MAIN[0][258];
				attribute POS_EDGE @[MAIN[0][251], MAIN[0][250], MAIN[0][249]];
				attribute NEG_EDGE @[MAIN[0][253], MAIN[0][252]];
			}

			bel BUFIO2[4] {
				input I = CELL[1].IMUX_BUFIO2_I[0];
				input IB = CELL[1].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[1].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[4];
				output IOCLK = CELL[1].IOCLK[0];
				output SERDESSTROBE = CELL[1].IOCE[0];
				attribute ENABLE @MAIN[0][115];
				attribute ENABLE_2CLK @MAIN[0][116];
				attribute CMT_ENABLE @MAIN[0][134];
				attribute IOCLK_ENABLE @MAIN[0][132];
				attribute DIVIDE @[MAIN[0][113], MAIN[0][112], MAIN[0][111]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][129];
				attribute R_EDGE @MAIN[0][114];
				attribute POS_EDGE @[MAIN[0][107], MAIN[0][106], MAIN[0][105]];
				attribute NEG_EDGE @[MAIN[0][109], MAIN[0][108]];
			}

			bel BUFIO2[5] {
				input I = CELL[1].IMUX_BUFIO2_I[1];
				input IB = CELL[1].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[1].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[5];
				output IOCLK = CELL[1].IOCLK[1];
				output SERDESSTROBE = CELL[1].IOCE[1];
				attribute ENABLE @MAIN[0][163];
				attribute ENABLE_2CLK @MAIN[0][164];
				attribute CMT_ENABLE @MAIN[0][182];
				attribute IOCLK_ENABLE @MAIN[0][180];
				attribute DIVIDE @[MAIN[0][161], MAIN[0][160], MAIN[0][159]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][177];
				attribute R_EDGE @MAIN[0][162];
				attribute POS_EDGE @[MAIN[0][155], MAIN[0][154], MAIN[0][153]];
				attribute NEG_EDGE @[MAIN[0][157], MAIN[0][156]];
			}

			bel BUFIO2[6] {
				input I = CELL[1].IMUX_BUFIO2_I[2];
				input IB = CELL[1].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[1].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[6];
				output IOCLK = CELL[1].IOCLK[2];
				output SERDESSTROBE = CELL[1].IOCE[2];
				attribute ENABLE @MAIN[0][19];
				attribute ENABLE_2CLK @MAIN[0][20];
				attribute CMT_ENABLE @MAIN[0][38];
				attribute IOCLK_ENABLE @MAIN[0][36];
				attribute DIVIDE @[MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][33];
				attribute R_EDGE @MAIN[0][18];
				attribute POS_EDGE @[MAIN[0][11], MAIN[0][10], MAIN[0][9]];
				attribute NEG_EDGE @[MAIN[0][13], MAIN[0][12]];
			}

			bel BUFIO2[7] {
				input I = CELL[1].IMUX_BUFIO2_I[3];
				input IB = CELL[1].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[1].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[7];
				output IOCLK = CELL[1].IOCLK[3];
				output SERDESSTROBE = CELL[1].IOCE[3];
				attribute ENABLE @MAIN[0][67];
				attribute ENABLE_2CLK @MAIN[0][68];
				attribute CMT_ENABLE @MAIN[0][86];
				attribute IOCLK_ENABLE @MAIN[0][84];
				attribute DIVIDE @[MAIN[0][65], MAIN[0][64], MAIN[0][63]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][81];
				attribute R_EDGE @MAIN[0][66];
				attribute POS_EDGE @[MAIN[0][59], MAIN[0][58], MAIN[0][57]];
				attribute NEG_EDGE @[MAIN[0][61], MAIN[0][60]];
			}

			bel BUFIO2FB[0] {
				input I = CELL[3].IMUX_BUFIO2FB[0];
				output O = CELL[1].IOFBCLK_CMT_V[0];
				attribute ENABLE @MAIN[0][319];
				attribute DIVIDE_BYPASS @[!MAIN[0][322], !MAIN[0][317], !MAIN[0][316], !MAIN[0][315]];
			}

			bel BUFIO2FB[1] {
				input I = CELL[3].IMUX_BUFIO2FB[1];
				output O = CELL[1].IOFBCLK_CMT_V[1];
				attribute ENABLE @MAIN[0][367];
				attribute DIVIDE_BYPASS @[!MAIN[0][370], !MAIN[0][365], !MAIN[0][364], !MAIN[0][363]];
			}

			bel BUFIO2FB[2] {
				input I = CELL[3].IMUX_BUFIO2FB[2];
				output O = CELL[1].IOFBCLK_CMT_V[2];
				attribute ENABLE @MAIN[0][223];
				attribute DIVIDE_BYPASS @[!MAIN[0][226], !MAIN[0][221], !MAIN[0][220], !MAIN[0][219]];
			}

			bel BUFIO2FB[3] {
				input I = CELL[3].IMUX_BUFIO2FB[3];
				output O = CELL[1].IOFBCLK_CMT_V[3];
				attribute ENABLE @MAIN[0][271];
				attribute DIVIDE_BYPASS @[!MAIN[0][274], !MAIN[0][269], !MAIN[0][268], !MAIN[0][267]];
			}

			bel BUFIO2FB[4] {
				input I = CELL[1].IMUX_BUFIO2FB[0];
				output O = CELL[1].IOFBCLK_CMT_V[4];
				attribute ENABLE @MAIN[0][127];
				attribute DIVIDE_BYPASS @[!MAIN[0][130], !MAIN[0][125], !MAIN[0][124], !MAIN[0][123]];
			}

			bel BUFIO2FB[5] {
				input I = CELL[1].IMUX_BUFIO2FB[1];
				output O = CELL[1].IOFBCLK_CMT_V[5];
				attribute ENABLE @MAIN[0][175];
				attribute DIVIDE_BYPASS @[!MAIN[0][178], !MAIN[0][173], !MAIN[0][172], !MAIN[0][171]];
			}

			bel BUFIO2FB[6] {
				input I = CELL[1].IMUX_BUFIO2FB[2];
				output O = CELL[1].IOFBCLK_CMT_V[6];
				attribute ENABLE @MAIN[0][31];
				attribute DIVIDE_BYPASS @[!MAIN[0][34], !MAIN[0][29], !MAIN[0][28], !MAIN[0][27]];
			}

			bel BUFIO2FB[7] {
				input I = CELL[1].IMUX_BUFIO2FB[3];
				output O = CELL[1].IOFBCLK_CMT_V[7];
				attribute ENABLE @MAIN[0][79];
				attribute DIVIDE_BYPASS @[!MAIN[0][82], !MAIN[0][77], !MAIN[0][76], !MAIN[0][75]];
			}

			bel BUFPLL {
				input GCLK[0] = CELL[1].IMUX_CLK_GCLK[0];
				input GCLK[1] = CELL[1].IMUX_CLK_GCLK[1];
				input PLLIN_CMT[0] = CELL[1].IMUX_BUFPLL_PLLIN[0];
				input PLLIN_CMT[1] = CELL[1].IMUX_BUFPLL_PLLIN[1];
				input LOCKED[0] = CELL[1].IMUX_BUFPLL_LOCKED[0];
				input LOCKED[1] = CELL[1].IMUX_BUFPLL_LOCKED[1];
				output PLLCLK[0] = CELL[1].PLLCLK[0];
				output PLLCLK[1] = CELL[1].PLLCLK[1];
				output PLLCE[0] = CELL[1].PLLCE[0];
				output PLLCE[1] = CELL[1].PLLCE[1];
				output LOCK[0] = CELL[2].OUT_BEL[18];
				output LOCK[1] = CELL[2].OUT_BEL[19];
				attribute ENABLE @MAIN[0][135];
				attribute LOCK_SRC @[MAIN[0][139], MAIN[0][184]] {
					NONE = 0b00,
					LOCK_TO_0 = 0b01,
					LOCK_TO_1 = 0b10,
				}
				attribute DATA_RATE0 @[MAIN[0][141]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DATA_RATE1 @[MAIN[0][186]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DIVIDE0 @[MAIN[0][190], MAIN[0][189], MAIN[0][187], MAIN[0][138], MAIN[0][137], MAIN[0][136]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute DIVIDE1 @[MAIN[0][233], MAIN[0][232], MAIN[0][191], MAIN[0][183], MAIN[0][143], MAIN[0][142]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute ENABLE_BOTH_SYNC0 @[MAIN[0][286], MAIN[0][280], MAIN[0][234]];
				attribute ENABLE_BOTH_SYNC1 @[MAIN[0][329], MAIN[0][282], MAIN[0][237]];
				attribute ENABLE_NONE_SYNC0 @[MAIN[0][285], MAIN[0][279]];
				attribute ENABLE_NONE_SYNC1 @[MAIN[0][328], MAIN[0][281]];
				attribute ENABLE_SYNC0 @!MAIN[0][140];
				attribute ENABLE_SYNC1 @!MAIN[0][185];
			}

			bel MISR_CLK {
				attribute ENABLE @MAIN[0][379];
				attribute RESET @MAIN[0][380];
			}

			// wire CELL[1].IMUX_CLK_GCLK[0]       BUFPLL.GCLK[0]
			// wire CELL[1].IMUX_CLK_GCLK[1]       BUFPLL.GCLK[1]
			// wire CELL[1].IOCLK[0]               BUFIO2[4].IOCLK
			// wire CELL[1].IOCLK[1]               BUFIO2[5].IOCLK
			// wire CELL[1].IOCLK[2]               BUFIO2[6].IOCLK
			// wire CELL[1].IOCLK[3]               BUFIO2[7].IOCLK
			// wire CELL[1].IOCE[0]                BUFIO2[4].SERDESSTROBE
			// wire CELL[1].IOCE[1]                BUFIO2[5].SERDESSTROBE
			// wire CELL[1].IOCE[2]                BUFIO2[6].SERDESSTROBE
			// wire CELL[1].IOCE[3]                BUFIO2[7].SERDESSTROBE
			// wire CELL[1].PLLCLK[0]              BUFPLL.PLLCLK[0]
			// wire CELL[1].PLLCLK[1]              BUFPLL.PLLCLK[1]
			// wire CELL[1].PLLCE[0]               BUFPLL.PLLCE[0]
			// wire CELL[1].PLLCE[1]               BUFPLL.PLLCE[1]
			// wire CELL[1].IMUX_BUFIO2_I[0]       BUFIO2[4].I
			// wire CELL[1].IMUX_BUFIO2_I[1]       BUFIO2[5].I
			// wire CELL[1].IMUX_BUFIO2_I[2]       BUFIO2[6].I
			// wire CELL[1].IMUX_BUFIO2_I[3]       BUFIO2[7].I
			// wire CELL[1].IMUX_BUFIO2_IB[0]      BUFIO2[4].IB
			// wire CELL[1].IMUX_BUFIO2_IB[1]      BUFIO2[5].IB
			// wire CELL[1].IMUX_BUFIO2_IB[2]      BUFIO2[6].IB
			// wire CELL[1].IMUX_BUFIO2_IB[3]      BUFIO2[7].IB
			// wire CELL[1].IMUX_BUFIO2FB[0]       BUFIO2FB[4].I
			// wire CELL[1].IMUX_BUFIO2FB[1]       BUFIO2FB[5].I
			// wire CELL[1].IMUX_BUFIO2FB[2]       BUFIO2FB[6].I
			// wire CELL[1].IMUX_BUFIO2FB[3]       BUFIO2FB[7].I
			// wire CELL[1].OUT_DIVCLK[0]          BUFIO2[4].DIVCLK
			// wire CELL[1].OUT_DIVCLK[1]          BUFIO2[5].DIVCLK
			// wire CELL[1].OUT_DIVCLK[2]          BUFIO2[6].DIVCLK
			// wire CELL[1].OUT_DIVCLK[3]          BUFIO2[7].DIVCLK
			// wire CELL[1].DIVCLK_CMT_V[0]        BUFIO2[0].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[1]        BUFIO2[1].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[2]        BUFIO2[2].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[3]        BUFIO2[3].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[4]        BUFIO2[4].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[5]        BUFIO2[5].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[6]        BUFIO2[6].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[7]        BUFIO2[7].DIVCLK_CMT
			// wire CELL[1].IOFBCLK_CMT_V[0]       BUFIO2FB[0].O
			// wire CELL[1].IOFBCLK_CMT_V[1]       BUFIO2FB[1].O
			// wire CELL[1].IOFBCLK_CMT_V[2]       BUFIO2FB[2].O
			// wire CELL[1].IOFBCLK_CMT_V[3]       BUFIO2FB[3].O
			// wire CELL[1].IOFBCLK_CMT_V[4]       BUFIO2FB[4].O
			// wire CELL[1].IOFBCLK_CMT_V[5]       BUFIO2FB[5].O
			// wire CELL[1].IOFBCLK_CMT_V[6]       BUFIO2FB[6].O
			// wire CELL[1].IOFBCLK_CMT_V[7]       BUFIO2FB[7].O
			// wire CELL[1].IMUX_BUFPLL_PLLIN[0]   BUFPLL.PLLIN_CMT[0]
			// wire CELL[1].IMUX_BUFPLL_PLLIN[1]   BUFPLL.PLLIN_CMT[1]
			// wire CELL[1].IMUX_BUFPLL_LOCKED[0]  BUFPLL.LOCKED[0]
			// wire CELL[1].IMUX_BUFPLL_LOCKED[1]  BUFPLL.LOCKED[1]
			// wire CELL[2].OUT_BEL[18]            BUFPLL.LOCK[0]
			// wire CELL[2].OUT_BEL[19]            BUFPLL.LOCK[1]
			// wire CELL[3].IOCLK[0]               BUFIO2[0].IOCLK
			// wire CELL[3].IOCLK[1]               BUFIO2[1].IOCLK
			// wire CELL[3].IOCLK[2]               BUFIO2[2].IOCLK
			// wire CELL[3].IOCLK[3]               BUFIO2[3].IOCLK
			// wire CELL[3].IOCE[0]                BUFIO2[0].SERDESSTROBE
			// wire CELL[3].IOCE[1]                BUFIO2[1].SERDESSTROBE
			// wire CELL[3].IOCE[2]                BUFIO2[2].SERDESSTROBE
			// wire CELL[3].IOCE[3]                BUFIO2[3].SERDESSTROBE
			// wire CELL[3].IMUX_BUFIO2_I[0]       BUFIO2[0].I
			// wire CELL[3].IMUX_BUFIO2_I[1]       BUFIO2[1].I
			// wire CELL[3].IMUX_BUFIO2_I[2]       BUFIO2[2].I
			// wire CELL[3].IMUX_BUFIO2_I[3]       BUFIO2[3].I
			// wire CELL[3].IMUX_BUFIO2_IB[0]      BUFIO2[0].IB
			// wire CELL[3].IMUX_BUFIO2_IB[1]      BUFIO2[1].IB
			// wire CELL[3].IMUX_BUFIO2_IB[2]      BUFIO2[2].IB
			// wire CELL[3].IMUX_BUFIO2_IB[3]      BUFIO2[3].IB
			// wire CELL[3].IMUX_BUFIO2FB[0]       BUFIO2FB[0].I
			// wire CELL[3].IMUX_BUFIO2FB[1]       BUFIO2FB[1].I
			// wire CELL[3].IMUX_BUFIO2FB[2]       BUFIO2FB[2].I
			// wire CELL[3].IMUX_BUFIO2FB[3]       BUFIO2FB[3].I
			// wire CELL[3].OUT_DIVCLK[0]          BUFIO2[0].DIVCLK
			// wire CELL[3].OUT_DIVCLK[1]          BUFIO2[1].DIVCLK
			// wire CELL[3].OUT_DIVCLK[2]          BUFIO2[2].DIVCLK
			// wire CELL[3].OUT_DIVCLK[3]          BUFIO2[3].DIVCLK
		}

		tile_class CLK_N {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN: Vertical (1, 384);

			switchbox CLK_INT {
				mux CELL[0].IMUX_CLK_GCLK[0] @[MAIN[0][90], MAIN[0][91], MAIN[0][92], MAIN[0][93], MAIN[0][47], MAIN[0][87], MAIN[0][88], MAIN[0][89]] {
					CELL[2].HCLK[0] = 0b01010001,
					CELL[2].HCLK[1] = 0b01010010,
					CELL[2].HCLK[2] = 0b01010100,
					CELL[2].HCLK[3] = 0b01011000,
					CELL[2].HCLK[4] = 0b10010001,
					CELL[2].HCLK[5] = 0b10010010,
					CELL[2].HCLK[6] = 0b10010100,
					CELL[2].HCLK[7] = 0b10011000,
					CELL[2].HCLK[8] = 0b01100001,
					CELL[2].HCLK[9] = 0b01100010,
					CELL[2].HCLK[10] = 0b01100100,
					CELL[2].HCLK[11] = 0b01101000,
					CELL[2].HCLK[12] = 0b10100001,
					CELL[2].HCLK[13] = 0b10100010,
					CELL[2].HCLK[14] = 0b10100100,
					CELL[2].HCLK[15] = 0b10101000,
					off = 0b00000000,
				}
				mux CELL[0].IMUX_CLK_GCLK[1] @[MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39], MAIN[0][46], MAIN[0][45], MAIN[0][44], MAIN[0][43]] {
					CELL[2].HCLK[0] = 0b01010001,
					CELL[2].HCLK[1] = 0b01010010,
					CELL[2].HCLK[2] = 0b01010100,
					CELL[2].HCLK[3] = 0b01011000,
					CELL[2].HCLK[4] = 0b10010001,
					CELL[2].HCLK[5] = 0b10010010,
					CELL[2].HCLK[6] = 0b10010100,
					CELL[2].HCLK[7] = 0b10011000,
					CELL[2].HCLK[8] = 0b01100001,
					CELL[2].HCLK[9] = 0b01100010,
					CELL[2].HCLK[10] = 0b01100100,
					CELL[2].HCLK[11] = 0b01101000,
					CELL[2].HCLK[12] = 0b10100001,
					CELL[2].HCLK[13] = 0b10100010,
					CELL[2].HCLK[14] = 0b10100100,
					CELL[2].HCLK[15] = 0b10101000,
					off = 0b00000000,
				}
				mux CELL[0].IMUX_BUFIO2_I[0] @[MAIN[0][290], MAIN[0][289], MAIN[0][288]] {
					CELL[0].GTPCLK[0] = 0b111,
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b101,
					CELL[2].OUT_CLKPAD_I[1] = 0b100,
					CELL[2].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_I[1] @[MAIN[0][338], MAIN[0][337], MAIN[0][336]] {
					CELL[0].GTPCLK[1] = 0b111,
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b100,
					CELL[2].OUT_CLKPAD_I[1] = 0b101,
					CELL[2].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_I[2] @[MAIN[0][194], MAIN[0][193], MAIN[0][192]] {
					CELL[0].GTPCLK[2] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b101,
					CELL[3].OUT_CLKPAD_I[1] = 0b100,
					CELL[3].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_I[3] @[MAIN[0][242], MAIN[0][241], MAIN[0][240]] {
					CELL[0].GTPCLK[3] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b100,
					CELL[3].OUT_CLKPAD_I[1] = 0b101,
					CELL[3].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_IB[0] @[MAIN[0][293], MAIN[0][292], MAIN[0][291]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b101,
					CELL[2].OUT_CLKPAD_I[1] = 0b100,
					CELL[2].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_IB[1] @[MAIN[0][341], MAIN[0][340], MAIN[0][339]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b100,
					CELL[2].OUT_CLKPAD_I[1] = 0b101,
					CELL[2].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_IB[2] @[MAIN[0][197], MAIN[0][196], MAIN[0][195]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b101,
					CELL[3].OUT_CLKPAD_I[1] = 0b100,
					CELL[3].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_IB[3] @[MAIN[0][245], MAIN[0][244], MAIN[0][243]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b100,
					CELL[3].OUT_CLKPAD_I[1] = 0b101,
					CELL[3].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2FB[0] @[MAIN[0][296], MAIN[0][295], MAIN[0][294]] {
					CELL[0].GTPFB[0] = 0b111,
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[0].IMUX_BUFIO2FB[1] @[MAIN[0][344], MAIN[0][343], MAIN[0][342]] {
					CELL[0].GTPFB[1] = 0b111,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[0].IMUX_BUFIO2FB[2] @[MAIN[0][200], MAIN[0][199], MAIN[0][198]] {
					CELL[0].GTPFB[2] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[0].IMUX_BUFIO2FB[3] @[MAIN[0][248], MAIN[0][247], MAIN[0][246]] {
					CELL[0].GTPFB[3] = 0b111,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[0].DIVCLK_CLKC[0] @[MAIN[0][323], MAIN[0][325]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_DIVCLK[0] = 0b11,
					CELL[0].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[1] @[MAIN[0][371], MAIN[0][373]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_DIVCLK[1] = 0b11,
					CELL[0].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[2] @[MAIN[0][227], MAIN[0][229]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_DIVCLK[2] = 0b11,
					CELL[1].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[3] @[MAIN[0][275], MAIN[0][277]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_DIVCLK[3] = 0b11,
					CELL[1].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[4] @[MAIN[0][131], MAIN[0][133]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[0] = 0b11,
					CELL[2].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[5] @[MAIN[0][179], MAIN[0][181]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[1] = 0b11,
					CELL[2].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[6] @[MAIN[0][35], MAIN[0][37]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[2] = 0b11,
					CELL[3].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[7] @[MAIN[0][83], MAIN[0][85]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[3] = 0b11,
					CELL[3].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[0].IMUX_BUFPLL_PLLIN[0] @[MAIN[0][332], MAIN[0][331], MAIN[0][330]] {
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[0] = 0b000,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[1] = 0b001,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[2] = 0b010,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[3] = 0b011,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[4] = 0b100,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[5] = 0b101,
				}
				mux CELL[0].IMUX_BUFPLL_PLLIN[1] @[MAIN[0][335], MAIN[0][334], MAIN[0][333]] {
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[0] = 0b000,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[1] = 0b001,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[2] = 0b010,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[3] = 0b011,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[4] = 0b100,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[5] = 0b101,
				}
				mux CELL[0].IMUX_BUFPLL_LOCKED[0] @[MAIN[0][376], MAIN[0][375]] {
					CELL[0].CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					CELL[0].CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					CELL[0].CMT_BUFPLL_V_LOCKED_S[2] = 0b10,
				}
				mux CELL[0].IMUX_BUFPLL_LOCKED[1] @[MAIN[0][378], MAIN[0][377]] {
					CELL[0].CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					CELL[0].CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					CELL[0].CMT_BUFPLL_V_LOCKED_S[2] = 0b10,
				}
				mux CELL[2].IMUX_BUFIO2_I[0] @[MAIN[0][98], MAIN[0][97], MAIN[0][96]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[0] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b001,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[2].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[1] @[MAIN[0][146], MAIN[0][145], MAIN[0][144]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[1] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_I[1] = 0b001,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[2].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[2] @[MAIN[0][2], MAIN[0][1], MAIN[0][0]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[2] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b001,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[3].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[3] @[MAIN[0][50], MAIN[0][49], MAIN[0][48]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[3] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_I[1] = 0b001,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[3].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[0] @[MAIN[0][101], MAIN[0][100], MAIN[0][99]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b001,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[2].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[1] @[MAIN[0][149], MAIN[0][148], MAIN[0][147]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_I[1] = 0b001,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[2].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[2] @[MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[3].OUT_CLKPAD_I[0] = 0b001,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[3].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[3] @[MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_I[1] = 0b001,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[3].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[0] @[MAIN[0][104], MAIN[0][103], MAIN[0][102]] {
					CELL[2].GTPFB[0] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[2].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[2].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[1] @[MAIN[0][152], MAIN[0][151], MAIN[0][150]] {
					CELL[2].GTPFB[1] = 0b111,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[2].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[2].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[2] @[MAIN[0][8], MAIN[0][7], MAIN[0][6]] {
					CELL[2].GTPFB[2] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[3].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[3].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[3] @[MAIN[0][56], MAIN[0][55], MAIN[0][54]] {
					CELL[2].GTPFB[3] = 0b111,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[3].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[3].OUT_CLKPAD_CFB1[0] = 0b011,
				}
			}

			bel BUFIO2[0] {
				input I = CELL[0].IMUX_BUFIO2_I[0];
				input IB = CELL[0].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[0].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[0];
				output IOCLK = CELL[0].IOCLK[0];
				output SERDESSTROBE = CELL[0].IOCE[0];
				attribute ENABLE @MAIN[0][307];
				attribute ENABLE_2CLK @MAIN[0][308];
				attribute CMT_ENABLE @MAIN[0][326];
				attribute IOCLK_ENABLE @MAIN[0][324];
				attribute DIVIDE @[MAIN[0][305], MAIN[0][304], MAIN[0][303]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][321];
				attribute R_EDGE @MAIN[0][306];
				attribute POS_EDGE @[MAIN[0][299], MAIN[0][298], MAIN[0][297]];
				attribute NEG_EDGE @[MAIN[0][301], MAIN[0][300]];
			}

			bel BUFIO2[1] {
				input I = CELL[0].IMUX_BUFIO2_I[1];
				input IB = CELL[0].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[0].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[1];
				output IOCLK = CELL[0].IOCLK[1];
				output SERDESSTROBE = CELL[0].IOCE[1];
				attribute ENABLE @MAIN[0][355];
				attribute ENABLE_2CLK @MAIN[0][356];
				attribute CMT_ENABLE @MAIN[0][374];
				attribute IOCLK_ENABLE @MAIN[0][372];
				attribute DIVIDE @[MAIN[0][353], MAIN[0][352], MAIN[0][351]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][369];
				attribute R_EDGE @MAIN[0][354];
				attribute POS_EDGE @[MAIN[0][347], MAIN[0][346], MAIN[0][345]];
				attribute NEG_EDGE @[MAIN[0][349], MAIN[0][348]];
			}

			bel BUFIO2[2] {
				input I = CELL[0].IMUX_BUFIO2_I[2];
				input IB = CELL[0].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[0].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[2];
				output IOCLK = CELL[0].IOCLK[2];
				output SERDESSTROBE = CELL[0].IOCE[2];
				attribute ENABLE @MAIN[0][211];
				attribute ENABLE_2CLK @MAIN[0][212];
				attribute CMT_ENABLE @MAIN[0][230];
				attribute IOCLK_ENABLE @MAIN[0][228];
				attribute DIVIDE @[MAIN[0][209], MAIN[0][208], MAIN[0][207]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][225];
				attribute R_EDGE @MAIN[0][210];
				attribute POS_EDGE @[MAIN[0][203], MAIN[0][202], MAIN[0][201]];
				attribute NEG_EDGE @[MAIN[0][205], MAIN[0][204]];
			}

			bel BUFIO2[3] {
				input I = CELL[0].IMUX_BUFIO2_I[3];
				input IB = CELL[0].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[0].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[3];
				output IOCLK = CELL[0].IOCLK[3];
				output SERDESSTROBE = CELL[0].IOCE[3];
				attribute ENABLE @MAIN[0][259];
				attribute ENABLE_2CLK @MAIN[0][260];
				attribute CMT_ENABLE @MAIN[0][278];
				attribute IOCLK_ENABLE @MAIN[0][276];
				attribute DIVIDE @[MAIN[0][257], MAIN[0][256], MAIN[0][255]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][273];
				attribute R_EDGE @MAIN[0][258];
				attribute POS_EDGE @[MAIN[0][251], MAIN[0][250], MAIN[0][249]];
				attribute NEG_EDGE @[MAIN[0][253], MAIN[0][252]];
			}

			bel BUFIO2[4] {
				input I = CELL[2].IMUX_BUFIO2_I[0];
				input IB = CELL[2].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[2].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[4];
				output IOCLK = CELL[2].IOCLK[0];
				output SERDESSTROBE = CELL[2].IOCE[0];
				attribute ENABLE @MAIN[0][115];
				attribute ENABLE_2CLK @MAIN[0][116];
				attribute CMT_ENABLE @MAIN[0][134];
				attribute IOCLK_ENABLE @MAIN[0][132];
				attribute DIVIDE @[MAIN[0][113], MAIN[0][112], MAIN[0][111]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][129];
				attribute R_EDGE @MAIN[0][114];
				attribute POS_EDGE @[MAIN[0][107], MAIN[0][106], MAIN[0][105]];
				attribute NEG_EDGE @[MAIN[0][109], MAIN[0][108]];
			}

			bel BUFIO2[5] {
				input I = CELL[2].IMUX_BUFIO2_I[1];
				input IB = CELL[2].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[2].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[5];
				output IOCLK = CELL[2].IOCLK[1];
				output SERDESSTROBE = CELL[2].IOCE[1];
				attribute ENABLE @MAIN[0][163];
				attribute ENABLE_2CLK @MAIN[0][164];
				attribute CMT_ENABLE @MAIN[0][182];
				attribute IOCLK_ENABLE @MAIN[0][180];
				attribute DIVIDE @[MAIN[0][161], MAIN[0][160], MAIN[0][159]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][177];
				attribute R_EDGE @MAIN[0][162];
				attribute POS_EDGE @[MAIN[0][155], MAIN[0][154], MAIN[0][153]];
				attribute NEG_EDGE @[MAIN[0][157], MAIN[0][156]];
			}

			bel BUFIO2[6] {
				input I = CELL[2].IMUX_BUFIO2_I[2];
				input IB = CELL[2].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[2].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[6];
				output IOCLK = CELL[2].IOCLK[2];
				output SERDESSTROBE = CELL[2].IOCE[2];
				attribute ENABLE @MAIN[0][19];
				attribute ENABLE_2CLK @MAIN[0][20];
				attribute CMT_ENABLE @MAIN[0][38];
				attribute IOCLK_ENABLE @MAIN[0][36];
				attribute DIVIDE @[MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][33];
				attribute R_EDGE @MAIN[0][18];
				attribute POS_EDGE @[MAIN[0][11], MAIN[0][10], MAIN[0][9]];
				attribute NEG_EDGE @[MAIN[0][13], MAIN[0][12]];
			}

			bel BUFIO2[7] {
				input I = CELL[2].IMUX_BUFIO2_I[3];
				input IB = CELL[2].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[2].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[7];
				output IOCLK = CELL[2].IOCLK[3];
				output SERDESSTROBE = CELL[2].IOCE[3];
				attribute ENABLE @MAIN[0][67];
				attribute ENABLE_2CLK @MAIN[0][68];
				attribute CMT_ENABLE @MAIN[0][86];
				attribute IOCLK_ENABLE @MAIN[0][84];
				attribute DIVIDE @[MAIN[0][65], MAIN[0][64], MAIN[0][63]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][81];
				attribute R_EDGE @MAIN[0][66];
				attribute POS_EDGE @[MAIN[0][59], MAIN[0][58], MAIN[0][57]];
				attribute NEG_EDGE @[MAIN[0][61], MAIN[0][60]];
			}

			bel BUFIO2FB[0] {
				input I = CELL[0].IMUX_BUFIO2FB[0];
				output O = CELL[0].IOFBCLK_CMT_V[0];
				attribute ENABLE @MAIN[0][319];
				attribute DIVIDE_BYPASS @[!MAIN[0][322], !MAIN[0][317], !MAIN[0][316], !MAIN[0][315]];
			}

			bel BUFIO2FB[1] {
				input I = CELL[0].IMUX_BUFIO2FB[1];
				output O = CELL[0].IOFBCLK_CMT_V[1];
				attribute ENABLE @MAIN[0][367];
				attribute DIVIDE_BYPASS @[!MAIN[0][370], !MAIN[0][365], !MAIN[0][364], !MAIN[0][363]];
			}

			bel BUFIO2FB[2] {
				input I = CELL[0].IMUX_BUFIO2FB[2];
				output O = CELL[0].IOFBCLK_CMT_V[2];
				attribute ENABLE @MAIN[0][223];
				attribute DIVIDE_BYPASS @[!MAIN[0][226], !MAIN[0][221], !MAIN[0][220], !MAIN[0][219]];
			}

			bel BUFIO2FB[3] {
				input I = CELL[0].IMUX_BUFIO2FB[3];
				output O = CELL[0].IOFBCLK_CMT_V[3];
				attribute ENABLE @MAIN[0][271];
				attribute DIVIDE_BYPASS @[!MAIN[0][274], !MAIN[0][269], !MAIN[0][268], !MAIN[0][267]];
			}

			bel BUFIO2FB[4] {
				input I = CELL[2].IMUX_BUFIO2FB[0];
				output O = CELL[0].IOFBCLK_CMT_V[4];
				attribute ENABLE @MAIN[0][127];
				attribute DIVIDE_BYPASS @[!MAIN[0][130], !MAIN[0][125], !MAIN[0][124], !MAIN[0][123]];
			}

			bel BUFIO2FB[5] {
				input I = CELL[2].IMUX_BUFIO2FB[1];
				output O = CELL[0].IOFBCLK_CMT_V[5];
				attribute ENABLE @MAIN[0][175];
				attribute DIVIDE_BYPASS @[!MAIN[0][178], !MAIN[0][173], !MAIN[0][172], !MAIN[0][171]];
			}

			bel BUFIO2FB[6] {
				input I = CELL[2].IMUX_BUFIO2FB[2];
				output O = CELL[0].IOFBCLK_CMT_V[6];
				attribute ENABLE @MAIN[0][31];
				attribute DIVIDE_BYPASS @[!MAIN[0][34], !MAIN[0][29], !MAIN[0][28], !MAIN[0][27]];
			}

			bel BUFIO2FB[7] {
				input I = CELL[2].IMUX_BUFIO2FB[3];
				output O = CELL[0].IOFBCLK_CMT_V[7];
				attribute ENABLE @MAIN[0][79];
				attribute DIVIDE_BYPASS @[!MAIN[0][82], !MAIN[0][77], !MAIN[0][76], !MAIN[0][75]];
			}

			bel BUFPLL {
				input GCLK[0] = CELL[0].IMUX_CLK_GCLK[0];
				input GCLK[1] = CELL[0].IMUX_CLK_GCLK[1];
				input PLLIN_CMT[0] = CELL[0].IMUX_BUFPLL_PLLIN[0];
				input PLLIN_CMT[1] = CELL[0].IMUX_BUFPLL_PLLIN[1];
				input LOCKED[0] = CELL[0].IMUX_BUFPLL_LOCKED[0];
				input LOCKED[1] = CELL[0].IMUX_BUFPLL_LOCKED[1];
				output PLLCLK[0] = CELL[0].PLLCLK[0];
				output PLLCLK[1] = CELL[0].PLLCLK[1];
				output PLLCE[0] = CELL[0].PLLCE[0];
				output PLLCE[1] = CELL[0].PLLCE[1];
				output LOCK[0] = CELL[2].OUT_BEL[18];
				output LOCK[1] = CELL[2].OUT_BEL[19];
				attribute ENABLE @MAIN[0][135];
				attribute LOCK_SRC @[MAIN[0][139], MAIN[0][184]] {
					NONE = 0b00,
					LOCK_TO_0 = 0b01,
					LOCK_TO_1 = 0b10,
				}
				attribute DATA_RATE0 @[MAIN[0][141]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DATA_RATE1 @[MAIN[0][186]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DIVIDE0 @[MAIN[0][190], MAIN[0][189], MAIN[0][187], MAIN[0][138], MAIN[0][137], MAIN[0][136]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute DIVIDE1 @[MAIN[0][233], MAIN[0][232], MAIN[0][191], MAIN[0][183], MAIN[0][143], MAIN[0][142]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute ENABLE_BOTH_SYNC0 @[MAIN[0][286], MAIN[0][280], MAIN[0][234]];
				attribute ENABLE_BOTH_SYNC1 @[MAIN[0][329], MAIN[0][282], MAIN[0][237]];
				attribute ENABLE_NONE_SYNC0 @[MAIN[0][285], MAIN[0][279]];
				attribute ENABLE_NONE_SYNC1 @[MAIN[0][328], MAIN[0][281]];
				attribute ENABLE_SYNC0 @!MAIN[0][140];
				attribute ENABLE_SYNC1 @!MAIN[0][185];
			}

			bel MISR_CLK {
				attribute ENABLE @MAIN[0][379];
				attribute RESET @MAIN[0][380];
			}

			// wire CELL[0].IMUX_CLK_GCLK[0]       BUFPLL.GCLK[0]
			// wire CELL[0].IMUX_CLK_GCLK[1]       BUFPLL.GCLK[1]
			// wire CELL[0].IOCLK[0]               BUFIO2[0].IOCLK
			// wire CELL[0].IOCLK[1]               BUFIO2[1].IOCLK
			// wire CELL[0].IOCLK[2]               BUFIO2[2].IOCLK
			// wire CELL[0].IOCLK[3]               BUFIO2[3].IOCLK
			// wire CELL[0].IOCE[0]                BUFIO2[0].SERDESSTROBE
			// wire CELL[0].IOCE[1]                BUFIO2[1].SERDESSTROBE
			// wire CELL[0].IOCE[2]                BUFIO2[2].SERDESSTROBE
			// wire CELL[0].IOCE[3]                BUFIO2[3].SERDESSTROBE
			// wire CELL[0].PLLCLK[0]              BUFPLL.PLLCLK[0]
			// wire CELL[0].PLLCLK[1]              BUFPLL.PLLCLK[1]
			// wire CELL[0].PLLCE[0]               BUFPLL.PLLCE[0]
			// wire CELL[0].PLLCE[1]               BUFPLL.PLLCE[1]
			// wire CELL[0].IMUX_BUFIO2_I[0]       BUFIO2[0].I
			// wire CELL[0].IMUX_BUFIO2_I[1]       BUFIO2[1].I
			// wire CELL[0].IMUX_BUFIO2_I[2]       BUFIO2[2].I
			// wire CELL[0].IMUX_BUFIO2_I[3]       BUFIO2[3].I
			// wire CELL[0].IMUX_BUFIO2_IB[0]      BUFIO2[0].IB
			// wire CELL[0].IMUX_BUFIO2_IB[1]      BUFIO2[1].IB
			// wire CELL[0].IMUX_BUFIO2_IB[2]      BUFIO2[2].IB
			// wire CELL[0].IMUX_BUFIO2_IB[3]      BUFIO2[3].IB
			// wire CELL[0].IMUX_BUFIO2FB[0]       BUFIO2FB[0].I
			// wire CELL[0].IMUX_BUFIO2FB[1]       BUFIO2FB[1].I
			// wire CELL[0].IMUX_BUFIO2FB[2]       BUFIO2FB[2].I
			// wire CELL[0].IMUX_BUFIO2FB[3]       BUFIO2FB[3].I
			// wire CELL[0].OUT_DIVCLK[0]          BUFIO2[0].DIVCLK
			// wire CELL[0].OUT_DIVCLK[1]          BUFIO2[1].DIVCLK
			// wire CELL[0].OUT_DIVCLK[2]          BUFIO2[2].DIVCLK
			// wire CELL[0].OUT_DIVCLK[3]          BUFIO2[3].DIVCLK
			// wire CELL[0].DIVCLK_CMT_V[0]        BUFIO2[0].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[1]        BUFIO2[1].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[2]        BUFIO2[2].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[3]        BUFIO2[3].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[4]        BUFIO2[4].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[5]        BUFIO2[5].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[6]        BUFIO2[6].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[7]        BUFIO2[7].DIVCLK_CMT
			// wire CELL[0].IOFBCLK_CMT_V[0]       BUFIO2FB[0].O
			// wire CELL[0].IOFBCLK_CMT_V[1]       BUFIO2FB[1].O
			// wire CELL[0].IOFBCLK_CMT_V[2]       BUFIO2FB[2].O
			// wire CELL[0].IOFBCLK_CMT_V[3]       BUFIO2FB[3].O
			// wire CELL[0].IOFBCLK_CMT_V[4]       BUFIO2FB[4].O
			// wire CELL[0].IOFBCLK_CMT_V[5]       BUFIO2FB[5].O
			// wire CELL[0].IOFBCLK_CMT_V[6]       BUFIO2FB[6].O
			// wire CELL[0].IOFBCLK_CMT_V[7]       BUFIO2FB[7].O
			// wire CELL[0].IMUX_BUFPLL_PLLIN[0]   BUFPLL.PLLIN_CMT[0]
			// wire CELL[0].IMUX_BUFPLL_PLLIN[1]   BUFPLL.PLLIN_CMT[1]
			// wire CELL[0].IMUX_BUFPLL_LOCKED[0]  BUFPLL.LOCKED[0]
			// wire CELL[0].IMUX_BUFPLL_LOCKED[1]  BUFPLL.LOCKED[1]
			// wire CELL[2].OUT_BEL[18]            BUFPLL.LOCK[0]
			// wire CELL[2].OUT_BEL[19]            BUFPLL.LOCK[1]
			// wire CELL[2].IOCLK[0]               BUFIO2[4].IOCLK
			// wire CELL[2].IOCLK[1]               BUFIO2[5].IOCLK
			// wire CELL[2].IOCLK[2]               BUFIO2[6].IOCLK
			// wire CELL[2].IOCLK[3]               BUFIO2[7].IOCLK
			// wire CELL[2].IOCE[0]                BUFIO2[4].SERDESSTROBE
			// wire CELL[2].IOCE[1]                BUFIO2[5].SERDESSTROBE
			// wire CELL[2].IOCE[2]                BUFIO2[6].SERDESSTROBE
			// wire CELL[2].IOCE[3]                BUFIO2[7].SERDESSTROBE
			// wire CELL[2].IMUX_BUFIO2_I[0]       BUFIO2[4].I
			// wire CELL[2].IMUX_BUFIO2_I[1]       BUFIO2[5].I
			// wire CELL[2].IMUX_BUFIO2_I[2]       BUFIO2[6].I
			// wire CELL[2].IMUX_BUFIO2_I[3]       BUFIO2[7].I
			// wire CELL[2].IMUX_BUFIO2_IB[0]      BUFIO2[4].IB
			// wire CELL[2].IMUX_BUFIO2_IB[1]      BUFIO2[5].IB
			// wire CELL[2].IMUX_BUFIO2_IB[2]      BUFIO2[6].IB
			// wire CELL[2].IMUX_BUFIO2_IB[3]      BUFIO2[7].IB
			// wire CELL[2].IMUX_BUFIO2FB[0]       BUFIO2FB[4].I
			// wire CELL[2].IMUX_BUFIO2FB[1]       BUFIO2FB[5].I
			// wire CELL[2].IMUX_BUFIO2FB[2]       BUFIO2FB[6].I
			// wire CELL[2].IMUX_BUFIO2FB[3]       BUFIO2FB[7].I
			// wire CELL[2].OUT_DIVCLK[0]          BUFIO2[4].DIVCLK
			// wire CELL[2].OUT_DIVCLK[1]          BUFIO2[5].DIVCLK
			// wire CELL[2].OUT_DIVCLK[2]          BUFIO2[6].DIVCLK
			// wire CELL[2].OUT_DIVCLK[3]          BUFIO2[7].DIVCLK
		}
	}

	tile_slot CMT_BUF {
		bel_slot CMT_BUF: routing;

		tile_class DCM_BUFPLL_BUF_S {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
			}
		}

		tile_class DCM_BUFPLL_BUF_S_MID {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = CMT_BUFPLL_V_CLKOUT_S[2] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = CMT_BUFPLL_V_CLKOUT_S[3] @MAIN[3][5];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = CMT_BUFPLL_V_LOCKED_S[1];
			}
		}

		tile_class DCM_BUFPLL_BUF_N {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}

		tile_class DCM_BUFPLL_BUF_N_MID {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = CMT_BUFPLL_V_CLKOUT_S[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = CMT_BUFPLL_V_CLKOUT_S[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = CMT_BUFPLL_V_LOCKED_S[0];
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}

		tile_class PLL_BUFPLL_OUT0_S {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = OUT_PLL_CLKOUT[0] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = OUT_PLL_CLKOUT[1] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = OUT_PLL_CLKOUT[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = OUT_PLL_CLKOUT[1] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = CMT_BUFPLL_V_CLKOUT_S[2] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = CMT_BUFPLL_V_CLKOUT_S[3] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = CMT_BUFPLL_V_LOCKED_S[1];
			}
		}

		tile_class PLL_BUFPLL_OUT0_N {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = OUT_PLL_CLKOUT[0] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = OUT_PLL_CLKOUT[1] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = OUT_PLL_CLKOUT[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = OUT_PLL_CLKOUT[1] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][5];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}

		tile_class PLL_BUFPLL_OUT1_S {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = OUT_PLL_CLKOUT[0] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = OUT_PLL_CLKOUT[1] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = OUT_PLL_CLKOUT[0] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = OUT_PLL_CLKOUT[1] @MAIN[3][6];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = OUT_PLL_LOCKED;
			}
		}

		tile_class PLL_BUFPLL_OUT1_N {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = OUT_PLL_CLKOUT[0] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = OUT_PLL_CLKOUT[1] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = CMT_BUFPLL_V_CLKOUT_S[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = CMT_BUFPLL_V_CLKOUT_S[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = OUT_PLL_CLKOUT[0] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = OUT_PLL_CLKOUT[1] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][5];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = CMT_BUFPLL_V_LOCKED_S[0];
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}

		tile_class PLL_BUFPLL_S {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = CMT_BUFPLL_V_CLKOUT_S[2] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = CMT_BUFPLL_V_CLKOUT_S[3] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = CMT_BUFPLL_V_LOCKED_S[1];
			}
		}

		tile_class PLL_BUFPLL_N {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = CMT_BUFPLL_V_CLKOUT_S[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = CMT_BUFPLL_V_CLKOUT_S[1] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][5];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = CMT_BUFPLL_V_LOCKED_S[0];
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass SNG_E1[0] = SNG_E0[0];
			pass SNG_E1[1] = SNG_E0[1];
			pass SNG_E1[2] = SNG_E0[2];
			pass SNG_E1[3] = SNG_E0[3];
			pass SNG_E1[4] = SNG_E0[4];
			pass SNG_E1[5] = SNG_E0[5];
			pass SNG_E1[6] = SNG_E0[6];
			pass SNG_E1[7] = SNG_E0[7];
			pass DBL_EE1[0] = DBL_EE0[0];
			pass DBL_EE1[1] = DBL_EE0[1];
			pass DBL_EE1[2] = DBL_EE0[2];
			pass DBL_EE1[3] = DBL_EE0[3];
			pass DBL_EE2[0] = DBL_EE1[0];
			pass DBL_EE2[1] = DBL_EE1[1];
			pass DBL_EE2[2] = DBL_EE1[2];
			pass DBL_EE2[3] = DBL_EE1[3];
			pass DBL_SE2[0] = DBL_SE1[0];
			pass DBL_SE2[1] = DBL_SE1[1];
			pass DBL_SE2[2] = DBL_SE1[2];
			pass DBL_SE2[3] = DBL_SE1[3];
			pass DBL_NE2[0] = DBL_NE1[0];
			pass DBL_NE2[1] = DBL_NE1[1];
			pass DBL_NE2[2] = DBL_NE1[2];
			pass DBL_NE2[3] = DBL_NE1[3];
			pass QUAD_EE1[0] = QUAD_EE0[0];
			pass QUAD_EE1[1] = QUAD_EE0[1];
			pass QUAD_EE1[2] = QUAD_EE0[2];
			pass QUAD_EE1[3] = QUAD_EE0[3];
			pass QUAD_EE2[0] = QUAD_EE1[0];
			pass QUAD_EE2[1] = QUAD_EE1[1];
			pass QUAD_EE2[2] = QUAD_EE1[2];
			pass QUAD_EE2[3] = QUAD_EE1[3];
			pass QUAD_EE3[0] = QUAD_EE2[0];
			pass QUAD_EE3[1] = QUAD_EE2[1];
			pass QUAD_EE3[2] = QUAD_EE2[2];
			pass QUAD_EE3[3] = QUAD_EE2[3];
			pass QUAD_EE4[0] = QUAD_EE3[0];
			pass QUAD_EE4[1] = QUAD_EE3[1];
			pass QUAD_EE4[2] = QUAD_EE3[2];
			pass QUAD_EE4[3] = QUAD_EE3[3];
			pass QUAD_SE3[0] = QUAD_SE2[0];
			pass QUAD_SE3[1] = QUAD_SE2[1];
			pass QUAD_SE3[2] = QUAD_SE2[2];
			pass QUAD_SE3[3] = QUAD_SE2[3];
			pass QUAD_SE4[0] = QUAD_SE3[0];
			pass QUAD_SE4[1] = QUAD_SE3[1];
			pass QUAD_SE4[2] = QUAD_SE3[2];
			pass QUAD_SE4[3] = QUAD_SE3[3];
			pass QUAD_NE3[0] = QUAD_NE2[0];
			pass QUAD_NE3[1] = QUAD_NE2[1];
			pass QUAD_NE3[2] = QUAD_NE2[2];
			pass QUAD_NE3[3] = QUAD_NE2[3];
			pass QUAD_NE4[0] = QUAD_NE3[0];
			pass QUAD_NE4[1] = QUAD_NE3[1];
			pass QUAD_NE4[2] = QUAD_NE3[2];
			pass QUAD_NE4[3] = QUAD_NE3[3];
		}

		connector_class TERM_W {
			reflect SNG_E1[0] = SNG_W0[0];
			reflect SNG_E1[1] = SNG_W0[1];
			reflect SNG_E1[2] = SNG_W0[2];
			reflect SNG_E1[3] = SNG_W0[3];
			reflect SNG_E1[4] = SNG_W0[4];
			reflect SNG_E1[5] = SNG_W0[5];
			reflect SNG_E1[6] = SNG_W0[6];
			reflect SNG_E1[7] = SNG_W0[7];
			reflect DBL_EE1[0] = DBL_WW0[0];
			reflect DBL_EE1[1] = DBL_WW0[1];
			reflect DBL_EE1[2] = DBL_WW0[2];
			reflect DBL_EE1[3] = DBL_WW0[3];
			reflect DBL_EE2[0] = DBL_WW1[0];
			reflect DBL_EE2[1] = DBL_WW1[1];
			reflect DBL_EE2[2] = DBL_WW1[2];
			reflect DBL_EE2[3] = DBL_WW1[3];
			reflect DBL_SE2[0] = DBL_SW1[0];
			reflect DBL_SE2[1] = DBL_SW1[1];
			reflect DBL_SE2[2] = DBL_SW1[2];
			reflect DBL_SE2[3] = DBL_SW1[3];
			reflect DBL_NE2[0] = DBL_NW1[0];
			reflect DBL_NE2[1] = DBL_NW1[1];
			reflect DBL_NE2[2] = DBL_NW1[2];
			reflect DBL_NE2[3] = DBL_NW1[3];
			reflect QUAD_EE1[0] = QUAD_WW0[0];
			reflect QUAD_EE1[1] = QUAD_WW0[1];
			reflect QUAD_EE1[2] = QUAD_WW0[2];
			reflect QUAD_EE1[3] = QUAD_WW0[3];
			reflect QUAD_EE2[0] = QUAD_WW1[0];
			reflect QUAD_EE2[1] = QUAD_WW1[1];
			reflect QUAD_EE2[2] = QUAD_WW1[2];
			reflect QUAD_EE2[3] = QUAD_WW1[3];
			reflect QUAD_EE3[0] = QUAD_WW2[0];
			reflect QUAD_EE3[1] = QUAD_WW2[1];
			reflect QUAD_EE3[2] = QUAD_WW2[2];
			reflect QUAD_EE3[3] = QUAD_WW2[3];
			reflect QUAD_EE4[0] = QUAD_WW3[0];
			reflect QUAD_EE4[1] = QUAD_WW3[1];
			reflect QUAD_EE4[2] = QUAD_WW3[2];
			reflect QUAD_EE4[3] = QUAD_WW3[3];
			reflect QUAD_SE3[0] = QUAD_SW2[0];
			reflect QUAD_SE3[1] = QUAD_SW2[1];
			reflect QUAD_SE3[2] = QUAD_SW2[2];
			reflect QUAD_SE3[3] = QUAD_SW2[3];
			reflect QUAD_SE4[0] = QUAD_SW3[0];
			reflect QUAD_SE4[1] = QUAD_SW3[1];
			reflect QUAD_SE4[2] = QUAD_SW3[2];
			reflect QUAD_SE4[3] = QUAD_SW3[3];
			reflect QUAD_NE4[0] = QUAD_NW3[0];
			reflect QUAD_NE4[1] = QUAD_NW3[1];
			reflect QUAD_NE4[2] = QUAD_NW3[2];
			reflect QUAD_NE4[3] = QUAD_NW3[3];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass SNG_W1[0] = SNG_W0[0];
			pass SNG_W1[1] = SNG_W0[1];
			pass SNG_W1[2] = SNG_W0[2];
			pass SNG_W1[3] = SNG_W0[3];
			pass SNG_W1[4] = SNG_W0[4];
			pass SNG_W1[5] = SNG_W0[5];
			pass SNG_W1[6] = SNG_W0[6];
			pass SNG_W1[7] = SNG_W0[7];
			pass DBL_WW1[0] = DBL_WW0[0];
			pass DBL_WW1[1] = DBL_WW0[1];
			pass DBL_WW1[2] = DBL_WW0[2];
			pass DBL_WW1[3] = DBL_WW0[3];
			pass DBL_WW2[0] = DBL_WW1[0];
			pass DBL_WW2[1] = DBL_WW1[1];
			pass DBL_WW2[2] = DBL_WW1[2];
			pass DBL_WW2[3] = DBL_WW1[3];
			pass DBL_SW2[0] = DBL_SW1[0];
			pass DBL_SW2[1] = DBL_SW1[1];
			pass DBL_SW2[2] = DBL_SW1[2];
			pass DBL_SW2[3] = DBL_SW1[3];
			pass DBL_NW2[0] = DBL_NW1[0];
			pass DBL_NW2[1] = DBL_NW1[1];
			pass DBL_NW2[2] = DBL_NW1[2];
			pass DBL_NW2[3] = DBL_NW1[3];
			pass QUAD_WW1[0] = QUAD_WW0[0];
			pass QUAD_WW1[1] = QUAD_WW0[1];
			pass QUAD_WW1[2] = QUAD_WW0[2];
			pass QUAD_WW1[3] = QUAD_WW0[3];
			pass QUAD_WW2[0] = QUAD_WW1[0];
			pass QUAD_WW2[1] = QUAD_WW1[1];
			pass QUAD_WW2[2] = QUAD_WW1[2];
			pass QUAD_WW2[3] = QUAD_WW1[3];
			pass QUAD_WW3[0] = QUAD_WW2[0];
			pass QUAD_WW3[1] = QUAD_WW2[1];
			pass QUAD_WW3[2] = QUAD_WW2[2];
			pass QUAD_WW3[3] = QUAD_WW2[3];
			pass QUAD_WW4[0] = QUAD_WW3[0];
			pass QUAD_WW4[1] = QUAD_WW3[1];
			pass QUAD_WW4[2] = QUAD_WW3[2];
			pass QUAD_WW4[3] = QUAD_WW3[3];
			pass QUAD_SW3[0] = QUAD_SW2[0];
			pass QUAD_SW3[1] = QUAD_SW2[1];
			pass QUAD_SW3[2] = QUAD_SW2[2];
			pass QUAD_SW3[3] = QUAD_SW2[3];
			pass QUAD_SW4[0] = QUAD_SW3[0];
			pass QUAD_SW4[1] = QUAD_SW3[1];
			pass QUAD_SW4[2] = QUAD_SW3[2];
			pass QUAD_SW4[3] = QUAD_SW3[3];
			pass QUAD_NW3[0] = QUAD_NW2[0];
			pass QUAD_NW3[1] = QUAD_NW2[1];
			pass QUAD_NW3[2] = QUAD_NW2[2];
			pass QUAD_NW3[3] = QUAD_NW2[3];
			pass QUAD_NW4[0] = QUAD_NW3[0];
			pass QUAD_NW4[1] = QUAD_NW3[1];
			pass QUAD_NW4[2] = QUAD_NW3[2];
			pass QUAD_NW4[3] = QUAD_NW3[3];
		}

		connector_class TERM_E {
			reflect SNG_W1[0] = SNG_E0[0];
			reflect SNG_W1[1] = SNG_E0[1];
			reflect SNG_W1[2] = SNG_E0[2];
			reflect SNG_W1[3] = SNG_E0[3];
			reflect SNG_W1[4] = SNG_E0[4];
			reflect SNG_W1[5] = SNG_E0[5];
			reflect SNG_W1[6] = SNG_E0[6];
			reflect SNG_W1[7] = SNG_E0[7];
			reflect DBL_WW1[0] = DBL_EE0[0];
			reflect DBL_WW1[1] = DBL_EE0[1];
			reflect DBL_WW1[2] = DBL_EE0[2];
			reflect DBL_WW1[3] = DBL_EE0[3];
			reflect DBL_WW2[0] = DBL_EE1[0];
			reflect DBL_WW2[1] = DBL_EE1[1];
			reflect DBL_WW2[2] = DBL_EE1[2];
			reflect DBL_WW2[3] = DBL_EE1[3];
			reflect DBL_SW2[0] = DBL_SE1[0];
			reflect DBL_SW2[1] = DBL_SE1[1];
			reflect DBL_SW2[2] = DBL_SE1[2];
			reflect DBL_SW2[3] = DBL_SE1[3];
			reflect DBL_NW2[0] = DBL_NE1[0];
			reflect DBL_NW2[1] = DBL_NE1[1];
			reflect DBL_NW2[2] = DBL_NE1[2];
			reflect DBL_NW2[3] = DBL_NE1[3];
			reflect QUAD_WW1[0] = QUAD_EE0[0];
			reflect QUAD_WW1[1] = QUAD_EE0[1];
			reflect QUAD_WW1[2] = QUAD_EE0[2];
			reflect QUAD_WW1[3] = QUAD_EE0[3];
			reflect QUAD_WW2[0] = QUAD_EE1[0];
			reflect QUAD_WW2[1] = QUAD_EE1[1];
			reflect QUAD_WW2[2] = QUAD_EE1[2];
			reflect QUAD_WW2[3] = QUAD_EE1[3];
			reflect QUAD_WW3[0] = QUAD_EE2[0];
			reflect QUAD_WW3[1] = QUAD_EE2[1];
			reflect QUAD_WW3[2] = QUAD_EE2[2];
			reflect QUAD_WW3[3] = QUAD_EE2[3];
			reflect QUAD_WW4[0] = QUAD_EE3[0];
			reflect QUAD_WW4[1] = QUAD_EE3[1];
			reflect QUAD_WW4[2] = QUAD_EE3[2];
			reflect QUAD_WW4[3] = QUAD_EE3[3];
			reflect QUAD_SW3[0] = QUAD_SE2[0];
			reflect QUAD_SW3[1] = QUAD_SE2[1];
			reflect QUAD_SW3[2] = QUAD_SE2[2];
			reflect QUAD_SW3[3] = QUAD_SE2[3];
			reflect QUAD_SW4[0] = QUAD_SE3[0];
			reflect QUAD_SW4[1] = QUAD_SE3[1];
			reflect QUAD_SW4[2] = QUAD_SE3[2];
			reflect QUAD_SW4[3] = QUAD_SE3[3];
			reflect QUAD_NW3[0] = QUAD_NE2[0];
			reflect QUAD_NW3[1] = QUAD_NE2[1];
			reflect QUAD_NW3[2] = QUAD_NE2[2];
			reflect QUAD_NW3[3] = QUAD_NE2[3];
			reflect QUAD_NW4[0] = QUAD_NE3[0];
			reflect QUAD_NW4[1] = QUAD_NE3[1];
			reflect QUAD_NW4[2] = QUAD_NE3[2];
			reflect QUAD_NW4[3] = QUAD_NE3[3];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass SNG_W1_N3 = SNG_W1[3];
			pass SNG_E1_N7 = SNG_E1[7];
			pass SNG_S1_N7 = SNG_S1[7];
			pass SNG_N1[0] = SNG_N0[0];
			pass SNG_N1[1] = SNG_N0[1];
			pass SNG_N1[2] = SNG_N0[2];
			pass SNG_N1[3] = SNG_N0[3];
			pass SNG_N1[4] = SNG_N0[4];
			pass SNG_N1[5] = SNG_N0[5];
			pass SNG_N1[6] = SNG_N0[6];
			pass SNG_N1[7] = SNG_N0[7];
			pass DBL_WW2_N3 = DBL_WW2[3];
			pass DBL_SS2_N3 = DBL_SS2[3];
			pass DBL_SW2_N3 = DBL_SW2[3];
			pass DBL_NN1[0] = DBL_NN0[0];
			pass DBL_NN1[1] = DBL_NN0[1];
			pass DBL_NN1[2] = DBL_NN0[2];
			pass DBL_NN1[3] = DBL_NN0[3];
			pass DBL_NN2[0] = DBL_NN1[0];
			pass DBL_NN2[1] = DBL_NN1[1];
			pass DBL_NN2[2] = DBL_NN1[2];
			pass DBL_NN2[3] = DBL_NN1[3];
			pass DBL_NW1[0] = DBL_NW0[0];
			pass DBL_NW1[1] = DBL_NW0[1];
			pass DBL_NW1[2] = DBL_NW0[2];
			pass DBL_NW1[3] = DBL_NW0[3];
			pass DBL_NE1[0] = DBL_NE0[0];
			pass DBL_NE1[1] = DBL_NE0[1];
			pass DBL_NE1[2] = DBL_NE0[2];
			pass DBL_NE1[3] = DBL_NE0[3];
			pass QUAD_SS4_N3 = QUAD_SS4[3];
			pass QUAD_SW4_N3 = QUAD_SW4[3];
			pass QUAD_NN1[0] = QUAD_NN0[0];
			pass QUAD_NN1[1] = QUAD_NN0[1];
			pass QUAD_NN1[2] = QUAD_NN0[2];
			pass QUAD_NN1[3] = QUAD_NN0[3];
			pass QUAD_NN2[0] = QUAD_NN1[0];
			pass QUAD_NN2[1] = QUAD_NN1[1];
			pass QUAD_NN2[2] = QUAD_NN1[2];
			pass QUAD_NN2[3] = QUAD_NN1[3];
			pass QUAD_NN3[0] = QUAD_NN2[0];
			pass QUAD_NN3[1] = QUAD_NN2[1];
			pass QUAD_NN3[2] = QUAD_NN2[2];
			pass QUAD_NN3[3] = QUAD_NN2[3];
			pass QUAD_NN4[0] = QUAD_NN3[0];
			pass QUAD_NN4[1] = QUAD_NN3[1];
			pass QUAD_NN4[2] = QUAD_NN3[2];
			pass QUAD_NN4[3] = QUAD_NN3[3];
			pass QUAD_NW1[0] = QUAD_NW0[0];
			pass QUAD_NW1[1] = QUAD_NW0[1];
			pass QUAD_NW1[2] = QUAD_NW0[2];
			pass QUAD_NW1[3] = QUAD_NW0[3];
			pass QUAD_NW2[0] = QUAD_NW1[0];
			pass QUAD_NW2[1] = QUAD_NW1[1];
			pass QUAD_NW2[2] = QUAD_NW1[2];
			pass QUAD_NW2[3] = QUAD_NW1[3];
			pass QUAD_NE1[0] = QUAD_NE0[0];
			pass QUAD_NE1[1] = QUAD_NE0[1];
			pass QUAD_NE1[2] = QUAD_NE0[2];
			pass QUAD_NE1[3] = QUAD_NE0[3];
			pass QUAD_NE2[0] = QUAD_NE1[0];
			pass QUAD_NE2[1] = QUAD_NE1[1];
			pass QUAD_NE2[2] = QUAD_NE1[2];
			pass QUAD_NE2[3] = QUAD_NE1[3];
			pass IMUX_LOGICIN21_N = IMUX_LOGICIN21_BOUNCE;
			pass IMUX_LOGICIN28_N = IMUX_LOGICIN28_BOUNCE;
			pass IMUX_LOGICIN52_N = IMUX_LOGICIN52_BOUNCE;
			pass IMUX_LOGICIN60_N = IMUX_LOGICIN60_BOUNCE;
		}

		connector_class TERM_S {
			reflect SNG_W1_N3 = SNG_W1[4];
			reflect SNG_E1_N7 = SNG_E1[0];
			reflect SNG_S1_N7 = SNG_N1[0];
			reflect SNG_N1[4] = SNG_S0[4];
			reflect SNG_N1[5] = SNG_S0[5];
			reflect SNG_N1[6] = SNG_S0[6];
			reflect SNG_N1[7] = SNG_S0[7];
			reflect DBL_WW2_N3 = DBL_NW2[0];
			reflect DBL_SS2_N3 = DBL_NN2[0];
			reflect DBL_SW2_N3 = DBL_NE2[0];
			reflect DBL_NN1[0] = DBL_SS0[0];
			reflect DBL_NN1[1] = DBL_SS0[1];
			reflect DBL_NN1[2] = DBL_SS0[2];
			reflect DBL_NN1[3] = DBL_SS0[3];
			reflect DBL_NN2[0] = DBL_SS1[0];
			reflect DBL_NN2[1] = DBL_SS1[1];
			reflect DBL_NN2[2] = DBL_SS1[2];
			reflect DBL_NN2[3] = DBL_SS1[3];
			reflect DBL_NW1[0] = DBL_SW0[0];
			reflect DBL_NW1[1] = DBL_SW0[1];
			reflect DBL_NW1[2] = DBL_SW0[2];
			reflect DBL_NW1[3] = DBL_SW0[3];
			reflect DBL_NE1[0] = DBL_SE0[0];
			reflect DBL_NE1[1] = DBL_SE0[1];
			reflect DBL_NE1[2] = DBL_SE0[2];
			reflect DBL_NE1[3] = DBL_SE0[3];
			reflect QUAD_SS4_N3 = QUAD_NW4[0];
			reflect QUAD_SW4_N3 = QUAD_WW4[0];
			reflect QUAD_NN1[0] = QUAD_SS0[0];
			reflect QUAD_NN1[1] = QUAD_SS0[1];
			reflect QUAD_NN1[2] = QUAD_SS0[2];
			reflect QUAD_NN1[3] = QUAD_SS0[3];
			reflect QUAD_NN2[0] = QUAD_SS1[0];
			reflect QUAD_NN2[1] = QUAD_SS1[1];
			reflect QUAD_NN2[2] = QUAD_SS1[2];
			reflect QUAD_NN2[3] = QUAD_SS1[3];
			reflect QUAD_NN3[0] = QUAD_SS2[0];
			reflect QUAD_NN3[1] = QUAD_SS2[1];
			reflect QUAD_NN3[2] = QUAD_SS2[2];
			reflect QUAD_NN3[3] = QUAD_SS2[3];
			reflect QUAD_NN4[0] = QUAD_SS3[0];
			reflect QUAD_NN4[1] = QUAD_SS3[1];
			reflect QUAD_NN4[2] = QUAD_SS3[2];
			reflect QUAD_NN4[3] = QUAD_SS3[3];
			reflect QUAD_NW1[0] = QUAD_SW0[0];
			reflect QUAD_NW1[1] = QUAD_SW0[1];
			reflect QUAD_NW1[2] = QUAD_SW0[2];
			reflect QUAD_NW1[3] = QUAD_SW0[3];
			reflect QUAD_NW2[0] = QUAD_SW1[0];
			reflect QUAD_NW2[1] = QUAD_SW1[1];
			reflect QUAD_NW2[2] = QUAD_SW1[2];
			reflect QUAD_NW2[3] = QUAD_SW1[3];
			reflect QUAD_NE1[0] = QUAD_SE0[0];
			reflect QUAD_NE1[1] = QUAD_SE0[1];
			reflect QUAD_NE1[2] = QUAD_SE0[2];
			reflect QUAD_NE1[3] = QUAD_SE0[3];
			reflect QUAD_NE2[0] = QUAD_SE1[0];
			reflect QUAD_NE2[1] = QUAD_SE1[1];
			reflect QUAD_NE2[2] = QUAD_SE1[2];
			reflect QUAD_NE2[3] = QUAD_SE1[3];
			reflect IMUX_LOGICIN21_N = IMUX_LOGICIN20_BOUNCE;
			reflect IMUX_LOGICIN28_N = IMUX_LOGICIN36_BOUNCE;
			reflect IMUX_LOGICIN52_N = IMUX_LOGICIN44_BOUNCE;
			reflect IMUX_LOGICIN60_N = IMUX_LOGICIN62_BOUNCE;
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass SNG_W1_S4 = SNG_W1[4];
			pass SNG_E1_S0 = SNG_E1[0];
			pass SNG_S1[0] = SNG_S0[0];
			pass SNG_S1[1] = SNG_S0[1];
			pass SNG_S1[2] = SNG_S0[2];
			pass SNG_S1[3] = SNG_S0[3];
			pass SNG_S1[4] = SNG_S0[4];
			pass SNG_S1[5] = SNG_S0[5];
			pass SNG_S1[6] = SNG_S0[6];
			pass SNG_S1[7] = SNG_S0[7];
			pass SNG_N1_S0 = SNG_N1[0];
			pass DBL_SS1[0] = DBL_SS0[0];
			pass DBL_SS1[1] = DBL_SS0[1];
			pass DBL_SS1[2] = DBL_SS0[2];
			pass DBL_SS1[3] = DBL_SS0[3];
			pass DBL_SS2[0] = DBL_SS1[0];
			pass DBL_SS2[1] = DBL_SS1[1];
			pass DBL_SS2[2] = DBL_SS1[2];
			pass DBL_SS2[3] = DBL_SS1[3];
			pass DBL_SW1[0] = DBL_SW0[0];
			pass DBL_SW1[1] = DBL_SW0[1];
			pass DBL_SW1[2] = DBL_SW0[2];
			pass DBL_SW1[3] = DBL_SW0[3];
			pass DBL_SE1[0] = DBL_SE0[0];
			pass DBL_SE1[1] = DBL_SE0[1];
			pass DBL_SE1[2] = DBL_SE0[2];
			pass DBL_SE1[3] = DBL_SE0[3];
			pass DBL_NN2_S0 = DBL_NN2[0];
			pass DBL_NW2_S0 = DBL_NW2[0];
			pass DBL_NE2_S0 = DBL_NE2[0];
			pass QUAD_WW4_S0 = QUAD_WW4[0];
			pass QUAD_SS1[0] = QUAD_SS0[0];
			pass QUAD_SS1[1] = QUAD_SS0[1];
			pass QUAD_SS1[2] = QUAD_SS0[2];
			pass QUAD_SS1[3] = QUAD_SS0[3];
			pass QUAD_SS2[0] = QUAD_SS1[0];
			pass QUAD_SS2[1] = QUAD_SS1[1];
			pass QUAD_SS2[2] = QUAD_SS1[2];
			pass QUAD_SS2[3] = QUAD_SS1[3];
			pass QUAD_SS3[0] = QUAD_SS2[0];
			pass QUAD_SS3[1] = QUAD_SS2[1];
			pass QUAD_SS3[2] = QUAD_SS2[2];
			pass QUAD_SS3[3] = QUAD_SS2[3];
			pass QUAD_SS4[0] = QUAD_SS3[0];
			pass QUAD_SS4[1] = QUAD_SS3[1];
			pass QUAD_SS4[2] = QUAD_SS3[2];
			pass QUAD_SS4[3] = QUAD_SS3[3];
			pass QUAD_SW1[0] = QUAD_SW0[0];
			pass QUAD_SW1[1] = QUAD_SW0[1];
			pass QUAD_SW1[2] = QUAD_SW0[2];
			pass QUAD_SW1[3] = QUAD_SW0[3];
			pass QUAD_SW2[0] = QUAD_SW1[0];
			pass QUAD_SW2[1] = QUAD_SW1[1];
			pass QUAD_SW2[2] = QUAD_SW1[2];
			pass QUAD_SW2[3] = QUAD_SW1[3];
			pass QUAD_SE1[0] = QUAD_SE0[0];
			pass QUAD_SE1[1] = QUAD_SE0[1];
			pass QUAD_SE1[2] = QUAD_SE0[2];
			pass QUAD_SE1[3] = QUAD_SE0[3];
			pass QUAD_SE2[0] = QUAD_SE1[0];
			pass QUAD_SE2[1] = QUAD_SE1[1];
			pass QUAD_SE2[2] = QUAD_SE1[2];
			pass QUAD_SE2[3] = QUAD_SE1[3];
			pass QUAD_NW4_S0 = QUAD_NW4[0];
			pass IMUX_LOGICIN20_S = IMUX_LOGICIN20_BOUNCE;
			pass IMUX_LOGICIN36_S = IMUX_LOGICIN36_BOUNCE;
			pass IMUX_LOGICIN44_S = IMUX_LOGICIN44_BOUNCE;
			pass IMUX_LOGICIN62_S = IMUX_LOGICIN62_BOUNCE;
		}

		connector_class TERM_N {
			reflect SNG_W1_S4 = SNG_W1[3];
			reflect SNG_E1_S0 = SNG_E1[7];
			reflect SNG_S1[0] = SNG_N0[0];
			reflect SNG_S1[1] = SNG_N0[1];
			reflect SNG_S1[2] = SNG_N0[2];
			reflect SNG_S1[3] = SNG_N0[3];
			reflect SNG_S1[4] = SNG_N0[4];
			reflect SNG_S1[5] = SNG_N0[5];
			reflect SNG_S1[6] = SNG_N0[6];
			reflect SNG_S1[7] = SNG_N0[7];
			reflect SNG_N1_S0 = SNG_S1[7];
			reflect DBL_SS1[0] = DBL_NN0[0];
			reflect DBL_SS1[1] = DBL_NN0[1];
			reflect DBL_SS1[2] = DBL_NN0[2];
			reflect DBL_SS1[3] = DBL_NN0[3];
			reflect DBL_SS2[0] = DBL_NN1[0];
			reflect DBL_SS2[1] = DBL_NN1[1];
			reflect DBL_SS2[2] = DBL_NN1[2];
			reflect DBL_SS2[3] = DBL_NN1[3];
			reflect DBL_SW1[0] = DBL_NW0[0];
			reflect DBL_SW1[1] = DBL_NW0[1];
			reflect DBL_SW1[2] = DBL_NW0[2];
			reflect DBL_SW1[3] = DBL_NW0[3];
			reflect DBL_SE1[0] = DBL_NE0[0];
			reflect DBL_SE1[1] = DBL_NE0[1];
			reflect DBL_SE1[2] = DBL_NE0[2];
			reflect DBL_SE1[3] = DBL_NE0[3];
			reflect DBL_NN2_S0 = DBL_SS2[3];
			reflect DBL_NW2_S0 = DBL_WW2[3];
			reflect DBL_NE2_S0 = DBL_SW2[3];
			reflect QUAD_WW4_S0 = QUAD_SW4[3];
			reflect QUAD_SS1[0] = QUAD_NN0[0];
			reflect QUAD_SS1[1] = QUAD_NN0[1];
			reflect QUAD_SS1[2] = QUAD_NN0[2];
			reflect QUAD_SS1[3] = QUAD_NN0[3];
			reflect QUAD_SS2[0] = QUAD_NN1[0];
			reflect QUAD_SS2[1] = QUAD_NN1[1];
			reflect QUAD_SS2[2] = QUAD_NN1[2];
			reflect QUAD_SS2[3] = QUAD_NN1[3];
			reflect QUAD_SS3[0] = QUAD_NN2[0];
			reflect QUAD_SS3[1] = QUAD_NN2[1];
			reflect QUAD_SS3[2] = QUAD_NN2[2];
			reflect QUAD_SS3[3] = QUAD_NN2[3];
			reflect QUAD_SS4[0] = QUAD_NN3[0];
			reflect QUAD_SS4[1] = QUAD_NN3[1];
			reflect QUAD_SS4[2] = QUAD_NN3[2];
			reflect QUAD_SS4[3] = QUAD_NN3[3];
			reflect QUAD_SW1[0] = QUAD_NW0[0];
			reflect QUAD_SW1[1] = QUAD_NW0[1];
			reflect QUAD_SW1[2] = QUAD_NW0[2];
			reflect QUAD_SW1[3] = QUAD_NW0[3];
			reflect QUAD_SW2[0] = QUAD_NW1[0];
			reflect QUAD_SW2[1] = QUAD_NW1[1];
			reflect QUAD_SW2[2] = QUAD_NW1[2];
			reflect QUAD_SW2[3] = QUAD_NW1[3];
			reflect QUAD_SE1[0] = QUAD_NE0[0];
			reflect QUAD_SE1[1] = QUAD_NE0[1];
			reflect QUAD_SE1[2] = QUAD_NE0[2];
			reflect QUAD_SE1[3] = QUAD_NE0[3];
			reflect QUAD_SE2[0] = QUAD_NE1[0];
			reflect QUAD_SE2[1] = QUAD_NE1[1];
			reflect QUAD_SE2[2] = QUAD_NE1[2];
			reflect QUAD_SE2[3] = QUAD_NE1[3];
			reflect QUAD_NW4_S0 = QUAD_SS4[3];
			reflect IMUX_LOGICIN20_S = IMUX_LOGICIN21_BOUNCE;
			reflect IMUX_LOGICIN36_S = IMUX_LOGICIN28_BOUNCE;
			reflect IMUX_LOGICIN44_S = IMUX_LOGICIN52_BOUNCE;
			reflect IMUX_LOGICIN62_S = IMUX_LOGICIN60_BOUNCE;
		}
	}

	connector_slot CMT_PREV {
		opposite CMT_NEXT;

		connector_class CMT_PREV {
			pass CMT_CLKC_I[0] = CMT_CLKC_O[0];
			pass CMT_CLKC_I[1] = CMT_CLKC_O[1];
			pass CMT_CLKC_I[2] = CMT_CLKC_O[2];
			pass CMT_CLKC_I[3] = CMT_CLKC_O[3];
			pass CMT_CLKC_I[4] = CMT_CLKC_O[4];
			pass CMT_CLKC_I[5] = CMT_CLKC_O[5];
			pass CMT_CLKC_I[6] = CMT_CLKC_O[6];
			pass CMT_CLKC_I[7] = CMT_CLKC_O[7];
			pass CMT_CLKC_I[8] = CMT_CLKC_O[8];
			pass CMT_CLKC_I[9] = CMT_CLKC_O[9];
			pass CMT_CLKC_I[10] = CMT_CLKC_O[10];
			pass CMT_CLKC_I[11] = CMT_CLKC_O[11];
			pass CMT_CLKC_I[12] = CMT_CLKC_O[12];
			pass CMT_CLKC_I[13] = CMT_CLKC_O[13];
			pass CMT_CLKC_I[14] = CMT_CLKC_O[14];
			pass CMT_CLKC_I[15] = CMT_CLKC_O[15];
		}
	}

	connector_slot CMT_NEXT {
		opposite CMT_PREV;

		connector_class CMT_NEXT {
		}
	}

	connector_slot CMT_S {
		opposite CMT_N;

		connector_class CMT_S {
		}
	}

	connector_slot CMT_N {
		opposite CMT_S;

		connector_class CMT_N {
			pass CMT_BUFPLL_V_CLKOUT_N[0] = CMT_BUFPLL_V_CLKOUT_S[0];
			pass CMT_BUFPLL_V_CLKOUT_N[1] = CMT_BUFPLL_V_CLKOUT_S[1];
			pass CMT_BUFPLL_V_CLKOUT_N[2] = CMT_BUFPLL_V_CLKOUT_S[2];
			pass CMT_BUFPLL_V_CLKOUT_N[3] = CMT_BUFPLL_V_CLKOUT_S[3];
			pass CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4];
			pass CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5];
			pass CMT_BUFPLL_V_LOCKED_N[0] = CMT_BUFPLL_V_LOCKED_S[0];
			pass CMT_BUFPLL_V_LOCKED_N[1] = CMT_BUFPLL_V_LOCKED_S[1];
			pass CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
		}
	}

	table PLL_MULT {
		field PLL_CP_LOW: bitvec[4];
		field PLL_CP_HIGH: bitvec[4];
		field PLL_CP_REPL_LOW: bitvec[4];
		field PLL_CP_REPL_HIGH: bitvec[4];
		field PLL_LFHF_LOW: bitvec[2];
		field PLL_LFHF_HIGH: bitvec[2];
		field PLL_RES_LOW: bitvec[4];
		field PLL_RES_HIGH: bitvec[4];
		field PLL_LOCK_CNT: bitvec[10];
		field PLL_LOCK_FB_DLY: bitvec[5];
		field PLL_LOCK_REF_DLY: bitvec[5];
		field PLL_LOCK_SAT_HIGH: bitvec[10];
		field PLL_UNLOCK_CNT: bitvec[10];

		row _1 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b0010;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b0010;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1101;
			PLL_RES_HIGH = 0b1011;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b00111;
			PLL_LOCK_REF_DLY = 0b01001;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _2 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b0101;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b0101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1110;
			PLL_RES_HIGH = 0b1111;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b00111;
			PLL_LOCK_REF_DLY = 0b01001;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _3 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b0110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b0110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0001;
			PLL_RES_HIGH = 0b1011;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b01011;
			PLL_LOCK_REF_DLY = 0b01101;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _4 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0110;
			PLL_RES_HIGH = 0b1111;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b10000;
			PLL_LOCK_REF_DLY = 0b10010;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _5 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1010;
			PLL_RES_HIGH = 0b1011;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b10100;
			PLL_LOCK_REF_DLY = 0b10110;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _6 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1100;
			PLL_RES_HIGH = 0b1101;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11000;
			PLL_LOCK_REF_DLY = 0b11010;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _7 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1100;
			PLL_RES_HIGH = 0b0011;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _8 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1100;
			PLL_RES_HIGH = 0b0101;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _9 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0010;
			PLL_RES_HIGH = 0b1001;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _10 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0010;
			PLL_RES_HIGH = 0b1110;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _11 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1110;
			PLL_LOCK_CNT = 0b1110000100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _12 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0001;
			PLL_LOCK_CNT = 0b1100111001;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _13 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0001;
			PLL_LOCK_CNT = 0b1011101110;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _14 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0110;
			PLL_LOCK_CNT = 0b1010111100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _15 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0110;
			PLL_LOCK_CNT = 0b1010001010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _16 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b1001110001;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _17 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b1000111111;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _18 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b1000100110;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _19 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b1000001101;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _20 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b0111110100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _21 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b0111011011;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _22 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1101;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0111000010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _23 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1101;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0110101001;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _24 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0110010000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _25 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0110010000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _26 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101110111;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _27 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101011110;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _28 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101011110;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _29 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101000101;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _30 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101000101;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _31 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0100101100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _32 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0100101100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _33 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0100101100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _34 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0100010011;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _35 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1101;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0100010011;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _36 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1101;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0100010011;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _37 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0110;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _38 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _39 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _40 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _41 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _42 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _43 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _44 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0101;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _45 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0111;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _46 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _47 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _48 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _49 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _50 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _51 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _52 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _53 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _54 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _55 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _56 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _57 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _58 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _59 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _60 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _61 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _62 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _63 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _64 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
	}

	device_data PCILOGICSE_PCI_CE_DELAY: PCILOGICSE_PCI_CE_DELAY;
	device_data IDCODE: bitvec[32];
}

bstile BRAM {
	BRAM_H[0]:BW_EN_A: R0.F24.B1 inv 0
	BRAM_H[0]:BW_EN_B: R0.F24.B2 inv 0
	BRAM_H[0]:DATA: R4.F0.B9375 R4.F0.B9374 R4.F0.B9373 R4.F0.B9372 R4.F0.B9371 R4.F0.B9370 R4.F0.B9369 R4.F0.B9368 R4.F0.B9367 R4.F0.B9366 R4.F0.B9365 R4.F0.B9364 R4.F0.B9363 R4.F0.B9362 R4.F0.B9361 R4.F0.B9360 R4.F0.B9393 R4.F0.B9392 R4.F0.B9391 R4.F0.B9390 R4.F0.B9389 R4.F0.B9388 R4.F0.B9387 R4.F0.B9386 R4.F0.B9385 R4.F0.B9384 R4.F0.B9383 R4.F0.B9382 R4.F0.B9381 R4.F0.B9380 R4.F0.B9379 R4.F0.B9378 R4.F0.B9411 R4.F0.B9410 R4.F0.B9409 R4.F0.B9408 R4.F0.B9407 R4.F0.B9406 R4.F0.B9405 R4.F0.B9404 R4.F0.B9403 R4.F0.B9402 R4.F0.B9401 R4.F0.B9400 R4.F0.B9399 R4.F0.B9398 R4.F0.B9397 R4.F0.B9396 R4.F0.B9429 R4.F0.B9428 R4.F0.B9427 R4.F0.B9426 R4.F0.B9425 R4.F0.B9424 R4.F0.B9423 R4.F0.B9422 R4.F0.B9421 R4.F0.B9420 R4.F0.B9419 R4.F0.B9418 R4.F0.B9417 R4.F0.B9416 R4.F0.B9415 R4.F0.B9414 R4.F0.B9447 R4.F0.B9446 R4.F0.B9445 R4.F0.B9444 R4.F0.B9443 R4.F0.B9442 R4.F0.B9441 R4.F0.B9440 R4.F0.B9439 R4.F0.B9438 R4.F0.B9437 R4.F0.B9436 R4.F0.B9435 R4.F0.B9434 R4.F0.B9433 R4.F0.B9432 R4.F0.B9465 R4.F0.B9464 R4.F0.B9463 R4.F0.B9462 R4.F0.B9461 R4.F0.B9460 R4.F0.B9459 R4.F0.B9458 R4.F0.B9457 R4.F0.B9456 R4.F0.B9455 R4.F0.B9454 R4.F0.B9453 R4.F0.B9452 R4.F0.B9451 R4.F0.B9450 R4.F0.B9483 R4.F0.B9482 R4.F0.B9481 R4.F0.B9480 R4.F0.B9479 R4.F0.B9478 R4.F0.B9477 R4.F0.B9476 R4.F0.B9475 R4.F0.B9474 R4.F0.B9473 R4.F0.B9472 R4.F0.B9471 R4.F0.B9470 R4.F0.B9469 R4.F0.B9468 R4.F0.B9501 R4.F0.B9500 R4.F0.B9499 R4.F0.B9498 R4.F0.B9497 R4.F0.B9496 R4.F0.B9495 R4.F0.B9494 R4.F0.B9493 R4.F0.B9492 R4.F0.B9491 R4.F0.B9490 R4.F0.B9489 R4.F0.B9488 R4.F0.B9487 R4.F0.B9486 R4.F0.B9519 R4.F0.B9518 R4.F0.B9517 R4.F0.B9516 R4.F0.B9515 R4.F0.B9514 R4.F0.B9513 R4.F0.B9512 R4.F0.B9511 R4.F0.B9510 R4.F0.B9509 R4.F0.B9508 R4.F0.B9507 R4.F0.B9506 R4.F0.B9505 R4.F0.B9504 R4.F0.B9537 R4.F0.B9536 R4.F0.B9535 R4.F0.B9534 R4.F0.B9533 R4.F0.B9532 R4.F0.B9531 R4.F0.B9530 R4.F0.B9529 R4.F0.B9528 R4.F0.B9527 R4.F0.B9526 R4.F0.B9525 R4.F0.B9524 R4.F0.B9523 R4.F0.B9522 R4.F0.B9555 R4.F0.B9554 R4.F0.B9553 R4.F0.B9552 R4.F0.B9551 R4.F0.B9550 R4.F0.B9549 R4.F0.B9548 R4.F0.B9547 R4.F0.B9546 R4.F0.B9545 R4.F0.B9544 R4.F0.B9543 R4.F0.B9542 R4.F0.B9541 R4.F0.B9540 R4.F0.B9573 R4.F0.B9572 R4.F0.B9571 R4.F0.B9570 R4.F0.B9569 R4.F0.B9568 R4.F0.B9567 R4.F0.B9566 R4.F0.B9565 R4.F0.B9564 R4.F0.B9563 R4.F0.B9562 R4.F0.B9561 R4.F0.B9560 R4.F0.B9559 R4.F0.B9558 R4.F0.B9591 R4.F0.B9590 R4.F0.B9589 R4.F0.B9588 R4.F0.B9587 R4.F0.B9586 R4.F0.B9585 R4.F0.B9584 R4.F0.B9583 R4.F0.B9582 R4.F0.B9581 R4.F0.B9580 R4.F0.B9579 R4.F0.B9578 R4.F0.B9577 R4.F0.B9576 R4.F0.B9609 R4.F0.B9608 R4.F0.B9607 R4.F0.B9606 R4.F0.B9605 R4.F0.B9604 R4.F0.B9603 R4.F0.B9602 R4.F0.B9601 R4.F0.B9600 R4.F0.B9599 R4.F0.B9598 R4.F0.B9597 R4.F0.B9596 R4.F0.B9595 R4.F0.B9594 R4.F0.B9627 R4.F0.B9626 R4.F0.B9625 R4.F0.B9624 R4.F0.B9623 R4.F0.B9622 R4.F0.B9621 R4.F0.B9620 R4.F0.B9619 R4.F0.B9618 R4.F0.B9617 R4.F0.B9616 R4.F0.B9615 R4.F0.B9614 R4.F0.B9613 R4.F0.B9612 R4.F0.B9645 R4.F0.B9644 R4.F0.B9643 R4.F0.B9642 R4.F0.B9641 R4.F0.B9640 R4.F0.B9639 R4.F0.B9638 R4.F0.B9637 R4.F0.B9636 R4.F0.B9635 R4.F0.B9634 R4.F0.B9633 R4.F0.B9632 R4.F0.B9631 R4.F0.B9630 R4.F0.B9663 R4.F0.B9662 R4.F0.B9661 R4.F0.B9660 R4.F0.B9659 R4.F0.B9658 R4.F0.B9657 R4.F0.B9656 R4.F0.B9655 R4.F0.B9654 R4.F0.B9653 R4.F0.B9652 R4.F0.B9651 R4.F0.B9650 R4.F0.B9649 R4.F0.B9648 R4.F0.B9681 R4.F0.B9680 R4.F0.B9679 R4.F0.B9678 R4.F0.B9677 R4.F0.B9676 R4.F0.B9675 R4.F0.B9674 R4.F0.B9673 R4.F0.B9672 R4.F0.B9671 R4.F0.B9670 R4.F0.B9669 R4.F0.B9668 R4.F0.B9667 R4.F0.B9666 R4.F0.B9699 R4.F0.B9698 R4.F0.B9697 R4.F0.B9696 R4.F0.B9695 R4.F0.B9694 R4.F0.B9693 R4.F0.B9692 R4.F0.B9691 R4.F0.B9690 R4.F0.B9689 R4.F0.B9688 R4.F0.B9687 R4.F0.B9686 R4.F0.B9685 R4.F0.B9684 R4.F0.B9717 R4.F0.B9716 R4.F0.B9715 R4.F0.B9714 R4.F0.B9713 R4.F0.B9712 R4.F0.B9711 R4.F0.B9710 R4.F0.B9709 R4.F0.B9708 R4.F0.B9707 R4.F0.B9706 R4.F0.B9705 R4.F0.B9704 R4.F0.B9703 R4.F0.B9702 R4.F0.B9735 R4.F0.B9734 R4.F0.B9733 R4.F0.B9732 R4.F0.B9731 R4.F0.B9730 R4.F0.B9729 R4.F0.B9728 R4.F0.B9727 R4.F0.B9726 R4.F0.B9725 R4.F0.B9724 R4.F0.B9723 R4.F0.B9722 R4.F0.B9721 R4.F0.B9720 R4.F0.B9753 R4.F0.B9752 R4.F0.B9751 R4.F0.B9750 R4.F0.B9749 R4.F0.B9748 R4.F0.B9747 R4.F0.B9746 R4.F0.B9745 R4.F0.B9744 R4.F0.B9743 R4.F0.B9742 R4.F0.B9741 R4.F0.B9740 R4.F0.B9739 R4.F0.B9738 R4.F0.B9771 R4.F0.B9770 R4.F0.B9769 R4.F0.B9768 R4.F0.B9767 R4.F0.B9766 R4.F0.B9765 R4.F0.B9764 R4.F0.B9763 R4.F0.B9762 R4.F0.B9761 R4.F0.B9760 R4.F0.B9759 R4.F0.B9758 R4.F0.B9757 R4.F0.B9756 R4.F0.B9789 R4.F0.B9788 R4.F0.B9787 R4.F0.B9786 R4.F0.B9785 R4.F0.B9784 R4.F0.B9783 R4.F0.B9782 R4.F0.B9781 R4.F0.B9780 R4.F0.B9779 R4.F0.B9778 R4.F0.B9777 R4.F0.B9776 R4.F0.B9775 R4.F0.B9774 R4.F0.B9807 R4.F0.B9806 R4.F0.B9805 R4.F0.B9804 R4.F0.B9803 R4.F0.B9802 R4.F0.B9801 R4.F0.B9800 R4.F0.B9799 R4.F0.B9798 R4.F0.B9797 R4.F0.B9796 R4.F0.B9795 R4.F0.B9794 R4.F0.B9793 R4.F0.B9792 R4.F0.B9825 R4.F0.B9824 R4.F0.B9823 R4.F0.B9822 R4.F0.B9821 R4.F0.B9820 R4.F0.B9819 R4.F0.B9818 R4.F0.B9817 R4.F0.B9816 R4.F0.B9815 R4.F0.B9814 R4.F0.B9813 R4.F0.B9812 R4.F0.B9811 R4.F0.B9810 R4.F0.B9843 R4.F0.B9842 R4.F0.B9841 R4.F0.B9840 R4.F0.B9839 R4.F0.B9838 R4.F0.B9837 R4.F0.B9836 R4.F0.B9835 R4.F0.B9834 R4.F0.B9833 R4.F0.B9832 R4.F0.B9831 R4.F0.B9830 R4.F0.B9829 R4.F0.B9828 R4.F0.B9861 R4.F0.B9860 R4.F0.B9859 R4.F0.B9858 R4.F0.B9857 R4.F0.B9856 R4.F0.B9855 R4.F0.B9854 R4.F0.B9853 R4.F0.B9852 R4.F0.B9851 R4.F0.B9850 R4.F0.B9849 R4.F0.B9848 R4.F0.B9847 R4.F0.B9846 R4.F0.B9879 R4.F0.B9878 R4.F0.B9877 R4.F0.B9876 R4.F0.B9875 R4.F0.B9874 R4.F0.B9873 R4.F0.B9872 R4.F0.B9871 R4.F0.B9870 R4.F0.B9869 R4.F0.B9868 R4.F0.B9867 R4.F0.B9866 R4.F0.B9865 R4.F0.B9864 R4.F0.B9897 R4.F0.B9896 R4.F0.B9895 R4.F0.B9894 R4.F0.B9893 R4.F0.B9892 R4.F0.B9891 R4.F0.B9890 R4.F0.B9889 R4.F0.B9888 R4.F0.B9887 R4.F0.B9886 R4.F0.B9885 R4.F0.B9884 R4.F0.B9883 R4.F0.B9882 R4.F0.B9915 R4.F0.B9914 R4.F0.B9913 R4.F0.B9912 R4.F0.B9911 R4.F0.B9910 R4.F0.B9909 R4.F0.B9908 R4.F0.B9907 R4.F0.B9906 R4.F0.B9905 R4.F0.B9904 R4.F0.B9903 R4.F0.B9902 R4.F0.B9901 R4.F0.B9900 R4.F0.B9933 R4.F0.B9932 R4.F0.B9931 R4.F0.B9930 R4.F0.B9929 R4.F0.B9928 R4.F0.B9927 R4.F0.B9926 R4.F0.B9925 R4.F0.B9924 R4.F0.B9923 R4.F0.B9922 R4.F0.B9921 R4.F0.B9920 R4.F0.B9919 R4.F0.B9918 R4.F0.B9951 R4.F0.B9950 R4.F0.B9949 R4.F0.B9948 R4.F0.B9947 R4.F0.B9946 R4.F0.B9945 R4.F0.B9944 R4.F0.B9943 R4.F0.B9942 R4.F0.B9941 R4.F0.B9940 R4.F0.B9939 R4.F0.B9938 R4.F0.B9937 R4.F0.B9936 R4.F0.B9969 R4.F0.B9968 R4.F0.B9967 R4.F0.B9966 R4.F0.B9965 R4.F0.B9964 R4.F0.B9963 R4.F0.B9962 R4.F0.B9961 R4.F0.B9960 R4.F0.B9959 R4.F0.B9958 R4.F0.B9957 R4.F0.B9956 R4.F0.B9955 R4.F0.B9954 R4.F0.B9987 R4.F0.B9986 R4.F0.B9985 R4.F0.B9984 R4.F0.B9983 R4.F0.B9982 R4.F0.B9981 R4.F0.B9980 R4.F0.B9979 R4.F0.B9978 R4.F0.B9977 R4.F0.B9976 R4.F0.B9975 R4.F0.B9974 R4.F0.B9973 R4.F0.B9972 R4.F0.B10005 R4.F0.B10004 R4.F0.B10003 R4.F0.B10002 R4.F0.B10001 R4.F0.B10000 R4.F0.B9999 R4.F0.B9998 R4.F0.B9997 R4.F0.B9996 R4.F0.B9995 R4.F0.B9994 R4.F0.B9993 R4.F0.B9992 R4.F0.B9991 R4.F0.B9990 R4.F0.B10023 R4.F0.B10022 R4.F0.B10021 R4.F0.B10020 R4.F0.B10019 R4.F0.B10018 R4.F0.B10017 R4.F0.B10016 R4.F0.B10015 R4.F0.B10014 R4.F0.B10013 R4.F0.B10012 R4.F0.B10011 R4.F0.B10010 R4.F0.B10009 R4.F0.B10008 R4.F0.B10041 R4.F0.B10040 R4.F0.B10039 R4.F0.B10038 R4.F0.B10037 R4.F0.B10036 R4.F0.B10035 R4.F0.B10034 R4.F0.B10033 R4.F0.B10032 R4.F0.B10031 R4.F0.B10030 R4.F0.B10029 R4.F0.B10028 R4.F0.B10027 R4.F0.B10026 R4.F0.B10059 R4.F0.B10058 R4.F0.B10057 R4.F0.B10056 R4.F0.B10055 R4.F0.B10054 R4.F0.B10053 R4.F0.B10052 R4.F0.B10051 R4.F0.B10050 R4.F0.B10049 R4.F0.B10048 R4.F0.B10047 R4.F0.B10046 R4.F0.B10045 R4.F0.B10044 R4.F0.B10077 R4.F0.B10076 R4.F0.B10075 R4.F0.B10074 R4.F0.B10073 R4.F0.B10072 R4.F0.B10071 R4.F0.B10070 R4.F0.B10069 R4.F0.B10068 R4.F0.B10067 R4.F0.B10066 R4.F0.B10065 R4.F0.B10064 R4.F0.B10063 R4.F0.B10062 R4.F0.B10095 R4.F0.B10094 R4.F0.B10093 R4.F0.B10092 R4.F0.B10091 R4.F0.B10090 R4.F0.B10089 R4.F0.B10088 R4.F0.B10087 R4.F0.B10086 R4.F0.B10085 R4.F0.B10084 R4.F0.B10083 R4.F0.B10082 R4.F0.B10081 R4.F0.B10080 R4.F0.B10113 R4.F0.B10112 R4.F0.B10111 R4.F0.B10110 R4.F0.B10109 R4.F0.B10108 R4.F0.B10107 R4.F0.B10106 R4.F0.B10105 R4.F0.B10104 R4.F0.B10103 R4.F0.B10102 R4.F0.B10101 R4.F0.B10100 R4.F0.B10099 R4.F0.B10098 R4.F0.B10131 R4.F0.B10130 R4.F0.B10129 R4.F0.B10128 R4.F0.B10127 R4.F0.B10126 R4.F0.B10125 R4.F0.B10124 R4.F0.B10123 R4.F0.B10122 R4.F0.B10121 R4.F0.B10120 R4.F0.B10119 R4.F0.B10118 R4.F0.B10117 R4.F0.B10116 R4.F0.B10149 R4.F0.B10148 R4.F0.B10147 R4.F0.B10146 R4.F0.B10145 R4.F0.B10144 R4.F0.B10143 R4.F0.B10142 R4.F0.B10141 R4.F0.B10140 R4.F0.B10139 R4.F0.B10138 R4.F0.B10137 R4.F0.B10136 R4.F0.B10135 R4.F0.B10134 R4.F0.B10167 R4.F0.B10166 R4.F0.B10165 R4.F0.B10164 R4.F0.B10163 R4.F0.B10162 R4.F0.B10161 R4.F0.B10160 R4.F0.B10159 R4.F0.B10158 R4.F0.B10157 R4.F0.B10156 R4.F0.B10155 R4.F0.B10154 R4.F0.B10153 R4.F0.B10152 R4.F0.B10185 R4.F0.B10184 R4.F0.B10183 R4.F0.B10182 R4.F0.B10181 R4.F0.B10180 R4.F0.B10179 R4.F0.B10178 R4.F0.B10177 R4.F0.B10176 R4.F0.B10175 R4.F0.B10174 R4.F0.B10173 R4.F0.B10172 R4.F0.B10171 R4.F0.B10170 R4.F0.B10203 R4.F0.B10202 R4.F0.B10201 R4.F0.B10200 R4.F0.B10199 R4.F0.B10198 R4.F0.B10197 R4.F0.B10196 R4.F0.B10195 R4.F0.B10194 R4.F0.B10193 R4.F0.B10192 R4.F0.B10191 R4.F0.B10190 R4.F0.B10189 R4.F0.B10188 R4.F0.B10221 R4.F0.B10220 R4.F0.B10219 R4.F0.B10218 R4.F0.B10217 R4.F0.B10216 R4.F0.B10215 R4.F0.B10214 R4.F0.B10213 R4.F0.B10212 R4.F0.B10211 R4.F0.B10210 R4.F0.B10209 R4.F0.B10208 R4.F0.B10207 R4.F0.B10206 R4.F0.B10239 R4.F0.B10238 R4.F0.B10237 R4.F0.B10236 R4.F0.B10235 R4.F0.B10234 R4.F0.B10233 R4.F0.B10232 R4.F0.B10231 R4.F0.B10230 R4.F0.B10229 R4.F0.B10228 R4.F0.B10227 R4.F0.B10226 R4.F0.B10225 R4.F0.B10224 R4.F0.B10257 R4.F0.B10256 R4.F0.B10255 R4.F0.B10254 R4.F0.B10253 R4.F0.B10252 R4.F0.B10251 R4.F0.B10250 R4.F0.B10249 R4.F0.B10248 R4.F0.B10247 R4.F0.B10246 R4.F0.B10245 R4.F0.B10244 R4.F0.B10243 R4.F0.B10242 R4.F0.B10275 R4.F0.B10274 R4.F0.B10273 R4.F0.B10272 R4.F0.B10271 R4.F0.B10270 R4.F0.B10269 R4.F0.B10268 R4.F0.B10267 R4.F0.B10266 R4.F0.B10265 R4.F0.B10264 R4.F0.B10263 R4.F0.B10262 R4.F0.B10261 R4.F0.B10260 R4.F0.B10293 R4.F0.B10292 R4.F0.B10291 R4.F0.B10290 R4.F0.B10289 R4.F0.B10288 R4.F0.B10287 R4.F0.B10286 R4.F0.B10285 R4.F0.B10284 R4.F0.B10283 R4.F0.B10282 R4.F0.B10281 R4.F0.B10280 R4.F0.B10279 R4.F0.B10278 R4.F0.B10311 R4.F0.B10310 R4.F0.B10309 R4.F0.B10308 R4.F0.B10307 R4.F0.B10306 R4.F0.B10305 R4.F0.B10304 R4.F0.B10303 R4.F0.B10302 R4.F0.B10301 R4.F0.B10300 R4.F0.B10299 R4.F0.B10298 R4.F0.B10297 R4.F0.B10296 R4.F0.B10329 R4.F0.B10328 R4.F0.B10327 R4.F0.B10326 R4.F0.B10325 R4.F0.B10324 R4.F0.B10323 R4.F0.B10322 R4.F0.B10321 R4.F0.B10320 R4.F0.B10319 R4.F0.B10318 R4.F0.B10317 R4.F0.B10316 R4.F0.B10315 R4.F0.B10314 R4.F0.B10347 R4.F0.B10346 R4.F0.B10345 R4.F0.B10344 R4.F0.B10343 R4.F0.B10342 R4.F0.B10341 R4.F0.B10340 R4.F0.B10339 R4.F0.B10338 R4.F0.B10337 R4.F0.B10336 R4.F0.B10335 R4.F0.B10334 R4.F0.B10333 R4.F0.B10332 R4.F0.B10365 R4.F0.B10364 R4.F0.B10363 R4.F0.B10362 R4.F0.B10361 R4.F0.B10360 R4.F0.B10359 R4.F0.B10358 R4.F0.B10357 R4.F0.B10356 R4.F0.B10355 R4.F0.B10354 R4.F0.B10353 R4.F0.B10352 R4.F0.B10351 R4.F0.B10350 R4.F0.B10383 R4.F0.B10382 R4.F0.B10381 R4.F0.B10380 R4.F0.B10379 R4.F0.B10378 R4.F0.B10377 R4.F0.B10376 R4.F0.B10375 R4.F0.B10374 R4.F0.B10373 R4.F0.B10372 R4.F0.B10371 R4.F0.B10370 R4.F0.B10369 R4.F0.B10368 R4.F0.B10401 R4.F0.B10400 R4.F0.B10399 R4.F0.B10398 R4.F0.B10397 R4.F0.B10396 R4.F0.B10395 R4.F0.B10394 R4.F0.B10393 R4.F0.B10392 R4.F0.B10391 R4.F0.B10390 R4.F0.B10389 R4.F0.B10388 R4.F0.B10387 R4.F0.B10386 R4.F0.B10419 R4.F0.B10418 R4.F0.B10417 R4.F0.B10416 R4.F0.B10415 R4.F0.B10414 R4.F0.B10413 R4.F0.B10412 R4.F0.B10411 R4.F0.B10410 R4.F0.B10409 R4.F0.B10408 R4.F0.B10407 R4.F0.B10406 R4.F0.B10405 R4.F0.B10404 R4.F0.B10437 R4.F0.B10436 R4.F0.B10435 R4.F0.B10434 R4.F0.B10433 R4.F0.B10432 R4.F0.B10431 R4.F0.B10430 R4.F0.B10429 R4.F0.B10428 R4.F0.B10427 R4.F0.B10426 R4.F0.B10425 R4.F0.B10424 R4.F0.B10423 R4.F0.B10422 R4.F0.B10455 R4.F0.B10454 R4.F0.B10453 R4.F0.B10452 R4.F0.B10451 R4.F0.B10450 R4.F0.B10449 R4.F0.B10448 R4.F0.B10447 R4.F0.B10446 R4.F0.B10445 R4.F0.B10444 R4.F0.B10443 R4.F0.B10442 R4.F0.B10441 R4.F0.B10440 R4.F0.B10473 R4.F0.B10472 R4.F0.B10471 R4.F0.B10470 R4.F0.B10469 R4.F0.B10468 R4.F0.B10467 R4.F0.B10466 R4.F0.B10465 R4.F0.B10464 R4.F0.B10463 R4.F0.B10462 R4.F0.B10461 R4.F0.B10460 R4.F0.B10459 R4.F0.B10458 R4.F0.B10491 R4.F0.B10490 R4.F0.B10489 R4.F0.B10488 R4.F0.B10487 R4.F0.B10486 R4.F0.B10485 R4.F0.B10484 R4.F0.B10483 R4.F0.B10482 R4.F0.B10481 R4.F0.B10480 R4.F0.B10479 R4.F0.B10478 R4.F0.B10477 R4.F0.B10476 R4.F0.B10509 R4.F0.B10508 R4.F0.B10507 R4.F0.B10506 R4.F0.B10505 R4.F0.B10504 R4.F0.B10503 R4.F0.B10502 R4.F0.B10501 R4.F0.B10500 R4.F0.B10499 R4.F0.B10498 R4.F0.B10497 R4.F0.B10496 R4.F0.B10495 R4.F0.B10494 R4.F0.B10527 R4.F0.B10526 R4.F0.B10525 R4.F0.B10524 R4.F0.B10523 R4.F0.B10522 R4.F0.B10521 R4.F0.B10520 R4.F0.B10519 R4.F0.B10518 R4.F0.B10517 R4.F0.B10516 R4.F0.B10515 R4.F0.B10514 R4.F0.B10513 R4.F0.B10512 R4.F0.B10545 R4.F0.B10544 R4.F0.B10543 R4.F0.B10542 R4.F0.B10541 R4.F0.B10540 R4.F0.B10539 R4.F0.B10538 R4.F0.B10537 R4.F0.B10536 R4.F0.B10535 R4.F0.B10534 R4.F0.B10533 R4.F0.B10532 R4.F0.B10531 R4.F0.B10530 R4.F0.B10563 R4.F0.B10562 R4.F0.B10561 R4.F0.B10560 R4.F0.B10559 R4.F0.B10558 R4.F0.B10557 R4.F0.B10556 R4.F0.B10555 R4.F0.B10554 R4.F0.B10553 R4.F0.B10552 R4.F0.B10551 R4.F0.B10550 R4.F0.B10549 R4.F0.B10548 R4.F0.B10581 R4.F0.B10580 R4.F0.B10579 R4.F0.B10578 R4.F0.B10577 R4.F0.B10576 R4.F0.B10575 R4.F0.B10574 R4.F0.B10573 R4.F0.B10572 R4.F0.B10571 R4.F0.B10570 R4.F0.B10569 R4.F0.B10568 R4.F0.B10567 R4.F0.B10566 R4.F0.B10599 R4.F0.B10598 R4.F0.B10597 R4.F0.B10596 R4.F0.B10595 R4.F0.B10594 R4.F0.B10593 R4.F0.B10592 R4.F0.B10591 R4.F0.B10590 R4.F0.B10589 R4.F0.B10588 R4.F0.B10587 R4.F0.B10586 R4.F0.B10585 R4.F0.B10584 R4.F0.B10617 R4.F0.B10616 R4.F0.B10615 R4.F0.B10614 R4.F0.B10613 R4.F0.B10612 R4.F0.B10611 R4.F0.B10610 R4.F0.B10609 R4.F0.B10608 R4.F0.B10607 R4.F0.B10606 R4.F0.B10605 R4.F0.B10604 R4.F0.B10603 R4.F0.B10602 R4.F0.B10635 R4.F0.B10634 R4.F0.B10633 R4.F0.B10632 R4.F0.B10631 R4.F0.B10630 R4.F0.B10629 R4.F0.B10628 R4.F0.B10627 R4.F0.B10626 R4.F0.B10625 R4.F0.B10624 R4.F0.B10623 R4.F0.B10622 R4.F0.B10621 R4.F0.B10620 R4.F0.B10653 R4.F0.B10652 R4.F0.B10651 R4.F0.B10650 R4.F0.B10649 R4.F0.B10648 R4.F0.B10647 R4.F0.B10646 R4.F0.B10645 R4.F0.B10644 R4.F0.B10643 R4.F0.B10642 R4.F0.B10641 R4.F0.B10640 R4.F0.B10639 R4.F0.B10638 R4.F0.B10671 R4.F0.B10670 R4.F0.B10669 R4.F0.B10668 R4.F0.B10667 R4.F0.B10666 R4.F0.B10665 R4.F0.B10664 R4.F0.B10663 R4.F0.B10662 R4.F0.B10661 R4.F0.B10660 R4.F0.B10659 R4.F0.B10658 R4.F0.B10657 R4.F0.B10656 R4.F0.B10689 R4.F0.B10688 R4.F0.B10687 R4.F0.B10686 R4.F0.B10685 R4.F0.B10684 R4.F0.B10683 R4.F0.B10682 R4.F0.B10681 R4.F0.B10680 R4.F0.B10679 R4.F0.B10678 R4.F0.B10677 R4.F0.B10676 R4.F0.B10675 R4.F0.B10674 R4.F0.B10707 R4.F0.B10706 R4.F0.B10705 R4.F0.B10704 R4.F0.B10703 R4.F0.B10702 R4.F0.B10701 R4.F0.B10700 R4.F0.B10699 R4.F0.B10698 R4.F0.B10697 R4.F0.B10696 R4.F0.B10695 R4.F0.B10694 R4.F0.B10693 R4.F0.B10692 R4.F0.B10725 R4.F0.B10724 R4.F0.B10723 R4.F0.B10722 R4.F0.B10721 R4.F0.B10720 R4.F0.B10719 R4.F0.B10718 R4.F0.B10717 R4.F0.B10716 R4.F0.B10715 R4.F0.B10714 R4.F0.B10713 R4.F0.B10712 R4.F0.B10711 R4.F0.B10710 R4.F0.B10743 R4.F0.B10742 R4.F0.B10741 R4.F0.B10740 R4.F0.B10739 R4.F0.B10738 R4.F0.B10737 R4.F0.B10736 R4.F0.B10735 R4.F0.B10734 R4.F0.B10733 R4.F0.B10732 R4.F0.B10731 R4.F0.B10730 R4.F0.B10729 R4.F0.B10728 R4.F0.B10761 R4.F0.B10760 R4.F0.B10759 R4.F0.B10758 R4.F0.B10757 R4.F0.B10756 R4.F0.B10755 R4.F0.B10754 R4.F0.B10753 R4.F0.B10752 R4.F0.B10751 R4.F0.B10750 R4.F0.B10749 R4.F0.B10748 R4.F0.B10747 R4.F0.B10746 R4.F0.B10779 R4.F0.B10778 R4.F0.B10777 R4.F0.B10776 R4.F0.B10775 R4.F0.B10774 R4.F0.B10773 R4.F0.B10772 R4.F0.B10771 R4.F0.B10770 R4.F0.B10769 R4.F0.B10768 R4.F0.B10767 R4.F0.B10766 R4.F0.B10765 R4.F0.B10764 R4.F0.B10797 R4.F0.B10796 R4.F0.B10795 R4.F0.B10794 R4.F0.B10793 R4.F0.B10792 R4.F0.B10791 R4.F0.B10790 R4.F0.B10789 R4.F0.B10788 R4.F0.B10787 R4.F0.B10786 R4.F0.B10785 R4.F0.B10784 R4.F0.B10783 R4.F0.B10782 R4.F0.B10815 R4.F0.B10814 R4.F0.B10813 R4.F0.B10812 R4.F0.B10811 R4.F0.B10810 R4.F0.B10809 R4.F0.B10808 R4.F0.B10807 R4.F0.B10806 R4.F0.B10805 R4.F0.B10804 R4.F0.B10803 R4.F0.B10802 R4.F0.B10801 R4.F0.B10800 R4.F0.B10833 R4.F0.B10832 R4.F0.B10831 R4.F0.B10830 R4.F0.B10829 R4.F0.B10828 R4.F0.B10827 R4.F0.B10826 R4.F0.B10825 R4.F0.B10824 R4.F0.B10823 R4.F0.B10822 R4.F0.B10821 R4.F0.B10820 R4.F0.B10819 R4.F0.B10818 R4.F0.B10851 R4.F0.B10850 R4.F0.B10849 R4.F0.B10848 R4.F0.B10847 R4.F0.B10846 R4.F0.B10845 R4.F0.B10844 R4.F0.B10843 R4.F0.B10842 R4.F0.B10841 R4.F0.B10840 R4.F0.B10839 R4.F0.B10838 R4.F0.B10837 R4.F0.B10836 R4.F0.B10869 R4.F0.B10868 R4.F0.B10867 R4.F0.B10866 R4.F0.B10865 R4.F0.B10864 R4.F0.B10863 R4.F0.B10862 R4.F0.B10861 R4.F0.B10860 R4.F0.B10859 R4.F0.B10858 R4.F0.B10857 R4.F0.B10856 R4.F0.B10855 R4.F0.B10854 R4.F0.B10887 R4.F0.B10886 R4.F0.B10885 R4.F0.B10884 R4.F0.B10883 R4.F0.B10882 R4.F0.B10881 R4.F0.B10880 R4.F0.B10879 R4.F0.B10878 R4.F0.B10877 R4.F0.B10876 R4.F0.B10875 R4.F0.B10874 R4.F0.B10873 R4.F0.B10872 R4.F0.B10905 R4.F0.B10904 R4.F0.B10903 R4.F0.B10902 R4.F0.B10901 R4.F0.B10900 R4.F0.B10899 R4.F0.B10898 R4.F0.B10897 R4.F0.B10896 R4.F0.B10895 R4.F0.B10894 R4.F0.B10893 R4.F0.B10892 R4.F0.B10891 R4.F0.B10890 R4.F0.B10923 R4.F0.B10922 R4.F0.B10921 R4.F0.B10920 R4.F0.B10919 R4.F0.B10918 R4.F0.B10917 R4.F0.B10916 R4.F0.B10915 R4.F0.B10914 R4.F0.B10913 R4.F0.B10912 R4.F0.B10911 R4.F0.B10910 R4.F0.B10909 R4.F0.B10908 R4.F0.B10941 R4.F0.B10940 R4.F0.B10939 R4.F0.B10938 R4.F0.B10937 R4.F0.B10936 R4.F0.B10935 R4.F0.B10934 R4.F0.B10933 R4.F0.B10932 R4.F0.B10931 R4.F0.B10930 R4.F0.B10929 R4.F0.B10928 R4.F0.B10927 R4.F0.B10926 R4.F0.B10959 R4.F0.B10958 R4.F0.B10957 R4.F0.B10956 R4.F0.B10955 R4.F0.B10954 R4.F0.B10953 R4.F0.B10952 R4.F0.B10951 R4.F0.B10950 R4.F0.B10949 R4.F0.B10948 R4.F0.B10947 R4.F0.B10946 R4.F0.B10945 R4.F0.B10944 R4.F0.B10977 R4.F0.B10976 R4.F0.B10975 R4.F0.B10974 R4.F0.B10973 R4.F0.B10972 R4.F0.B10971 R4.F0.B10970 R4.F0.B10969 R4.F0.B10968 R4.F0.B10967 R4.F0.B10966 R4.F0.B10965 R4.F0.B10964 R4.F0.B10963 R4.F0.B10962 R4.F0.B10995 R4.F0.B10994 R4.F0.B10993 R4.F0.B10992 R4.F0.B10991 R4.F0.B10990 R4.F0.B10989 R4.F0.B10988 R4.F0.B10987 R4.F0.B10986 R4.F0.B10985 R4.F0.B10984 R4.F0.B10983 R4.F0.B10982 R4.F0.B10981 R4.F0.B10980 R4.F0.B11013 R4.F0.B11012 R4.F0.B11011 R4.F0.B11010 R4.F0.B11009 R4.F0.B11008 R4.F0.B11007 R4.F0.B11006 R4.F0.B11005 R4.F0.B11004 R4.F0.B11003 R4.F0.B11002 R4.F0.B11001 R4.F0.B11000 R4.F0.B10999 R4.F0.B10998 R4.F0.B11031 R4.F0.B11030 R4.F0.B11029 R4.F0.B11028 R4.F0.B11027 R4.F0.B11026 R4.F0.B11025 R4.F0.B11024 R4.F0.B11023 R4.F0.B11022 R4.F0.B11021 R4.F0.B11020 R4.F0.B11019 R4.F0.B11018 R4.F0.B11017 R4.F0.B11016 R4.F0.B11049 R4.F0.B11048 R4.F0.B11047 R4.F0.B11046 R4.F0.B11045 R4.F0.B11044 R4.F0.B11043 R4.F0.B11042 R4.F0.B11041 R4.F0.B11040 R4.F0.B11039 R4.F0.B11038 R4.F0.B11037 R4.F0.B11036 R4.F0.B11035 R4.F0.B11034 R4.F0.B11067 R4.F0.B11066 R4.F0.B11065 R4.F0.B11064 R4.F0.B11063 R4.F0.B11062 R4.F0.B11061 R4.F0.B11060 R4.F0.B11059 R4.F0.B11058 R4.F0.B11057 R4.F0.B11056 R4.F0.B11055 R4.F0.B11054 R4.F0.B11053 R4.F0.B11052 R4.F0.B11085 R4.F0.B11084 R4.F0.B11083 R4.F0.B11082 R4.F0.B11081 R4.F0.B11080 R4.F0.B11079 R4.F0.B11078 R4.F0.B11077 R4.F0.B11076 R4.F0.B11075 R4.F0.B11074 R4.F0.B11073 R4.F0.B11072 R4.F0.B11071 R4.F0.B11070 R4.F0.B11103 R4.F0.B11102 R4.F0.B11101 R4.F0.B11100 R4.F0.B11099 R4.F0.B11098 R4.F0.B11097 R4.F0.B11096 R4.F0.B11095 R4.F0.B11094 R4.F0.B11093 R4.F0.B11092 R4.F0.B11091 R4.F0.B11090 R4.F0.B11089 R4.F0.B11088 R4.F0.B11121 R4.F0.B11120 R4.F0.B11119 R4.F0.B11118 R4.F0.B11117 R4.F0.B11116 R4.F0.B11115 R4.F0.B11114 R4.F0.B11113 R4.F0.B11112 R4.F0.B11111 R4.F0.B11110 R4.F0.B11109 R4.F0.B11108 R4.F0.B11107 R4.F0.B11106 R4.F0.B11139 R4.F0.B11138 R4.F0.B11137 R4.F0.B11136 R4.F0.B11135 R4.F0.B11134 R4.F0.B11133 R4.F0.B11132 R4.F0.B11131 R4.F0.B11130 R4.F0.B11129 R4.F0.B11128 R4.F0.B11127 R4.F0.B11126 R4.F0.B11125 R4.F0.B11124 R4.F0.B11157 R4.F0.B11156 R4.F0.B11155 R4.F0.B11154 R4.F0.B11153 R4.F0.B11152 R4.F0.B11151 R4.F0.B11150 R4.F0.B11149 R4.F0.B11148 R4.F0.B11147 R4.F0.B11146 R4.F0.B11145 R4.F0.B11144 R4.F0.B11143 R4.F0.B11142 R4.F0.B11175 R4.F0.B11174 R4.F0.B11173 R4.F0.B11172 R4.F0.B11171 R4.F0.B11170 R4.F0.B11169 R4.F0.B11168 R4.F0.B11167 R4.F0.B11166 R4.F0.B11165 R4.F0.B11164 R4.F0.B11163 R4.F0.B11162 R4.F0.B11161 R4.F0.B11160 R4.F0.B11193 R4.F0.B11192 R4.F0.B11191 R4.F0.B11190 R4.F0.B11189 R4.F0.B11188 R4.F0.B11187 R4.F0.B11186 R4.F0.B11185 R4.F0.B11184 R4.F0.B11183 R4.F0.B11182 R4.F0.B11181 R4.F0.B11180 R4.F0.B11179 R4.F0.B11178 R4.F0.B11211 R4.F0.B11210 R4.F0.B11209 R4.F0.B11208 R4.F0.B11207 R4.F0.B11206 R4.F0.B11205 R4.F0.B11204 R4.F0.B11203 R4.F0.B11202 R4.F0.B11201 R4.F0.B11200 R4.F0.B11199 R4.F0.B11198 R4.F0.B11197 R4.F0.B11196 R4.F0.B11229 R4.F0.B11228 R4.F0.B11227 R4.F0.B11226 R4.F0.B11225 R4.F0.B11224 R4.F0.B11223 R4.F0.B11222 R4.F0.B11221 R4.F0.B11220 R4.F0.B11219 R4.F0.B11218 R4.F0.B11217 R4.F0.B11216 R4.F0.B11215 R4.F0.B11214 R4.F0.B11247 R4.F0.B11246 R4.F0.B11245 R4.F0.B11244 R4.F0.B11243 R4.F0.B11242 R4.F0.B11241 R4.F0.B11240 R4.F0.B11239 R4.F0.B11238 R4.F0.B11237 R4.F0.B11236 R4.F0.B11235 R4.F0.B11234 R4.F0.B11233 R4.F0.B11232 R4.F0.B11265 R4.F0.B11264 R4.F0.B11263 R4.F0.B11262 R4.F0.B11261 R4.F0.B11260 R4.F0.B11259 R4.F0.B11258 R4.F0.B11257 R4.F0.B11256 R4.F0.B11255 R4.F0.B11254 R4.F0.B11253 R4.F0.B11252 R4.F0.B11251 R4.F0.B11250 R4.F0.B11283 R4.F0.B11282 R4.F0.B11281 R4.F0.B11280 R4.F0.B11279 R4.F0.B11278 R4.F0.B11277 R4.F0.B11276 R4.F0.B11275 R4.F0.B11274 R4.F0.B11273 R4.F0.B11272 R4.F0.B11271 R4.F0.B11270 R4.F0.B11269 R4.F0.B11268 R4.F0.B11301 R4.F0.B11300 R4.F0.B11299 R4.F0.B11298 R4.F0.B11297 R4.F0.B11296 R4.F0.B11295 R4.F0.B11294 R4.F0.B11293 R4.F0.B11292 R4.F0.B11291 R4.F0.B11290 R4.F0.B11289 R4.F0.B11288 R4.F0.B11287 R4.F0.B11286 R4.F0.B11319 R4.F0.B11318 R4.F0.B11317 R4.F0.B11316 R4.F0.B11315 R4.F0.B11314 R4.F0.B11313 R4.F0.B11312 R4.F0.B11311 R4.F0.B11310 R4.F0.B11309 R4.F0.B11308 R4.F0.B11307 R4.F0.B11306 R4.F0.B11305 R4.F0.B11304 R4.F0.B11337 R4.F0.B11336 R4.F0.B11335 R4.F0.B11334 R4.F0.B11333 R4.F0.B11332 R4.F0.B11331 R4.F0.B11330 R4.F0.B11329 R4.F0.B11328 R4.F0.B11327 R4.F0.B11326 R4.F0.B11325 R4.F0.B11324 R4.F0.B11323 R4.F0.B11322 R4.F0.B11355 R4.F0.B11354 R4.F0.B11353 R4.F0.B11352 R4.F0.B11351 R4.F0.B11350 R4.F0.B11349 R4.F0.B11348 R4.F0.B11347 R4.F0.B11346 R4.F0.B11345 R4.F0.B11344 R4.F0.B11343 R4.F0.B11342 R4.F0.B11341 R4.F0.B11340 R4.F0.B11373 R4.F0.B11372 R4.F0.B11371 R4.F0.B11370 R4.F0.B11369 R4.F0.B11368 R4.F0.B11367 R4.F0.B11366 R4.F0.B11365 R4.F0.B11364 R4.F0.B11363 R4.F0.B11362 R4.F0.B11361 R4.F0.B11360 R4.F0.B11359 R4.F0.B11358 R4.F0.B11391 R4.F0.B11390 R4.F0.B11389 R4.F0.B11388 R4.F0.B11387 R4.F0.B11386 R4.F0.B11385 R4.F0.B11384 R4.F0.B11383 R4.F0.B11382 R4.F0.B11381 R4.F0.B11380 R4.F0.B11379 R4.F0.B11378 R4.F0.B11377 R4.F0.B11376 R4.F0.B11409 R4.F0.B11408 R4.F0.B11407 R4.F0.B11406 R4.F0.B11405 R4.F0.B11404 R4.F0.B11403 R4.F0.B11402 R4.F0.B11401 R4.F0.B11400 R4.F0.B11399 R4.F0.B11398 R4.F0.B11397 R4.F0.B11396 R4.F0.B11395 R4.F0.B11394 R4.F0.B11427 R4.F0.B11426 R4.F0.B11425 R4.F0.B11424 R4.F0.B11423 R4.F0.B11422 R4.F0.B11421 R4.F0.B11420 R4.F0.B11419 R4.F0.B11418 R4.F0.B11417 R4.F0.B11416 R4.F0.B11415 R4.F0.B11414 R4.F0.B11413 R4.F0.B11412 R4.F0.B11445 R4.F0.B11444 R4.F0.B11443 R4.F0.B11442 R4.F0.B11441 R4.F0.B11440 R4.F0.B11439 R4.F0.B11438 R4.F0.B11437 R4.F0.B11436 R4.F0.B11435 R4.F0.B11434 R4.F0.B11433 R4.F0.B11432 R4.F0.B11431 R4.F0.B11430 R4.F0.B11463 R4.F0.B11462 R4.F0.B11461 R4.F0.B11460 R4.F0.B11459 R4.F0.B11458 R4.F0.B11457 R4.F0.B11456 R4.F0.B11455 R4.F0.B11454 R4.F0.B11453 R4.F0.B11452 R4.F0.B11451 R4.F0.B11450 R4.F0.B11449 R4.F0.B11448 R4.F0.B11481 R4.F0.B11480 R4.F0.B11479 R4.F0.B11478 R4.F0.B11477 R4.F0.B11476 R4.F0.B11475 R4.F0.B11474 R4.F0.B11473 R4.F0.B11472 R4.F0.B11471 R4.F0.B11470 R4.F0.B11469 R4.F0.B11468 R4.F0.B11467 R4.F0.B11466 R4.F0.B11499 R4.F0.B11498 R4.F0.B11497 R4.F0.B11496 R4.F0.B11495 R4.F0.B11494 R4.F0.B11493 R4.F0.B11492 R4.F0.B11491 R4.F0.B11490 R4.F0.B11489 R4.F0.B11488 R4.F0.B11487 R4.F0.B11486 R4.F0.B11485 R4.F0.B11484 R4.F0.B11517 R4.F0.B11516 R4.F0.B11515 R4.F0.B11514 R4.F0.B11513 R4.F0.B11512 R4.F0.B11511 R4.F0.B11510 R4.F0.B11509 R4.F0.B11508 R4.F0.B11507 R4.F0.B11506 R4.F0.B11505 R4.F0.B11504 R4.F0.B11503 R4.F0.B11502 R4.F0.B11535 R4.F0.B11534 R4.F0.B11533 R4.F0.B11532 R4.F0.B11531 R4.F0.B11530 R4.F0.B11529 R4.F0.B11528 R4.F0.B11527 R4.F0.B11526 R4.F0.B11525 R4.F0.B11524 R4.F0.B11523 R4.F0.B11522 R4.F0.B11521 R4.F0.B11520 R4.F0.B11553 R4.F0.B11552 R4.F0.B11551 R4.F0.B11550 R4.F0.B11549 R4.F0.B11548 R4.F0.B11547 R4.F0.B11546 R4.F0.B11545 R4.F0.B11544 R4.F0.B11543 R4.F0.B11542 R4.F0.B11541 R4.F0.B11540 R4.F0.B11539 R4.F0.B11538 R4.F0.B11571 R4.F0.B11570 R4.F0.B11569 R4.F0.B11568 R4.F0.B11567 R4.F0.B11566 R4.F0.B11565 R4.F0.B11564 R4.F0.B11563 R4.F0.B11562 R4.F0.B11561 R4.F0.B11560 R4.F0.B11559 R4.F0.B11558 R4.F0.B11557 R4.F0.B11556 R4.F0.B11589 R4.F0.B11588 R4.F0.B11587 R4.F0.B11586 R4.F0.B11585 R4.F0.B11584 R4.F0.B11583 R4.F0.B11582 R4.F0.B11581 R4.F0.B11580 R4.F0.B11579 R4.F0.B11578 R4.F0.B11577 R4.F0.B11576 R4.F0.B11575 R4.F0.B11574 R4.F0.B11607 R4.F0.B11606 R4.F0.B11605 R4.F0.B11604 R4.F0.B11603 R4.F0.B11602 R4.F0.B11601 R4.F0.B11600 R4.F0.B11599 R4.F0.B11598 R4.F0.B11597 R4.F0.B11596 R4.F0.B11595 R4.F0.B11594 R4.F0.B11593 R4.F0.B11592 R4.F0.B11625 R4.F0.B11624 R4.F0.B11623 R4.F0.B11622 R4.F0.B11621 R4.F0.B11620 R4.F0.B11619 R4.F0.B11618 R4.F0.B11617 R4.F0.B11616 R4.F0.B11615 R4.F0.B11614 R4.F0.B11613 R4.F0.B11612 R4.F0.B11611 R4.F0.B11610 R4.F0.B11643 R4.F0.B11642 R4.F0.B11641 R4.F0.B11640 R4.F0.B11639 R4.F0.B11638 R4.F0.B11637 R4.F0.B11636 R4.F0.B11635 R4.F0.B11634 R4.F0.B11633 R4.F0.B11632 R4.F0.B11631 R4.F0.B11630 R4.F0.B11629 R4.F0.B11628 R4.F0.B11661 R4.F0.B11660 R4.F0.B11659 R4.F0.B11658 R4.F0.B11657 R4.F0.B11656 R4.F0.B11655 R4.F0.B11654 R4.F0.B11653 R4.F0.B11652 R4.F0.B11651 R4.F0.B11650 R4.F0.B11649 R4.F0.B11648 R4.F0.B11647 R4.F0.B11646 R4.F0.B11679 R4.F0.B11678 R4.F0.B11677 R4.F0.B11676 R4.F0.B11675 R4.F0.B11674 R4.F0.B11673 R4.F0.B11672 R4.F0.B11671 R4.F0.B11670 R4.F0.B11669 R4.F0.B11668 R4.F0.B11667 R4.F0.B11666 R4.F0.B11665 R4.F0.B11664 R4.F0.B11697 R4.F0.B11696 R4.F0.B11695 R4.F0.B11694 R4.F0.B11693 R4.F0.B11692 R4.F0.B11691 R4.F0.B11690 R4.F0.B11689 R4.F0.B11688 R4.F0.B11687 R4.F0.B11686 R4.F0.B11685 R4.F0.B11684 R4.F0.B11683 R4.F0.B11682 R4.F0.B11715 R4.F0.B11714 R4.F0.B11713 R4.F0.B11712 R4.F0.B11711 R4.F0.B11710 R4.F0.B11709 R4.F0.B11708 R4.F0.B11707 R4.F0.B11706 R4.F0.B11705 R4.F0.B11704 R4.F0.B11703 R4.F0.B11702 R4.F0.B11701 R4.F0.B11700 R4.F0.B11733 R4.F0.B11732 R4.F0.B11731 R4.F0.B11730 R4.F0.B11729 R4.F0.B11728 R4.F0.B11727 R4.F0.B11726 R4.F0.B11725 R4.F0.B11724 R4.F0.B11723 R4.F0.B11722 R4.F0.B11721 R4.F0.B11720 R4.F0.B11719 R4.F0.B11718 R4.F0.B11751 R4.F0.B11750 R4.F0.B11749 R4.F0.B11748 R4.F0.B11747 R4.F0.B11746 R4.F0.B11745 R4.F0.B11744 R4.F0.B11743 R4.F0.B11742 R4.F0.B11741 R4.F0.B11740 R4.F0.B11739 R4.F0.B11738 R4.F0.B11737 R4.F0.B11736 R4.F0.B11769 R4.F0.B11768 R4.F0.B11767 R4.F0.B11766 R4.F0.B11765 R4.F0.B11764 R4.F0.B11763 R4.F0.B11762 R4.F0.B11761 R4.F0.B11760 R4.F0.B11759 R4.F0.B11758 R4.F0.B11757 R4.F0.B11756 R4.F0.B11755 R4.F0.B11754 R4.F0.B11787 R4.F0.B11786 R4.F0.B11785 R4.F0.B11784 R4.F0.B11783 R4.F0.B11782 R4.F0.B11781 R4.F0.B11780 R4.F0.B11779 R4.F0.B11778 R4.F0.B11777 R4.F0.B11776 R4.F0.B11775 R4.F0.B11774 R4.F0.B11773 R4.F0.B11772 R4.F0.B11805 R4.F0.B11804 R4.F0.B11803 R4.F0.B11802 R4.F0.B11801 R4.F0.B11800 R4.F0.B11799 R4.F0.B11798 R4.F0.B11797 R4.F0.B11796 R4.F0.B11795 R4.F0.B11794 R4.F0.B11793 R4.F0.B11792 R4.F0.B11791 R4.F0.B11790 R4.F0.B11823 R4.F0.B11822 R4.F0.B11821 R4.F0.B11820 R4.F0.B11819 R4.F0.B11818 R4.F0.B11817 R4.F0.B11816 R4.F0.B11815 R4.F0.B11814 R4.F0.B11813 R4.F0.B11812 R4.F0.B11811 R4.F0.B11810 R4.F0.B11809 R4.F0.B11808 R4.F0.B11841 R4.F0.B11840 R4.F0.B11839 R4.F0.B11838 R4.F0.B11837 R4.F0.B11836 R4.F0.B11835 R4.F0.B11834 R4.F0.B11833 R4.F0.B11832 R4.F0.B11831 R4.F0.B11830 R4.F0.B11829 R4.F0.B11828 R4.F0.B11827 R4.F0.B11826 R4.F0.B11859 R4.F0.B11858 R4.F0.B11857 R4.F0.B11856 R4.F0.B11855 R4.F0.B11854 R4.F0.B11853 R4.F0.B11852 R4.F0.B11851 R4.F0.B11850 R4.F0.B11849 R4.F0.B11848 R4.F0.B11847 R4.F0.B11846 R4.F0.B11845 R4.F0.B11844 R4.F0.B11877 R4.F0.B11876 R4.F0.B11875 R4.F0.B11874 R4.F0.B11873 R4.F0.B11872 R4.F0.B11871 R4.F0.B11870 R4.F0.B11869 R4.F0.B11868 R4.F0.B11867 R4.F0.B11866 R4.F0.B11865 R4.F0.B11864 R4.F0.B11863 R4.F0.B11862 R4.F0.B11895 R4.F0.B11894 R4.F0.B11893 R4.F0.B11892 R4.F0.B11891 R4.F0.B11890 R4.F0.B11889 R4.F0.B11888 R4.F0.B11887 R4.F0.B11886 R4.F0.B11885 R4.F0.B11884 R4.F0.B11883 R4.F0.B11882 R4.F0.B11881 R4.F0.B11880 R4.F0.B11913 R4.F0.B11912 R4.F0.B11911 R4.F0.B11910 R4.F0.B11909 R4.F0.B11908 R4.F0.B11907 R4.F0.B11906 R4.F0.B11905 R4.F0.B11904 R4.F0.B11903 R4.F0.B11902 R4.F0.B11901 R4.F0.B11900 R4.F0.B11899 R4.F0.B11898 R4.F0.B11931 R4.F0.B11930 R4.F0.B11929 R4.F0.B11928 R4.F0.B11927 R4.F0.B11926 R4.F0.B11925 R4.F0.B11924 R4.F0.B11923 R4.F0.B11922 R4.F0.B11921 R4.F0.B11920 R4.F0.B11919 R4.F0.B11918 R4.F0.B11917 R4.F0.B11916 R4.F0.B11949 R4.F0.B11948 R4.F0.B11947 R4.F0.B11946 R4.F0.B11945 R4.F0.B11944 R4.F0.B11943 R4.F0.B11942 R4.F0.B11941 R4.F0.B11940 R4.F0.B11939 R4.F0.B11938 R4.F0.B11937 R4.F0.B11936 R4.F0.B11935 R4.F0.B11934 R4.F0.B11967 R4.F0.B11966 R4.F0.B11965 R4.F0.B11964 R4.F0.B11963 R4.F0.B11962 R4.F0.B11961 R4.F0.B11960 R4.F0.B11959 R4.F0.B11958 R4.F0.B11957 R4.F0.B11956 R4.F0.B11955 R4.F0.B11954 R4.F0.B11953 R4.F0.B11952 R4.F0.B11985 R4.F0.B11984 R4.F0.B11983 R4.F0.B11982 R4.F0.B11981 R4.F0.B11980 R4.F0.B11979 R4.F0.B11978 R4.F0.B11977 R4.F0.B11976 R4.F0.B11975 R4.F0.B11974 R4.F0.B11973 R4.F0.B11972 R4.F0.B11971 R4.F0.B11970 R4.F0.B12003 R4.F0.B12002 R4.F0.B12001 R4.F0.B12000 R4.F0.B11999 R4.F0.B11998 R4.F0.B11997 R4.F0.B11996 R4.F0.B11995 R4.F0.B11994 R4.F0.B11993 R4.F0.B11992 R4.F0.B11991 R4.F0.B11990 R4.F0.B11989 R4.F0.B11988 R4.F0.B12021 R4.F0.B12020 R4.F0.B12019 R4.F0.B12018 R4.F0.B12017 R4.F0.B12016 R4.F0.B12015 R4.F0.B12014 R4.F0.B12013 R4.F0.B12012 R4.F0.B12011 R4.F0.B12010 R4.F0.B12009 R4.F0.B12008 R4.F0.B12007 R4.F0.B12006 R4.F0.B12039 R4.F0.B12038 R4.F0.B12037 R4.F0.B12036 R4.F0.B12035 R4.F0.B12034 R4.F0.B12033 R4.F0.B12032 R4.F0.B12031 R4.F0.B12030 R4.F0.B12029 R4.F0.B12028 R4.F0.B12027 R4.F0.B12026 R4.F0.B12025 R4.F0.B12024 R4.F0.B12057 R4.F0.B12056 R4.F0.B12055 R4.F0.B12054 R4.F0.B12053 R4.F0.B12052 R4.F0.B12051 R4.F0.B12050 R4.F0.B12049 R4.F0.B12048 R4.F0.B12047 R4.F0.B12046 R4.F0.B12045 R4.F0.B12044 R4.F0.B12043 R4.F0.B12042 R4.F0.B12075 R4.F0.B12074 R4.F0.B12073 R4.F0.B12072 R4.F0.B12071 R4.F0.B12070 R4.F0.B12069 R4.F0.B12068 R4.F0.B12067 R4.F0.B12066 R4.F0.B12065 R4.F0.B12064 R4.F0.B12063 R4.F0.B12062 R4.F0.B12061 R4.F0.B12060 R4.F0.B12093 R4.F0.B12092 R4.F0.B12091 R4.F0.B12090 R4.F0.B12089 R4.F0.B12088 R4.F0.B12087 R4.F0.B12086 R4.F0.B12085 R4.F0.B12084 R4.F0.B12083 R4.F0.B12082 R4.F0.B12081 R4.F0.B12080 R4.F0.B12079 R4.F0.B12078 R4.F0.B12111 R4.F0.B12110 R4.F0.B12109 R4.F0.B12108 R4.F0.B12107 R4.F0.B12106 R4.F0.B12105 R4.F0.B12104 R4.F0.B12103 R4.F0.B12102 R4.F0.B12101 R4.F0.B12100 R4.F0.B12099 R4.F0.B12098 R4.F0.B12097 R4.F0.B12096 R4.F0.B12129 R4.F0.B12128 R4.F0.B12127 R4.F0.B12126 R4.F0.B12125 R4.F0.B12124 R4.F0.B12123 R4.F0.B12122 R4.F0.B12121 R4.F0.B12120 R4.F0.B12119 R4.F0.B12118 R4.F0.B12117 R4.F0.B12116 R4.F0.B12115 R4.F0.B12114 R4.F0.B12147 R4.F0.B12146 R4.F0.B12145 R4.F0.B12144 R4.F0.B12143 R4.F0.B12142 R4.F0.B12141 R4.F0.B12140 R4.F0.B12139 R4.F0.B12138 R4.F0.B12137 R4.F0.B12136 R4.F0.B12135 R4.F0.B12134 R4.F0.B12133 R4.F0.B12132 R4.F0.B12165 R4.F0.B12164 R4.F0.B12163 R4.F0.B12162 R4.F0.B12161 R4.F0.B12160 R4.F0.B12159 R4.F0.B12158 R4.F0.B12157 R4.F0.B12156 R4.F0.B12155 R4.F0.B12154 R4.F0.B12153 R4.F0.B12152 R4.F0.B12151 R4.F0.B12150 R4.F0.B12183 R4.F0.B12182 R4.F0.B12181 R4.F0.B12180 R4.F0.B12179 R4.F0.B12178 R4.F0.B12177 R4.F0.B12176 R4.F0.B12175 R4.F0.B12174 R4.F0.B12173 R4.F0.B12172 R4.F0.B12171 R4.F0.B12170 R4.F0.B12169 R4.F0.B12168 R4.F0.B12201 R4.F0.B12200 R4.F0.B12199 R4.F0.B12198 R4.F0.B12197 R4.F0.B12196 R4.F0.B12195 R4.F0.B12194 R4.F0.B12193 R4.F0.B12192 R4.F0.B12191 R4.F0.B12190 R4.F0.B12189 R4.F0.B12188 R4.F0.B12187 R4.F0.B12186 R4.F0.B12219 R4.F0.B12218 R4.F0.B12217 R4.F0.B12216 R4.F0.B12215 R4.F0.B12214 R4.F0.B12213 R4.F0.B12212 R4.F0.B12211 R4.F0.B12210 R4.F0.B12209 R4.F0.B12208 R4.F0.B12207 R4.F0.B12206 R4.F0.B12205 R4.F0.B12204 R4.F0.B12237 R4.F0.B12236 R4.F0.B12235 R4.F0.B12234 R4.F0.B12233 R4.F0.B12232 R4.F0.B12231 R4.F0.B12230 R4.F0.B12229 R4.F0.B12228 R4.F0.B12227 R4.F0.B12226 R4.F0.B12225 R4.F0.B12224 R4.F0.B12223 R4.F0.B12222 R4.F0.B12255 R4.F0.B12254 R4.F0.B12253 R4.F0.B12252 R4.F0.B12251 R4.F0.B12250 R4.F0.B12249 R4.F0.B12248 R4.F0.B12247 R4.F0.B12246 R4.F0.B12245 R4.F0.B12244 R4.F0.B12243 R4.F0.B12242 R4.F0.B12241 R4.F0.B12240 R4.F0.B12273 R4.F0.B12272 R4.F0.B12271 R4.F0.B12270 R4.F0.B12269 R4.F0.B12268 R4.F0.B12267 R4.F0.B12266 R4.F0.B12265 R4.F0.B12264 R4.F0.B12263 R4.F0.B12262 R4.F0.B12261 R4.F0.B12260 R4.F0.B12259 R4.F0.B12258 R4.F0.B12291 R4.F0.B12290 R4.F0.B12289 R4.F0.B12288 R4.F0.B12287 R4.F0.B12286 R4.F0.B12285 R4.F0.B12284 R4.F0.B12283 R4.F0.B12282 R4.F0.B12281 R4.F0.B12280 R4.F0.B12279 R4.F0.B12278 R4.F0.B12277 R4.F0.B12276 R4.F0.B12309 R4.F0.B12308 R4.F0.B12307 R4.F0.B12306 R4.F0.B12305 R4.F0.B12304 R4.F0.B12303 R4.F0.B12302 R4.F0.B12301 R4.F0.B12300 R4.F0.B12299 R4.F0.B12298 R4.F0.B12297 R4.F0.B12296 R4.F0.B12295 R4.F0.B12294 R4.F0.B12327 R4.F0.B12326 R4.F0.B12325 R4.F0.B12324 R4.F0.B12323 R4.F0.B12322 R4.F0.B12321 R4.F0.B12320 R4.F0.B12319 R4.F0.B12318 R4.F0.B12317 R4.F0.B12316 R4.F0.B12315 R4.F0.B12314 R4.F0.B12313 R4.F0.B12312 R4.F0.B12345 R4.F0.B12344 R4.F0.B12343 R4.F0.B12342 R4.F0.B12341 R4.F0.B12340 R4.F0.B12339 R4.F0.B12338 R4.F0.B12337 R4.F0.B12336 R4.F0.B12335 R4.F0.B12334 R4.F0.B12333 R4.F0.B12332 R4.F0.B12331 R4.F0.B12330 R4.F0.B12363 R4.F0.B12362 R4.F0.B12361 R4.F0.B12360 R4.F0.B12359 R4.F0.B12358 R4.F0.B12357 R4.F0.B12356 R4.F0.B12355 R4.F0.B12354 R4.F0.B12353 R4.F0.B12352 R4.F0.B12351 R4.F0.B12350 R4.F0.B12349 R4.F0.B12348 R4.F0.B12381 R4.F0.B12380 R4.F0.B12379 R4.F0.B12378 R4.F0.B12377 R4.F0.B12376 R4.F0.B12375 R4.F0.B12374 R4.F0.B12373 R4.F0.B12372 R4.F0.B12371 R4.F0.B12370 R4.F0.B12369 R4.F0.B12368 R4.F0.B12367 R4.F0.B12366 R4.F0.B12399 R4.F0.B12398 R4.F0.B12397 R4.F0.B12396 R4.F0.B12395 R4.F0.B12394 R4.F0.B12393 R4.F0.B12392 R4.F0.B12391 R4.F0.B12390 R4.F0.B12389 R4.F0.B12388 R4.F0.B12387 R4.F0.B12386 R4.F0.B12385 R4.F0.B12384 R4.F0.B12417 R4.F0.B12416 R4.F0.B12415 R4.F0.B12414 R4.F0.B12413 R4.F0.B12412 R4.F0.B12411 R4.F0.B12410 R4.F0.B12409 R4.F0.B12408 R4.F0.B12407 R4.F0.B12406 R4.F0.B12405 R4.F0.B12404 R4.F0.B12403 R4.F0.B12402 R4.F0.B12435 R4.F0.B12434 R4.F0.B12433 R4.F0.B12432 R4.F0.B12431 R4.F0.B12430 R4.F0.B12429 R4.F0.B12428 R4.F0.B12427 R4.F0.B12426 R4.F0.B12425 R4.F0.B12424 R4.F0.B12423 R4.F0.B12422 R4.F0.B12421 R4.F0.B12420 R4.F0.B12453 R4.F0.B12452 R4.F0.B12451 R4.F0.B12450 R4.F0.B12449 R4.F0.B12448 R4.F0.B12447 R4.F0.B12446 R4.F0.B12445 R4.F0.B12444 R4.F0.B12443 R4.F0.B12442 R4.F0.B12441 R4.F0.B12440 R4.F0.B12439 R4.F0.B12438 R4.F0.B12471 R4.F0.B12470 R4.F0.B12469 R4.F0.B12468 R4.F0.B12467 R4.F0.B12466 R4.F0.B12465 R4.F0.B12464 R4.F0.B12463 R4.F0.B12462 R4.F0.B12461 R4.F0.B12460 R4.F0.B12459 R4.F0.B12458 R4.F0.B12457 R4.F0.B12456 R4.F0.B12489 R4.F0.B12488 R4.F0.B12487 R4.F0.B12486 R4.F0.B12485 R4.F0.B12484 R4.F0.B12483 R4.F0.B12482 R4.F0.B12481 R4.F0.B12480 R4.F0.B12479 R4.F0.B12478 R4.F0.B12477 R4.F0.B12476 R4.F0.B12475 R4.F0.B12474 R4.F0.B12507 R4.F0.B12506 R4.F0.B12505 R4.F0.B12504 R4.F0.B12503 R4.F0.B12502 R4.F0.B12501 R4.F0.B12500 R4.F0.B12499 R4.F0.B12498 R4.F0.B12497 R4.F0.B12496 R4.F0.B12495 R4.F0.B12494 R4.F0.B12493 R4.F0.B12492 R4.F0.B12525 R4.F0.B12524 R4.F0.B12523 R4.F0.B12522 R4.F0.B12521 R4.F0.B12520 R4.F0.B12519 R4.F0.B12518 R4.F0.B12517 R4.F0.B12516 R4.F0.B12515 R4.F0.B12514 R4.F0.B12513 R4.F0.B12512 R4.F0.B12511 R4.F0.B12510 R4.F0.B12543 R4.F0.B12542 R4.F0.B12541 R4.F0.B12540 R4.F0.B12539 R4.F0.B12538 R4.F0.B12537 R4.F0.B12536 R4.F0.B12535 R4.F0.B12534 R4.F0.B12533 R4.F0.B12532 R4.F0.B12531 R4.F0.B12530 R4.F0.B12529 R4.F0.B12528 R4.F0.B12561 R4.F0.B12560 R4.F0.B12559 R4.F0.B12558 R4.F0.B12557 R4.F0.B12556 R4.F0.B12555 R4.F0.B12554 R4.F0.B12553 R4.F0.B12552 R4.F0.B12551 R4.F0.B12550 R4.F0.B12549 R4.F0.B12548 R4.F0.B12547 R4.F0.B12546 R4.F0.B12579 R4.F0.B12578 R4.F0.B12577 R4.F0.B12576 R4.F0.B12575 R4.F0.B12574 R4.F0.B12573 R4.F0.B12572 R4.F0.B12571 R4.F0.B12570 R4.F0.B12569 R4.F0.B12568 R4.F0.B12567 R4.F0.B12566 R4.F0.B12565 R4.F0.B12564 R4.F0.B12597 R4.F0.B12596 R4.F0.B12595 R4.F0.B12594 R4.F0.B12593 R4.F0.B12592 R4.F0.B12591 R4.F0.B12590 R4.F0.B12589 R4.F0.B12588 R4.F0.B12587 R4.F0.B12586 R4.F0.B12585 R4.F0.B12584 R4.F0.B12583 R4.F0.B12582 R4.F0.B12615 R4.F0.B12614 R4.F0.B12613 R4.F0.B12612 R4.F0.B12611 R4.F0.B12610 R4.F0.B12609 R4.F0.B12608 R4.F0.B12607 R4.F0.B12606 R4.F0.B12605 R4.F0.B12604 R4.F0.B12603 R4.F0.B12602 R4.F0.B12601 R4.F0.B12600 R4.F0.B12633 R4.F0.B12632 R4.F0.B12631 R4.F0.B12630 R4.F0.B12629 R4.F0.B12628 R4.F0.B12627 R4.F0.B12626 R4.F0.B12625 R4.F0.B12624 R4.F0.B12623 R4.F0.B12622 R4.F0.B12621 R4.F0.B12620 R4.F0.B12619 R4.F0.B12618 R4.F0.B12651 R4.F0.B12650 R4.F0.B12649 R4.F0.B12648 R4.F0.B12647 R4.F0.B12646 R4.F0.B12645 R4.F0.B12644 R4.F0.B12643 R4.F0.B12642 R4.F0.B12641 R4.F0.B12640 R4.F0.B12639 R4.F0.B12638 R4.F0.B12637 R4.F0.B12636 R4.F0.B12669 R4.F0.B12668 R4.F0.B12667 R4.F0.B12666 R4.F0.B12665 R4.F0.B12664 R4.F0.B12663 R4.F0.B12662 R4.F0.B12661 R4.F0.B12660 R4.F0.B12659 R4.F0.B12658 R4.F0.B12657 R4.F0.B12656 R4.F0.B12655 R4.F0.B12654 R4.F0.B12687 R4.F0.B12686 R4.F0.B12685 R4.F0.B12684 R4.F0.B12683 R4.F0.B12682 R4.F0.B12681 R4.F0.B12680 R4.F0.B12679 R4.F0.B12678 R4.F0.B12677 R4.F0.B12676 R4.F0.B12675 R4.F0.B12674 R4.F0.B12673 R4.F0.B12672 R4.F0.B12705 R4.F0.B12704 R4.F0.B12703 R4.F0.B12702 R4.F0.B12701 R4.F0.B12700 R4.F0.B12699 R4.F0.B12698 R4.F0.B12697 R4.F0.B12696 R4.F0.B12695 R4.F0.B12694 R4.F0.B12693 R4.F0.B12692 R4.F0.B12691 R4.F0.B12690 R4.F0.B12723 R4.F0.B12722 R4.F0.B12721 R4.F0.B12720 R4.F0.B12719 R4.F0.B12718 R4.F0.B12717 R4.F0.B12716 R4.F0.B12715 R4.F0.B12714 R4.F0.B12713 R4.F0.B12712 R4.F0.B12711 R4.F0.B12710 R4.F0.B12709 R4.F0.B12708 R4.F0.B12741 R4.F0.B12740 R4.F0.B12739 R4.F0.B12738 R4.F0.B12737 R4.F0.B12736 R4.F0.B12735 R4.F0.B12734 R4.F0.B12733 R4.F0.B12732 R4.F0.B12731 R4.F0.B12730 R4.F0.B12729 R4.F0.B12728 R4.F0.B12727 R4.F0.B12726 R4.F0.B12759 R4.F0.B12758 R4.F0.B12757 R4.F0.B12756 R4.F0.B12755 R4.F0.B12754 R4.F0.B12753 R4.F0.B12752 R4.F0.B12751 R4.F0.B12750 R4.F0.B12749 R4.F0.B12748 R4.F0.B12747 R4.F0.B12746 R4.F0.B12745 R4.F0.B12744 R4.F0.B12777 R4.F0.B12776 R4.F0.B12775 R4.F0.B12774 R4.F0.B12773 R4.F0.B12772 R4.F0.B12771 R4.F0.B12770 R4.F0.B12769 R4.F0.B12768 R4.F0.B12767 R4.F0.B12766 R4.F0.B12765 R4.F0.B12764 R4.F0.B12763 R4.F0.B12762 R4.F0.B12795 R4.F0.B12794 R4.F0.B12793 R4.F0.B12792 R4.F0.B12791 R4.F0.B12790 R4.F0.B12789 R4.F0.B12788 R4.F0.B12787 R4.F0.B12786 R4.F0.B12785 R4.F0.B12784 R4.F0.B12783 R4.F0.B12782 R4.F0.B12781 R4.F0.B12780 R4.F0.B12813 R4.F0.B12812 R4.F0.B12811 R4.F0.B12810 R4.F0.B12809 R4.F0.B12808 R4.F0.B12807 R4.F0.B12806 R4.F0.B12805 R4.F0.B12804 R4.F0.B12803 R4.F0.B12802 R4.F0.B12801 R4.F0.B12800 R4.F0.B12799 R4.F0.B12798 R4.F0.B12831 R4.F0.B12830 R4.F0.B12829 R4.F0.B12828 R4.F0.B12827 R4.F0.B12826 R4.F0.B12825 R4.F0.B12824 R4.F0.B12823 R4.F0.B12822 R4.F0.B12821 R4.F0.B12820 R4.F0.B12819 R4.F0.B12818 R4.F0.B12817 R4.F0.B12816 R4.F0.B12849 R4.F0.B12848 R4.F0.B12847 R4.F0.B12846 R4.F0.B12845 R4.F0.B12844 R4.F0.B12843 R4.F0.B12842 R4.F0.B12841 R4.F0.B12840 R4.F0.B12839 R4.F0.B12838 R4.F0.B12837 R4.F0.B12836 R4.F0.B12835 R4.F0.B12834 R4.F0.B12867 R4.F0.B12866 R4.F0.B12865 R4.F0.B12864 R4.F0.B12863 R4.F0.B12862 R4.F0.B12861 R4.F0.B12860 R4.F0.B12859 R4.F0.B12858 R4.F0.B12857 R4.F0.B12856 R4.F0.B12855 R4.F0.B12854 R4.F0.B12853 R4.F0.B12852 R4.F0.B12885 R4.F0.B12884 R4.F0.B12883 R4.F0.B12882 R4.F0.B12881 R4.F0.B12880 R4.F0.B12879 R4.F0.B12878 R4.F0.B12877 R4.F0.B12876 R4.F0.B12875 R4.F0.B12874 R4.F0.B12873 R4.F0.B12872 R4.F0.B12871 R4.F0.B12870 R4.F0.B12903 R4.F0.B12902 R4.F0.B12901 R4.F0.B12900 R4.F0.B12899 R4.F0.B12898 R4.F0.B12897 R4.F0.B12896 R4.F0.B12895 R4.F0.B12894 R4.F0.B12893 R4.F0.B12892 R4.F0.B12891 R4.F0.B12890 R4.F0.B12889 R4.F0.B12888 R4.F0.B12921 R4.F0.B12920 R4.F0.B12919 R4.F0.B12918 R4.F0.B12917 R4.F0.B12916 R4.F0.B12915 R4.F0.B12914 R4.F0.B12913 R4.F0.B12912 R4.F0.B12911 R4.F0.B12910 R4.F0.B12909 R4.F0.B12908 R4.F0.B12907 R4.F0.B12906 R4.F0.B12939 R4.F0.B12938 R4.F0.B12937 R4.F0.B12936 R4.F0.B12935 R4.F0.B12934 R4.F0.B12933 R4.F0.B12932 R4.F0.B12931 R4.F0.B12930 R4.F0.B12929 R4.F0.B12928 R4.F0.B12927 R4.F0.B12926 R4.F0.B12925 R4.F0.B12924 R4.F0.B12957 R4.F0.B12956 R4.F0.B12955 R4.F0.B12954 R4.F0.B12953 R4.F0.B12952 R4.F0.B12951 R4.F0.B12950 R4.F0.B12949 R4.F0.B12948 R4.F0.B12947 R4.F0.B12946 R4.F0.B12945 R4.F0.B12944 R4.F0.B12943 R4.F0.B12942 R4.F0.B12975 R4.F0.B12974 R4.F0.B12973 R4.F0.B12972 R4.F0.B12971 R4.F0.B12970 R4.F0.B12969 R4.F0.B12968 R4.F0.B12967 R4.F0.B12966 R4.F0.B12965 R4.F0.B12964 R4.F0.B12963 R4.F0.B12962 R4.F0.B12961 R4.F0.B12960 R4.F0.B12993 R4.F0.B12992 R4.F0.B12991 R4.F0.B12990 R4.F0.B12989 R4.F0.B12988 R4.F0.B12987 R4.F0.B12986 R4.F0.B12985 R4.F0.B12984 R4.F0.B12983 R4.F0.B12982 R4.F0.B12981 R4.F0.B12980 R4.F0.B12979 R4.F0.B12978 R4.F0.B13011 R4.F0.B13010 R4.F0.B13009 R4.F0.B13008 R4.F0.B13007 R4.F0.B13006 R4.F0.B13005 R4.F0.B13004 R4.F0.B13003 R4.F0.B13002 R4.F0.B13001 R4.F0.B13000 R4.F0.B12999 R4.F0.B12998 R4.F0.B12997 R4.F0.B12996 R4.F0.B13029 R4.F0.B13028 R4.F0.B13027 R4.F0.B13026 R4.F0.B13025 R4.F0.B13024 R4.F0.B13023 R4.F0.B13022 R4.F0.B13021 R4.F0.B13020 R4.F0.B13019 R4.F0.B13018 R4.F0.B13017 R4.F0.B13016 R4.F0.B13015 R4.F0.B13014 R4.F0.B13047 R4.F0.B13046 R4.F0.B13045 R4.F0.B13044 R4.F0.B13043 R4.F0.B13042 R4.F0.B13041 R4.F0.B13040 R4.F0.B13039 R4.F0.B13038 R4.F0.B13037 R4.F0.B13036 R4.F0.B13035 R4.F0.B13034 R4.F0.B13033 R4.F0.B13032 R4.F0.B13065 R4.F0.B13064 R4.F0.B13063 R4.F0.B13062 R4.F0.B13061 R4.F0.B13060 R4.F0.B13059 R4.F0.B13058 R4.F0.B13057 R4.F0.B13056 R4.F0.B13055 R4.F0.B13054 R4.F0.B13053 R4.F0.B13052 R4.F0.B13051 R4.F0.B13050 R4.F0.B13083 R4.F0.B13082 R4.F0.B13081 R4.F0.B13080 R4.F0.B13079 R4.F0.B13078 R4.F0.B13077 R4.F0.B13076 R4.F0.B13075 R4.F0.B13074 R4.F0.B13073 R4.F0.B13072 R4.F0.B13071 R4.F0.B13070 R4.F0.B13069 R4.F0.B13068 R4.F0.B13101 R4.F0.B13100 R4.F0.B13099 R4.F0.B13098 R4.F0.B13097 R4.F0.B13096 R4.F0.B13095 R4.F0.B13094 R4.F0.B13093 R4.F0.B13092 R4.F0.B13091 R4.F0.B13090 R4.F0.B13089 R4.F0.B13088 R4.F0.B13087 R4.F0.B13086 R4.F0.B13119 R4.F0.B13118 R4.F0.B13117 R4.F0.B13116 R4.F0.B13115 R4.F0.B13114 R4.F0.B13113 R4.F0.B13112 R4.F0.B13111 R4.F0.B13110 R4.F0.B13109 R4.F0.B13108 R4.F0.B13107 R4.F0.B13106 R4.F0.B13105 R4.F0.B13104 R4.F0.B13137 R4.F0.B13136 R4.F0.B13135 R4.F0.B13134 R4.F0.B13133 R4.F0.B13132 R4.F0.B13131 R4.F0.B13130 R4.F0.B13129 R4.F0.B13128 R4.F0.B13127 R4.F0.B13126 R4.F0.B13125 R4.F0.B13124 R4.F0.B13123 R4.F0.B13122 R4.F0.B13155 R4.F0.B13154 R4.F0.B13153 R4.F0.B13152 R4.F0.B13151 R4.F0.B13150 R4.F0.B13149 R4.F0.B13148 R4.F0.B13147 R4.F0.B13146 R4.F0.B13145 R4.F0.B13144 R4.F0.B13143 R4.F0.B13142 R4.F0.B13141 R4.F0.B13140 R4.F0.B13173 R4.F0.B13172 R4.F0.B13171 R4.F0.B13170 R4.F0.B13169 R4.F0.B13168 R4.F0.B13167 R4.F0.B13166 R4.F0.B13165 R4.F0.B13164 R4.F0.B13163 R4.F0.B13162 R4.F0.B13161 R4.F0.B13160 R4.F0.B13159 R4.F0.B13158 R4.F0.B13191 R4.F0.B13190 R4.F0.B13189 R4.F0.B13188 R4.F0.B13187 R4.F0.B13186 R4.F0.B13185 R4.F0.B13184 R4.F0.B13183 R4.F0.B13182 R4.F0.B13181 R4.F0.B13180 R4.F0.B13179 R4.F0.B13178 R4.F0.B13177 R4.F0.B13176 R4.F0.B13209 R4.F0.B13208 R4.F0.B13207 R4.F0.B13206 R4.F0.B13205 R4.F0.B13204 R4.F0.B13203 R4.F0.B13202 R4.F0.B13201 R4.F0.B13200 R4.F0.B13199 R4.F0.B13198 R4.F0.B13197 R4.F0.B13196 R4.F0.B13195 R4.F0.B13194 R4.F0.B13227 R4.F0.B13226 R4.F0.B13225 R4.F0.B13224 R4.F0.B13223 R4.F0.B13222 R4.F0.B13221 R4.F0.B13220 R4.F0.B13219 R4.F0.B13218 R4.F0.B13217 R4.F0.B13216 R4.F0.B13215 R4.F0.B13214 R4.F0.B13213 R4.F0.B13212 R4.F0.B13245 R4.F0.B13244 R4.F0.B13243 R4.F0.B13242 R4.F0.B13241 R4.F0.B13240 R4.F0.B13239 R4.F0.B13238 R4.F0.B13237 R4.F0.B13236 R4.F0.B13235 R4.F0.B13234 R4.F0.B13233 R4.F0.B13232 R4.F0.B13231 R4.F0.B13230 R4.F0.B13263 R4.F0.B13262 R4.F0.B13261 R4.F0.B13260 R4.F0.B13259 R4.F0.B13258 R4.F0.B13257 R4.F0.B13256 R4.F0.B13255 R4.F0.B13254 R4.F0.B13253 R4.F0.B13252 R4.F0.B13251 R4.F0.B13250 R4.F0.B13249 R4.F0.B13248 R4.F0.B13281 R4.F0.B13280 R4.F0.B13279 R4.F0.B13278 R4.F0.B13277 R4.F0.B13276 R4.F0.B13275 R4.F0.B13274 R4.F0.B13273 R4.F0.B13272 R4.F0.B13271 R4.F0.B13270 R4.F0.B13269 R4.F0.B13268 R4.F0.B13267 R4.F0.B13266 R4.F0.B13299 R4.F0.B13298 R4.F0.B13297 R4.F0.B13296 R4.F0.B13295 R4.F0.B13294 R4.F0.B13293 R4.F0.B13292 R4.F0.B13291 R4.F0.B13290 R4.F0.B13289 R4.F0.B13288 R4.F0.B13287 R4.F0.B13286 R4.F0.B13285 R4.F0.B13284 R4.F0.B13317 R4.F0.B13316 R4.F0.B13315 R4.F0.B13314 R4.F0.B13313 R4.F0.B13312 R4.F0.B13311 R4.F0.B13310 R4.F0.B13309 R4.F0.B13308 R4.F0.B13307 R4.F0.B13306 R4.F0.B13305 R4.F0.B13304 R4.F0.B13303 R4.F0.B13302 R4.F0.B13335 R4.F0.B13334 R4.F0.B13333 R4.F0.B13332 R4.F0.B13331 R4.F0.B13330 R4.F0.B13329 R4.F0.B13328 R4.F0.B13327 R4.F0.B13326 R4.F0.B13325 R4.F0.B13324 R4.F0.B13323 R4.F0.B13322 R4.F0.B13321 R4.F0.B13320 R4.F0.B13353 R4.F0.B13352 R4.F0.B13351 R4.F0.B13350 R4.F0.B13349 R4.F0.B13348 R4.F0.B13347 R4.F0.B13346 R4.F0.B13345 R4.F0.B13344 R4.F0.B13343 R4.F0.B13342 R4.F0.B13341 R4.F0.B13340 R4.F0.B13339 R4.F0.B13338 R4.F0.B13371 R4.F0.B13370 R4.F0.B13369 R4.F0.B13368 R4.F0.B13367 R4.F0.B13366 R4.F0.B13365 R4.F0.B13364 R4.F0.B13363 R4.F0.B13362 R4.F0.B13361 R4.F0.B13360 R4.F0.B13359 R4.F0.B13358 R4.F0.B13357 R4.F0.B13356 R4.F0.B13389 R4.F0.B13388 R4.F0.B13387 R4.F0.B13386 R4.F0.B13385 R4.F0.B13384 R4.F0.B13383 R4.F0.B13382 R4.F0.B13381 R4.F0.B13380 R4.F0.B13379 R4.F0.B13378 R4.F0.B13377 R4.F0.B13376 R4.F0.B13375 R4.F0.B13374 R4.F0.B13407 R4.F0.B13406 R4.F0.B13405 R4.F0.B13404 R4.F0.B13403 R4.F0.B13402 R4.F0.B13401 R4.F0.B13400 R4.F0.B13399 R4.F0.B13398 R4.F0.B13397 R4.F0.B13396 R4.F0.B13395 R4.F0.B13394 R4.F0.B13393 R4.F0.B13392 R4.F0.B13425 R4.F0.B13424 R4.F0.B13423 R4.F0.B13422 R4.F0.B13421 R4.F0.B13420 R4.F0.B13419 R4.F0.B13418 R4.F0.B13417 R4.F0.B13416 R4.F0.B13415 R4.F0.B13414 R4.F0.B13413 R4.F0.B13412 R4.F0.B13411 R4.F0.B13410 R4.F0.B13443 R4.F0.B13442 R4.F0.B13441 R4.F0.B13440 R4.F0.B13439 R4.F0.B13438 R4.F0.B13437 R4.F0.B13436 R4.F0.B13435 R4.F0.B13434 R4.F0.B13433 R4.F0.B13432 R4.F0.B13431 R4.F0.B13430 R4.F0.B13429 R4.F0.B13428 R4.F0.B13461 R4.F0.B13460 R4.F0.B13459 R4.F0.B13458 R4.F0.B13457 R4.F0.B13456 R4.F0.B13455 R4.F0.B13454 R4.F0.B13453 R4.F0.B13452 R4.F0.B13451 R4.F0.B13450 R4.F0.B13449 R4.F0.B13448 R4.F0.B13447 R4.F0.B13446 R4.F0.B13479 R4.F0.B13478 R4.F0.B13477 R4.F0.B13476 R4.F0.B13475 R4.F0.B13474 R4.F0.B13473 R4.F0.B13472 R4.F0.B13471 R4.F0.B13470 R4.F0.B13469 R4.F0.B13468 R4.F0.B13467 R4.F0.B13466 R4.F0.B13465 R4.F0.B13464 R4.F0.B13497 R4.F0.B13496 R4.F0.B13495 R4.F0.B13494 R4.F0.B13493 R4.F0.B13492 R4.F0.B13491 R4.F0.B13490 R4.F0.B13489 R4.F0.B13488 R4.F0.B13487 R4.F0.B13486 R4.F0.B13485 R4.F0.B13484 R4.F0.B13483 R4.F0.B13482 R4.F0.B13515 R4.F0.B13514 R4.F0.B13513 R4.F0.B13512 R4.F0.B13511 R4.F0.B13510 R4.F0.B13509 R4.F0.B13508 R4.F0.B13507 R4.F0.B13506 R4.F0.B13505 R4.F0.B13504 R4.F0.B13503 R4.F0.B13502 R4.F0.B13501 R4.F0.B13500 R4.F0.B13533 R4.F0.B13532 R4.F0.B13531 R4.F0.B13530 R4.F0.B13529 R4.F0.B13528 R4.F0.B13527 R4.F0.B13526 R4.F0.B13525 R4.F0.B13524 R4.F0.B13523 R4.F0.B13522 R4.F0.B13521 R4.F0.B13520 R4.F0.B13519 R4.F0.B13518 R4.F0.B13551 R4.F0.B13550 R4.F0.B13549 R4.F0.B13548 R4.F0.B13547 R4.F0.B13546 R4.F0.B13545 R4.F0.B13544 R4.F0.B13543 R4.F0.B13542 R4.F0.B13541 R4.F0.B13540 R4.F0.B13539 R4.F0.B13538 R4.F0.B13537 R4.F0.B13536 R4.F0.B13569 R4.F0.B13568 R4.F0.B13567 R4.F0.B13566 R4.F0.B13565 R4.F0.B13564 R4.F0.B13563 R4.F0.B13562 R4.F0.B13561 R4.F0.B13560 R4.F0.B13559 R4.F0.B13558 R4.F0.B13557 R4.F0.B13556 R4.F0.B13555 R4.F0.B13554 R4.F0.B13587 R4.F0.B13586 R4.F0.B13585 R4.F0.B13584 R4.F0.B13583 R4.F0.B13582 R4.F0.B13581 R4.F0.B13580 R4.F0.B13579 R4.F0.B13578 R4.F0.B13577 R4.F0.B13576 R4.F0.B13575 R4.F0.B13574 R4.F0.B13573 R4.F0.B13572 R4.F0.B13605 R4.F0.B13604 R4.F0.B13603 R4.F0.B13602 R4.F0.B13601 R4.F0.B13600 R4.F0.B13599 R4.F0.B13598 R4.F0.B13597 R4.F0.B13596 R4.F0.B13595 R4.F0.B13594 R4.F0.B13593 R4.F0.B13592 R4.F0.B13591 R4.F0.B13590 R4.F0.B13623 R4.F0.B13622 R4.F0.B13621 R4.F0.B13620 R4.F0.B13619 R4.F0.B13618 R4.F0.B13617 R4.F0.B13616 R4.F0.B13615 R4.F0.B13614 R4.F0.B13613 R4.F0.B13612 R4.F0.B13611 R4.F0.B13610 R4.F0.B13609 R4.F0.B13608 R4.F0.B13641 R4.F0.B13640 R4.F0.B13639 R4.F0.B13638 R4.F0.B13637 R4.F0.B13636 R4.F0.B13635 R4.F0.B13634 R4.F0.B13633 R4.F0.B13632 R4.F0.B13631 R4.F0.B13630 R4.F0.B13629 R4.F0.B13628 R4.F0.B13627 R4.F0.B13626 R4.F0.B13659 R4.F0.B13658 R4.F0.B13657 R4.F0.B13656 R4.F0.B13655 R4.F0.B13654 R4.F0.B13653 R4.F0.B13652 R4.F0.B13651 R4.F0.B13650 R4.F0.B13649 R4.F0.B13648 R4.F0.B13647 R4.F0.B13646 R4.F0.B13645 R4.F0.B13644 R4.F0.B13677 R4.F0.B13676 R4.F0.B13675 R4.F0.B13674 R4.F0.B13673 R4.F0.B13672 R4.F0.B13671 R4.F0.B13670 R4.F0.B13669 R4.F0.B13668 R4.F0.B13667 R4.F0.B13666 R4.F0.B13665 R4.F0.B13664 R4.F0.B13663 R4.F0.B13662 R4.F0.B13695 R4.F0.B13694 R4.F0.B13693 R4.F0.B13692 R4.F0.B13691 R4.F0.B13690 R4.F0.B13689 R4.F0.B13688 R4.F0.B13687 R4.F0.B13686 R4.F0.B13685 R4.F0.B13684 R4.F0.B13683 R4.F0.B13682 R4.F0.B13681 R4.F0.B13680 R4.F0.B13713 R4.F0.B13712 R4.F0.B13711 R4.F0.B13710 R4.F0.B13709 R4.F0.B13708 R4.F0.B13707 R4.F0.B13706 R4.F0.B13705 R4.F0.B13704 R4.F0.B13703 R4.F0.B13702 R4.F0.B13701 R4.F0.B13700 R4.F0.B13699 R4.F0.B13698 R4.F0.B13731 R4.F0.B13730 R4.F0.B13729 R4.F0.B13728 R4.F0.B13727 R4.F0.B13726 R4.F0.B13725 R4.F0.B13724 R4.F0.B13723 R4.F0.B13722 R4.F0.B13721 R4.F0.B13720 R4.F0.B13719 R4.F0.B13718 R4.F0.B13717 R4.F0.B13716 R4.F0.B13749 R4.F0.B13748 R4.F0.B13747 R4.F0.B13746 R4.F0.B13745 R4.F0.B13744 R4.F0.B13743 R4.F0.B13742 R4.F0.B13741 R4.F0.B13740 R4.F0.B13739 R4.F0.B13738 R4.F0.B13737 R4.F0.B13736 R4.F0.B13735 R4.F0.B13734 R4.F0.B13767 R4.F0.B13766 R4.F0.B13765 R4.F0.B13764 R4.F0.B13763 R4.F0.B13762 R4.F0.B13761 R4.F0.B13760 R4.F0.B13759 R4.F0.B13758 R4.F0.B13757 R4.F0.B13756 R4.F0.B13755 R4.F0.B13754 R4.F0.B13753 R4.F0.B13752 R4.F0.B13785 R4.F0.B13784 R4.F0.B13783 R4.F0.B13782 R4.F0.B13781 R4.F0.B13780 R4.F0.B13779 R4.F0.B13778 R4.F0.B13777 R4.F0.B13776 R4.F0.B13775 R4.F0.B13774 R4.F0.B13773 R4.F0.B13772 R4.F0.B13771 R4.F0.B13770 R4.F0.B13803 R4.F0.B13802 R4.F0.B13801 R4.F0.B13800 R4.F0.B13799 R4.F0.B13798 R4.F0.B13797 R4.F0.B13796 R4.F0.B13795 R4.F0.B13794 R4.F0.B13793 R4.F0.B13792 R4.F0.B13791 R4.F0.B13790 R4.F0.B13789 R4.F0.B13788 R4.F0.B13821 R4.F0.B13820 R4.F0.B13819 R4.F0.B13818 R4.F0.B13817 R4.F0.B13816 R4.F0.B13815 R4.F0.B13814 R4.F0.B13813 R4.F0.B13812 R4.F0.B13811 R4.F0.B13810 R4.F0.B13809 R4.F0.B13808 R4.F0.B13807 R4.F0.B13806 R4.F0.B13839 R4.F0.B13838 R4.F0.B13837 R4.F0.B13836 R4.F0.B13835 R4.F0.B13834 R4.F0.B13833 R4.F0.B13832 R4.F0.B13831 R4.F0.B13830 R4.F0.B13829 R4.F0.B13828 R4.F0.B13827 R4.F0.B13826 R4.F0.B13825 R4.F0.B13824 R4.F0.B13857 R4.F0.B13856 R4.F0.B13855 R4.F0.B13854 R4.F0.B13853 R4.F0.B13852 R4.F0.B13851 R4.F0.B13850 R4.F0.B13849 R4.F0.B13848 R4.F0.B13847 R4.F0.B13846 R4.F0.B13845 R4.F0.B13844 R4.F0.B13843 R4.F0.B13842 R4.F0.B13875 R4.F0.B13874 R4.F0.B13873 R4.F0.B13872 R4.F0.B13871 R4.F0.B13870 R4.F0.B13869 R4.F0.B13868 R4.F0.B13867 R4.F0.B13866 R4.F0.B13865 R4.F0.B13864 R4.F0.B13863 R4.F0.B13862 R4.F0.B13861 R4.F0.B13860 R4.F0.B13893 R4.F0.B13892 R4.F0.B13891 R4.F0.B13890 R4.F0.B13889 R4.F0.B13888 R4.F0.B13887 R4.F0.B13886 R4.F0.B13885 R4.F0.B13884 R4.F0.B13883 R4.F0.B13882 R4.F0.B13881 R4.F0.B13880 R4.F0.B13879 R4.F0.B13878 R4.F0.B13911 R4.F0.B13910 R4.F0.B13909 R4.F0.B13908 R4.F0.B13907 R4.F0.B13906 R4.F0.B13905 R4.F0.B13904 R4.F0.B13903 R4.F0.B13902 R4.F0.B13901 R4.F0.B13900 R4.F0.B13899 R4.F0.B13898 R4.F0.B13897 R4.F0.B13896 R4.F0.B13929 R4.F0.B13928 R4.F0.B13927 R4.F0.B13926 R4.F0.B13925 R4.F0.B13924 R4.F0.B13923 R4.F0.B13922 R4.F0.B13921 R4.F0.B13920 R4.F0.B13919 R4.F0.B13918 R4.F0.B13917 R4.F0.B13916 R4.F0.B13915 R4.F0.B13914 R4.F0.B13947 R4.F0.B13946 R4.F0.B13945 R4.F0.B13944 R4.F0.B13943 R4.F0.B13942 R4.F0.B13941 R4.F0.B13940 R4.F0.B13939 R4.F0.B13938 R4.F0.B13937 R4.F0.B13936 R4.F0.B13935 R4.F0.B13934 R4.F0.B13933 R4.F0.B13932 R4.F0.B13965 R4.F0.B13964 R4.F0.B13963 R4.F0.B13962 R4.F0.B13961 R4.F0.B13960 R4.F0.B13959 R4.F0.B13958 R4.F0.B13957 R4.F0.B13956 R4.F0.B13955 R4.F0.B13954 R4.F0.B13953 R4.F0.B13952 R4.F0.B13951 R4.F0.B13950 R4.F0.B13983 R4.F0.B13982 R4.F0.B13981 R4.F0.B13980 R4.F0.B13979 R4.F0.B13978 R4.F0.B13977 R4.F0.B13976 R4.F0.B13975 R4.F0.B13974 R4.F0.B13973 R4.F0.B13972 R4.F0.B13971 R4.F0.B13970 R4.F0.B13969 R4.F0.B13968 R4.F0.B14001 R4.F0.B14000 R4.F0.B13999 R4.F0.B13998 R4.F0.B13997 R4.F0.B13996 R4.F0.B13995 R4.F0.B13994 R4.F0.B13993 R4.F0.B13992 R4.F0.B13991 R4.F0.B13990 R4.F0.B13989 R4.F0.B13988 R4.F0.B13987 R4.F0.B13986 R4.F0.B14019 R4.F0.B14018 R4.F0.B14017 R4.F0.B14016 R4.F0.B14015 R4.F0.B14014 R4.F0.B14013 R4.F0.B14012 R4.F0.B14011 R4.F0.B14010 R4.F0.B14009 R4.F0.B14008 R4.F0.B14007 R4.F0.B14006 R4.F0.B14005 R4.F0.B14004 R4.F0.B14037 R4.F0.B14036 R4.F0.B14035 R4.F0.B14034 R4.F0.B14033 R4.F0.B14032 R4.F0.B14031 R4.F0.B14030 R4.F0.B14029 R4.F0.B14028 R4.F0.B14027 R4.F0.B14026 R4.F0.B14025 R4.F0.B14024 R4.F0.B14023 R4.F0.B14022 R4.F0.B14055 R4.F0.B14054 R4.F0.B14053 R4.F0.B14052 R4.F0.B14051 R4.F0.B14050 R4.F0.B14049 R4.F0.B14048 R4.F0.B14047 R4.F0.B14046 R4.F0.B14045 R4.F0.B14044 R4.F0.B14043 R4.F0.B14042 R4.F0.B14041 R4.F0.B14040 R4.F0.B14073 R4.F0.B14072 R4.F0.B14071 R4.F0.B14070 R4.F0.B14069 R4.F0.B14068 R4.F0.B14067 R4.F0.B14066 R4.F0.B14065 R4.F0.B14064 R4.F0.B14063 R4.F0.B14062 R4.F0.B14061 R4.F0.B14060 R4.F0.B14059 R4.F0.B14058 R4.F0.B14091 R4.F0.B14090 R4.F0.B14089 R4.F0.B14088 R4.F0.B14087 R4.F0.B14086 R4.F0.B14085 R4.F0.B14084 R4.F0.B14083 R4.F0.B14082 R4.F0.B14081 R4.F0.B14080 R4.F0.B14079 R4.F0.B14078 R4.F0.B14077 R4.F0.B14076 R4.F0.B14109 R4.F0.B14108 R4.F0.B14107 R4.F0.B14106 R4.F0.B14105 R4.F0.B14104 R4.F0.B14103 R4.F0.B14102 R4.F0.B14101 R4.F0.B14100 R4.F0.B14099 R4.F0.B14098 R4.F0.B14097 R4.F0.B14096 R4.F0.B14095 R4.F0.B14094 R4.F0.B14127 R4.F0.B14126 R4.F0.B14125 R4.F0.B14124 R4.F0.B14123 R4.F0.B14122 R4.F0.B14121 R4.F0.B14120 R4.F0.B14119 R4.F0.B14118 R4.F0.B14117 R4.F0.B14116 R4.F0.B14115 R4.F0.B14114 R4.F0.B14113 R4.F0.B14112 R4.F0.B14145 R4.F0.B14144 R4.F0.B14143 R4.F0.B14142 R4.F0.B14141 R4.F0.B14140 R4.F0.B14139 R4.F0.B14138 R4.F0.B14137 R4.F0.B14136 R4.F0.B14135 R4.F0.B14134 R4.F0.B14133 R4.F0.B14132 R4.F0.B14131 R4.F0.B14130 R4.F0.B14163 R4.F0.B14162 R4.F0.B14161 R4.F0.B14160 R4.F0.B14159 R4.F0.B14158 R4.F0.B14157 R4.F0.B14156 R4.F0.B14155 R4.F0.B14154 R4.F0.B14153 R4.F0.B14152 R4.F0.B14151 R4.F0.B14150 R4.F0.B14149 R4.F0.B14148 R4.F0.B14181 R4.F0.B14180 R4.F0.B14179 R4.F0.B14178 R4.F0.B14177 R4.F0.B14176 R4.F0.B14175 R4.F0.B14174 R4.F0.B14173 R4.F0.B14172 R4.F0.B14171 R4.F0.B14170 R4.F0.B14169 R4.F0.B14168 R4.F0.B14167 R4.F0.B14166 R4.F0.B14199 R4.F0.B14198 R4.F0.B14197 R4.F0.B14196 R4.F0.B14195 R4.F0.B14194 R4.F0.B14193 R4.F0.B14192 R4.F0.B14191 R4.F0.B14190 R4.F0.B14189 R4.F0.B14188 R4.F0.B14187 R4.F0.B14186 R4.F0.B14185 R4.F0.B14184 R4.F0.B14217 R4.F0.B14216 R4.F0.B14215 R4.F0.B14214 R4.F0.B14213 R4.F0.B14212 R4.F0.B14211 R4.F0.B14210 R4.F0.B14209 R4.F0.B14208 R4.F0.B14207 R4.F0.B14206 R4.F0.B14205 R4.F0.B14204 R4.F0.B14203 R4.F0.B14202 R4.F0.B14235 R4.F0.B14234 R4.F0.B14233 R4.F0.B14232 R4.F0.B14231 R4.F0.B14230 R4.F0.B14229 R4.F0.B14228 R4.F0.B14227 R4.F0.B14226 R4.F0.B14225 R4.F0.B14224 R4.F0.B14223 R4.F0.B14222 R4.F0.B14221 R4.F0.B14220 R4.F0.B14253 R4.F0.B14252 R4.F0.B14251 R4.F0.B14250 R4.F0.B14249 R4.F0.B14248 R4.F0.B14247 R4.F0.B14246 R4.F0.B14245 R4.F0.B14244 R4.F0.B14243 R4.F0.B14242 R4.F0.B14241 R4.F0.B14240 R4.F0.B14239 R4.F0.B14238 R4.F0.B14271 R4.F0.B14270 R4.F0.B14269 R4.F0.B14268 R4.F0.B14267 R4.F0.B14266 R4.F0.B14265 R4.F0.B14264 R4.F0.B14263 R4.F0.B14262 R4.F0.B14261 R4.F0.B14260 R4.F0.B14259 R4.F0.B14258 R4.F0.B14257 R4.F0.B14256 R4.F0.B14289 R4.F0.B14288 R4.F0.B14287 R4.F0.B14286 R4.F0.B14285 R4.F0.B14284 R4.F0.B14283 R4.F0.B14282 R4.F0.B14281 R4.F0.B14280 R4.F0.B14279 R4.F0.B14278 R4.F0.B14277 R4.F0.B14276 R4.F0.B14275 R4.F0.B14274 R4.F0.B14307 R4.F0.B14306 R4.F0.B14305 R4.F0.B14304 R4.F0.B14303 R4.F0.B14302 R4.F0.B14301 R4.F0.B14300 R4.F0.B14299 R4.F0.B14298 R4.F0.B14297 R4.F0.B14296 R4.F0.B14295 R4.F0.B14294 R4.F0.B14293 R4.F0.B14292 R4.F0.B14325 R4.F0.B14324 R4.F0.B14323 R4.F0.B14322 R4.F0.B14321 R4.F0.B14320 R4.F0.B14319 R4.F0.B14318 R4.F0.B14317 R4.F0.B14316 R4.F0.B14315 R4.F0.B14314 R4.F0.B14313 R4.F0.B14312 R4.F0.B14311 R4.F0.B14310 R4.F0.B14343 R4.F0.B14342 R4.F0.B14341 R4.F0.B14340 R4.F0.B14339 R4.F0.B14338 R4.F0.B14337 R4.F0.B14336 R4.F0.B14335 R4.F0.B14334 R4.F0.B14333 R4.F0.B14332 R4.F0.B14331 R4.F0.B14330 R4.F0.B14329 R4.F0.B14328 R4.F0.B14361 R4.F0.B14360 R4.F0.B14359 R4.F0.B14358 R4.F0.B14357 R4.F0.B14356 R4.F0.B14355 R4.F0.B14354 R4.F0.B14353 R4.F0.B14352 R4.F0.B14351 R4.F0.B14350 R4.F0.B14349 R4.F0.B14348 R4.F0.B14347 R4.F0.B14346 R4.F0.B14379 R4.F0.B14378 R4.F0.B14377 R4.F0.B14376 R4.F0.B14375 R4.F0.B14374 R4.F0.B14373 R4.F0.B14372 R4.F0.B14371 R4.F0.B14370 R4.F0.B14369 R4.F0.B14368 R4.F0.B14367 R4.F0.B14366 R4.F0.B14365 R4.F0.B14364 R4.F0.B14397 R4.F0.B14396 R4.F0.B14395 R4.F0.B14394 R4.F0.B14393 R4.F0.B14392 R4.F0.B14391 R4.F0.B14390 R4.F0.B14389 R4.F0.B14388 R4.F0.B14387 R4.F0.B14386 R4.F0.B14385 R4.F0.B14384 R4.F0.B14383 R4.F0.B14382 R4.F0.B14415 R4.F0.B14414 R4.F0.B14413 R4.F0.B14412 R4.F0.B14411 R4.F0.B14410 R4.F0.B14409 R4.F0.B14408 R4.F0.B14407 R4.F0.B14406 R4.F0.B14405 R4.F0.B14404 R4.F0.B14403 R4.F0.B14402 R4.F0.B14401 R4.F0.B14400 R4.F0.B14433 R4.F0.B14432 R4.F0.B14431 R4.F0.B14430 R4.F0.B14429 R4.F0.B14428 R4.F0.B14427 R4.F0.B14426 R4.F0.B14425 R4.F0.B14424 R4.F0.B14423 R4.F0.B14422 R4.F0.B14421 R4.F0.B14420 R4.F0.B14419 R4.F0.B14418 R4.F0.B14451 R4.F0.B14450 R4.F0.B14449 R4.F0.B14448 R4.F0.B14447 R4.F0.B14446 R4.F0.B14445 R4.F0.B14444 R4.F0.B14443 R4.F0.B14442 R4.F0.B14441 R4.F0.B14440 R4.F0.B14439 R4.F0.B14438 R4.F0.B14437 R4.F0.B14436 R4.F0.B14469 R4.F0.B14468 R4.F0.B14467 R4.F0.B14466 R4.F0.B14465 R4.F0.B14464 R4.F0.B14463 R4.F0.B14462 R4.F0.B14461 R4.F0.B14460 R4.F0.B14459 R4.F0.B14458 R4.F0.B14457 R4.F0.B14456 R4.F0.B14455 R4.F0.B14454 R4.F0.B14487 R4.F0.B14486 R4.F0.B14485 R4.F0.B14484 R4.F0.B14483 R4.F0.B14482 R4.F0.B14481 R4.F0.B14480 R4.F0.B14479 R4.F0.B14478 R4.F0.B14477 R4.F0.B14476 R4.F0.B14475 R4.F0.B14474 R4.F0.B14473 R4.F0.B14472 R4.F0.B14505 R4.F0.B14504 R4.F0.B14503 R4.F0.B14502 R4.F0.B14501 R4.F0.B14500 R4.F0.B14499 R4.F0.B14498 R4.F0.B14497 R4.F0.B14496 R4.F0.B14495 R4.F0.B14494 R4.F0.B14493 R4.F0.B14492 R4.F0.B14491 R4.F0.B14490 R4.F0.B14523 R4.F0.B14522 R4.F0.B14521 R4.F0.B14520 R4.F0.B14519 R4.F0.B14518 R4.F0.B14517 R4.F0.B14516 R4.F0.B14515 R4.F0.B14514 R4.F0.B14513 R4.F0.B14512 R4.F0.B14511 R4.F0.B14510 R4.F0.B14509 R4.F0.B14508 R4.F0.B14541 R4.F0.B14540 R4.F0.B14539 R4.F0.B14538 R4.F0.B14537 R4.F0.B14536 R4.F0.B14535 R4.F0.B14534 R4.F0.B14533 R4.F0.B14532 R4.F0.B14531 R4.F0.B14530 R4.F0.B14529 R4.F0.B14528 R4.F0.B14527 R4.F0.B14526 R4.F0.B14559 R4.F0.B14558 R4.F0.B14557 R4.F0.B14556 R4.F0.B14555 R4.F0.B14554 R4.F0.B14553 R4.F0.B14552 R4.F0.B14551 R4.F0.B14550 R4.F0.B14549 R4.F0.B14548 R4.F0.B14547 R4.F0.B14546 R4.F0.B14545 R4.F0.B14544 R4.F0.B14577 R4.F0.B14576 R4.F0.B14575 R4.F0.B14574 R4.F0.B14573 R4.F0.B14572 R4.F0.B14571 R4.F0.B14570 R4.F0.B14569 R4.F0.B14568 R4.F0.B14567 R4.F0.B14566 R4.F0.B14565 R4.F0.B14564 R4.F0.B14563 R4.F0.B14562 R4.F0.B14595 R4.F0.B14594 R4.F0.B14593 R4.F0.B14592 R4.F0.B14591 R4.F0.B14590 R4.F0.B14589 R4.F0.B14588 R4.F0.B14587 R4.F0.B14586 R4.F0.B14585 R4.F0.B14584 R4.F0.B14583 R4.F0.B14582 R4.F0.B14581 R4.F0.B14580 R4.F0.B14613 R4.F0.B14612 R4.F0.B14611 R4.F0.B14610 R4.F0.B14609 R4.F0.B14608 R4.F0.B14607 R4.F0.B14606 R4.F0.B14605 R4.F0.B14604 R4.F0.B14603 R4.F0.B14602 R4.F0.B14601 R4.F0.B14600 R4.F0.B14599 R4.F0.B14598 R4.F0.B14631 R4.F0.B14630 R4.F0.B14629 R4.F0.B14628 R4.F0.B14627 R4.F0.B14626 R4.F0.B14625 R4.F0.B14624 R4.F0.B14623 R4.F0.B14622 R4.F0.B14621 R4.F0.B14620 R4.F0.B14619 R4.F0.B14618 R4.F0.B14617 R4.F0.B14616 R4.F0.B14649 R4.F0.B14648 R4.F0.B14647 R4.F0.B14646 R4.F0.B14645 R4.F0.B14644 R4.F0.B14643 R4.F0.B14642 R4.F0.B14641 R4.F0.B14640 R4.F0.B14639 R4.F0.B14638 R4.F0.B14637 R4.F0.B14636 R4.F0.B14635 R4.F0.B14634 R4.F0.B14667 R4.F0.B14666 R4.F0.B14665 R4.F0.B14664 R4.F0.B14663 R4.F0.B14662 R4.F0.B14661 R4.F0.B14660 R4.F0.B14659 R4.F0.B14658 R4.F0.B14657 R4.F0.B14656 R4.F0.B14655 R4.F0.B14654 R4.F0.B14653 R4.F0.B14652 R4.F0.B14685 R4.F0.B14684 R4.F0.B14683 R4.F0.B14682 R4.F0.B14681 R4.F0.B14680 R4.F0.B14679 R4.F0.B14678 R4.F0.B14677 R4.F0.B14676 R4.F0.B14675 R4.F0.B14674 R4.F0.B14673 R4.F0.B14672 R4.F0.B14671 R4.F0.B14670 R4.F0.B14703 R4.F0.B14702 R4.F0.B14701 R4.F0.B14700 R4.F0.B14699 R4.F0.B14698 R4.F0.B14697 R4.F0.B14696 R4.F0.B14695 R4.F0.B14694 R4.F0.B14693 R4.F0.B14692 R4.F0.B14691 R4.F0.B14690 R4.F0.B14689 R4.F0.B14688 R4.F0.B14721 R4.F0.B14720 R4.F0.B14719 R4.F0.B14718 R4.F0.B14717 R4.F0.B14716 R4.F0.B14715 R4.F0.B14714 R4.F0.B14713 R4.F0.B14712 R4.F0.B14711 R4.F0.B14710 R4.F0.B14709 R4.F0.B14708 R4.F0.B14707 R4.F0.B14706 R4.F0.B14739 R4.F0.B14738 R4.F0.B14737 R4.F0.B14736 R4.F0.B14735 R4.F0.B14734 R4.F0.B14733 R4.F0.B14732 R4.F0.B14731 R4.F0.B14730 R4.F0.B14729 R4.F0.B14728 R4.F0.B14727 R4.F0.B14726 R4.F0.B14725 R4.F0.B14724 R4.F0.B14757 R4.F0.B14756 R4.F0.B14755 R4.F0.B14754 R4.F0.B14753 R4.F0.B14752 R4.F0.B14751 R4.F0.B14750 R4.F0.B14749 R4.F0.B14748 R4.F0.B14747 R4.F0.B14746 R4.F0.B14745 R4.F0.B14744 R4.F0.B14743 R4.F0.B14742 R4.F0.B14775 R4.F0.B14774 R4.F0.B14773 R4.F0.B14772 R4.F0.B14771 R4.F0.B14770 R4.F0.B14769 R4.F0.B14768 R4.F0.B14767 R4.F0.B14766 R4.F0.B14765 R4.F0.B14764 R4.F0.B14763 R4.F0.B14762 R4.F0.B14761 R4.F0.B14760 R4.F0.B14793 R4.F0.B14792 R4.F0.B14791 R4.F0.B14790 R4.F0.B14789 R4.F0.B14788 R4.F0.B14787 R4.F0.B14786 R4.F0.B14785 R4.F0.B14784 R4.F0.B14783 R4.F0.B14782 R4.F0.B14781 R4.F0.B14780 R4.F0.B14779 R4.F0.B14778 R4.F0.B14811 R4.F0.B14810 R4.F0.B14809 R4.F0.B14808 R4.F0.B14807 R4.F0.B14806 R4.F0.B14805 R4.F0.B14804 R4.F0.B14803 R4.F0.B14802 R4.F0.B14801 R4.F0.B14800 R4.F0.B14799 R4.F0.B14798 R4.F0.B14797 R4.F0.B14796 R4.F0.B14829 R4.F0.B14828 R4.F0.B14827 R4.F0.B14826 R4.F0.B14825 R4.F0.B14824 R4.F0.B14823 R4.F0.B14822 R4.F0.B14821 R4.F0.B14820 R4.F0.B14819 R4.F0.B14818 R4.F0.B14817 R4.F0.B14816 R4.F0.B14815 R4.F0.B14814 R4.F0.B14847 R4.F0.B14846 R4.F0.B14845 R4.F0.B14844 R4.F0.B14843 R4.F0.B14842 R4.F0.B14841 R4.F0.B14840 R4.F0.B14839 R4.F0.B14838 R4.F0.B14837 R4.F0.B14836 R4.F0.B14835 R4.F0.B14834 R4.F0.B14833 R4.F0.B14832 R4.F0.B14865 R4.F0.B14864 R4.F0.B14863 R4.F0.B14862 R4.F0.B14861 R4.F0.B14860 R4.F0.B14859 R4.F0.B14858 R4.F0.B14857 R4.F0.B14856 R4.F0.B14855 R4.F0.B14854 R4.F0.B14853 R4.F0.B14852 R4.F0.B14851 R4.F0.B14850 R4.F0.B14883 R4.F0.B14882 R4.F0.B14881 R4.F0.B14880 R4.F0.B14879 R4.F0.B14878 R4.F0.B14877 R4.F0.B14876 R4.F0.B14875 R4.F0.B14874 R4.F0.B14873 R4.F0.B14872 R4.F0.B14871 R4.F0.B14870 R4.F0.B14869 R4.F0.B14868 R4.F0.B14901 R4.F0.B14900 R4.F0.B14899 R4.F0.B14898 R4.F0.B14897 R4.F0.B14896 R4.F0.B14895 R4.F0.B14894 R4.F0.B14893 R4.F0.B14892 R4.F0.B14891 R4.F0.B14890 R4.F0.B14889 R4.F0.B14888 R4.F0.B14887 R4.F0.B14886 R4.F0.B14919 R4.F0.B14918 R4.F0.B14917 R4.F0.B14916 R4.F0.B14915 R4.F0.B14914 R4.F0.B14913 R4.F0.B14912 R4.F0.B14911 R4.F0.B14910 R4.F0.B14909 R4.F0.B14908 R4.F0.B14907 R4.F0.B14906 R4.F0.B14905 R4.F0.B14904 R4.F0.B14937 R4.F0.B14936 R4.F0.B14935 R4.F0.B14934 R4.F0.B14933 R4.F0.B14932 R4.F0.B14931 R4.F0.B14930 R4.F0.B14929 R4.F0.B14928 R4.F0.B14927 R4.F0.B14926 R4.F0.B14925 R4.F0.B14924 R4.F0.B14923 R4.F0.B14922 R4.F0.B14955 R4.F0.B14954 R4.F0.B14953 R4.F0.B14952 R4.F0.B14951 R4.F0.B14950 R4.F0.B14949 R4.F0.B14948 R4.F0.B14947 R4.F0.B14946 R4.F0.B14945 R4.F0.B14944 R4.F0.B14943 R4.F0.B14942 R4.F0.B14941 R4.F0.B14940 R4.F0.B14973 R4.F0.B14972 R4.F0.B14971 R4.F0.B14970 R4.F0.B14969 R4.F0.B14968 R4.F0.B14967 R4.F0.B14966 R4.F0.B14965 R4.F0.B14964 R4.F0.B14963 R4.F0.B14962 R4.F0.B14961 R4.F0.B14960 R4.F0.B14959 R4.F0.B14958 R4.F0.B14991 R4.F0.B14990 R4.F0.B14989 R4.F0.B14988 R4.F0.B14987 R4.F0.B14986 R4.F0.B14985 R4.F0.B14984 R4.F0.B14983 R4.F0.B14982 R4.F0.B14981 R4.F0.B14980 R4.F0.B14979 R4.F0.B14978 R4.F0.B14977 R4.F0.B14976 R4.F0.B15009 R4.F0.B15008 R4.F0.B15007 R4.F0.B15006 R4.F0.B15005 R4.F0.B15004 R4.F0.B15003 R4.F0.B15002 R4.F0.B15001 R4.F0.B15000 R4.F0.B14999 R4.F0.B14998 R4.F0.B14997 R4.F0.B14996 R4.F0.B14995 R4.F0.B14994 R4.F0.B15027 R4.F0.B15026 R4.F0.B15025 R4.F0.B15024 R4.F0.B15023 R4.F0.B15022 R4.F0.B15021 R4.F0.B15020 R4.F0.B15019 R4.F0.B15018 R4.F0.B15017 R4.F0.B15016 R4.F0.B15015 R4.F0.B15014 R4.F0.B15013 R4.F0.B15012 R4.F0.B15045 R4.F0.B15044 R4.F0.B15043 R4.F0.B15042 R4.F0.B15041 R4.F0.B15040 R4.F0.B15039 R4.F0.B15038 R4.F0.B15037 R4.F0.B15036 R4.F0.B15035 R4.F0.B15034 R4.F0.B15033 R4.F0.B15032 R4.F0.B15031 R4.F0.B15030 R4.F0.B15063 R4.F0.B15062 R4.F0.B15061 R4.F0.B15060 R4.F0.B15059 R4.F0.B15058 R4.F0.B15057 R4.F0.B15056 R4.F0.B15055 R4.F0.B15054 R4.F0.B15053 R4.F0.B15052 R4.F0.B15051 R4.F0.B15050 R4.F0.B15049 R4.F0.B15048 R4.F0.B15081 R4.F0.B15080 R4.F0.B15079 R4.F0.B15078 R4.F0.B15077 R4.F0.B15076 R4.F0.B15075 R4.F0.B15074 R4.F0.B15073 R4.F0.B15072 R4.F0.B15071 R4.F0.B15070 R4.F0.B15069 R4.F0.B15068 R4.F0.B15067 R4.F0.B15066 R4.F0.B15099 R4.F0.B15098 R4.F0.B15097 R4.F0.B15096 R4.F0.B15095 R4.F0.B15094 R4.F0.B15093 R4.F0.B15092 R4.F0.B15091 R4.F0.B15090 R4.F0.B15089 R4.F0.B15088 R4.F0.B15087 R4.F0.B15086 R4.F0.B15085 R4.F0.B15084 R4.F0.B15117 R4.F0.B15116 R4.F0.B15115 R4.F0.B15114 R4.F0.B15113 R4.F0.B15112 R4.F0.B15111 R4.F0.B15110 R4.F0.B15109 R4.F0.B15108 R4.F0.B15107 R4.F0.B15106 R4.F0.B15105 R4.F0.B15104 R4.F0.B15103 R4.F0.B15102 R4.F0.B15135 R4.F0.B15134 R4.F0.B15133 R4.F0.B15132 R4.F0.B15131 R4.F0.B15130 R4.F0.B15129 R4.F0.B15128 R4.F0.B15127 R4.F0.B15126 R4.F0.B15125 R4.F0.B15124 R4.F0.B15123 R4.F0.B15122 R4.F0.B15121 R4.F0.B15120 R4.F0.B15153 R4.F0.B15152 R4.F0.B15151 R4.F0.B15150 R4.F0.B15149 R4.F0.B15148 R4.F0.B15147 R4.F0.B15146 R4.F0.B15145 R4.F0.B15144 R4.F0.B15143 R4.F0.B15142 R4.F0.B15141 R4.F0.B15140 R4.F0.B15139 R4.F0.B15138 R4.F0.B15171 R4.F0.B15170 R4.F0.B15169 R4.F0.B15168 R4.F0.B15167 R4.F0.B15166 R4.F0.B15165 R4.F0.B15164 R4.F0.B15163 R4.F0.B15162 R4.F0.B15161 R4.F0.B15160 R4.F0.B15159 R4.F0.B15158 R4.F0.B15157 R4.F0.B15156 R4.F0.B15189 R4.F0.B15188 R4.F0.B15187 R4.F0.B15186 R4.F0.B15185 R4.F0.B15184 R4.F0.B15183 R4.F0.B15182 R4.F0.B15181 R4.F0.B15180 R4.F0.B15179 R4.F0.B15178 R4.F0.B15177 R4.F0.B15176 R4.F0.B15175 R4.F0.B15174 R4.F0.B15207 R4.F0.B15206 R4.F0.B15205 R4.F0.B15204 R4.F0.B15203 R4.F0.B15202 R4.F0.B15201 R4.F0.B15200 R4.F0.B15199 R4.F0.B15198 R4.F0.B15197 R4.F0.B15196 R4.F0.B15195 R4.F0.B15194 R4.F0.B15193 R4.F0.B15192 R4.F0.B15225 R4.F0.B15224 R4.F0.B15223 R4.F0.B15222 R4.F0.B15221 R4.F0.B15220 R4.F0.B15219 R4.F0.B15218 R4.F0.B15217 R4.F0.B15216 R4.F0.B15215 R4.F0.B15214 R4.F0.B15213 R4.F0.B15212 R4.F0.B15211 R4.F0.B15210 R4.F0.B15243 R4.F0.B15242 R4.F0.B15241 R4.F0.B15240 R4.F0.B15239 R4.F0.B15238 R4.F0.B15237 R4.F0.B15236 R4.F0.B15235 R4.F0.B15234 R4.F0.B15233 R4.F0.B15232 R4.F0.B15231 R4.F0.B15230 R4.F0.B15229 R4.F0.B15228 R4.F0.B15261 R4.F0.B15260 R4.F0.B15259 R4.F0.B15258 R4.F0.B15257 R4.F0.B15256 R4.F0.B15255 R4.F0.B15254 R4.F0.B15253 R4.F0.B15252 R4.F0.B15251 R4.F0.B15250 R4.F0.B15249 R4.F0.B15248 R4.F0.B15247 R4.F0.B15246 R4.F0.B15279 R4.F0.B15278 R4.F0.B15277 R4.F0.B15276 R4.F0.B15275 R4.F0.B15274 R4.F0.B15273 R4.F0.B15272 R4.F0.B15271 R4.F0.B15270 R4.F0.B15269 R4.F0.B15268 R4.F0.B15267 R4.F0.B15266 R4.F0.B15265 R4.F0.B15264 R4.F0.B15297 R4.F0.B15296 R4.F0.B15295 R4.F0.B15294 R4.F0.B15293 R4.F0.B15292 R4.F0.B15291 R4.F0.B15290 R4.F0.B15289 R4.F0.B15288 R4.F0.B15287 R4.F0.B15286 R4.F0.B15285 R4.F0.B15284 R4.F0.B15283 R4.F0.B15282 R4.F0.B15315 R4.F0.B15314 R4.F0.B15313 R4.F0.B15312 R4.F0.B15311 R4.F0.B15310 R4.F0.B15309 R4.F0.B15308 R4.F0.B15307 R4.F0.B15306 R4.F0.B15305 R4.F0.B15304 R4.F0.B15303 R4.F0.B15302 R4.F0.B15301 R4.F0.B15300 R4.F0.B15333 R4.F0.B15332 R4.F0.B15331 R4.F0.B15330 R4.F0.B15329 R4.F0.B15328 R4.F0.B15327 R4.F0.B15326 R4.F0.B15325 R4.F0.B15324 R4.F0.B15323 R4.F0.B15322 R4.F0.B15321 R4.F0.B15320 R4.F0.B15319 R4.F0.B15318 R4.F0.B15351 R4.F0.B15350 R4.F0.B15349 R4.F0.B15348 R4.F0.B15347 R4.F0.B15346 R4.F0.B15345 R4.F0.B15344 R4.F0.B15343 R4.F0.B15342 R4.F0.B15341 R4.F0.B15340 R4.F0.B15339 R4.F0.B15338 R4.F0.B15337 R4.F0.B15336 R4.F0.B15369 R4.F0.B15368 R4.F0.B15367 R4.F0.B15366 R4.F0.B15365 R4.F0.B15364 R4.F0.B15363 R4.F0.B15362 R4.F0.B15361 R4.F0.B15360 R4.F0.B15359 R4.F0.B15358 R4.F0.B15357 R4.F0.B15356 R4.F0.B15355 R4.F0.B15354 R4.F0.B15387 R4.F0.B15386 R4.F0.B15385 R4.F0.B15384 R4.F0.B15383 R4.F0.B15382 R4.F0.B15381 R4.F0.B15380 R4.F0.B15379 R4.F0.B15378 R4.F0.B15377 R4.F0.B15376 R4.F0.B15375 R4.F0.B15374 R4.F0.B15373 R4.F0.B15372 R4.F0.B15405 R4.F0.B15404 R4.F0.B15403 R4.F0.B15402 R4.F0.B15401 R4.F0.B15400 R4.F0.B15399 R4.F0.B15398 R4.F0.B15397 R4.F0.B15396 R4.F0.B15395 R4.F0.B15394 R4.F0.B15393 R4.F0.B15392 R4.F0.B15391 R4.F0.B15390 R4.F0.B15423 R4.F0.B15422 R4.F0.B15421 R4.F0.B15420 R4.F0.B15419 R4.F0.B15418 R4.F0.B15417 R4.F0.B15416 R4.F0.B15415 R4.F0.B15414 R4.F0.B15413 R4.F0.B15412 R4.F0.B15411 R4.F0.B15410 R4.F0.B15409 R4.F0.B15408 R4.F0.B15441 R4.F0.B15440 R4.F0.B15439 R4.F0.B15438 R4.F0.B15437 R4.F0.B15436 R4.F0.B15435 R4.F0.B15434 R4.F0.B15433 R4.F0.B15432 R4.F0.B15431 R4.F0.B15430 R4.F0.B15429 R4.F0.B15428 R4.F0.B15427 R4.F0.B15426 R4.F0.B15459 R4.F0.B15458 R4.F0.B15457 R4.F0.B15456 R4.F0.B15455 R4.F0.B15454 R4.F0.B15453 R4.F0.B15452 R4.F0.B15451 R4.F0.B15450 R4.F0.B15449 R4.F0.B15448 R4.F0.B15447 R4.F0.B15446 R4.F0.B15445 R4.F0.B15444 R4.F0.B15477 R4.F0.B15476 R4.F0.B15475 R4.F0.B15474 R4.F0.B15473 R4.F0.B15472 R4.F0.B15471 R4.F0.B15470 R4.F0.B15469 R4.F0.B15468 R4.F0.B15467 R4.F0.B15466 R4.F0.B15465 R4.F0.B15464 R4.F0.B15463 R4.F0.B15462 R4.F0.B15495 R4.F0.B15494 R4.F0.B15493 R4.F0.B15492 R4.F0.B15491 R4.F0.B15490 R4.F0.B15489 R4.F0.B15488 R4.F0.B15487 R4.F0.B15486 R4.F0.B15485 R4.F0.B15484 R4.F0.B15483 R4.F0.B15482 R4.F0.B15481 R4.F0.B15480 R4.F0.B15513 R4.F0.B15512 R4.F0.B15511 R4.F0.B15510 R4.F0.B15509 R4.F0.B15508 R4.F0.B15507 R4.F0.B15506 R4.F0.B15505 R4.F0.B15504 R4.F0.B15503 R4.F0.B15502 R4.F0.B15501 R4.F0.B15500 R4.F0.B15499 R4.F0.B15498 R4.F0.B15531 R4.F0.B15530 R4.F0.B15529 R4.F0.B15528 R4.F0.B15527 R4.F0.B15526 R4.F0.B15525 R4.F0.B15524 R4.F0.B15523 R4.F0.B15522 R4.F0.B15521 R4.F0.B15520 R4.F0.B15519 R4.F0.B15518 R4.F0.B15517 R4.F0.B15516 R4.F0.B15549 R4.F0.B15548 R4.F0.B15547 R4.F0.B15546 R4.F0.B15545 R4.F0.B15544 R4.F0.B15543 R4.F0.B15542 R4.F0.B15541 R4.F0.B15540 R4.F0.B15539 R4.F0.B15538 R4.F0.B15537 R4.F0.B15536 R4.F0.B15535 R4.F0.B15534 R4.F0.B15567 R4.F0.B15566 R4.F0.B15565 R4.F0.B15564 R4.F0.B15563 R4.F0.B15562 R4.F0.B15561 R4.F0.B15560 R4.F0.B15559 R4.F0.B15558 R4.F0.B15557 R4.F0.B15556 R4.F0.B15555 R4.F0.B15554 R4.F0.B15553 R4.F0.B15552 R4.F0.B15585 R4.F0.B15584 R4.F0.B15583 R4.F0.B15582 R4.F0.B15581 R4.F0.B15580 R4.F0.B15579 R4.F0.B15578 R4.F0.B15577 R4.F0.B15576 R4.F0.B15575 R4.F0.B15574 R4.F0.B15573 R4.F0.B15572 R4.F0.B15571 R4.F0.B15570 R4.F0.B15603 R4.F0.B15602 R4.F0.B15601 R4.F0.B15600 R4.F0.B15599 R4.F0.B15598 R4.F0.B15597 R4.F0.B15596 R4.F0.B15595 R4.F0.B15594 R4.F0.B15593 R4.F0.B15592 R4.F0.B15591 R4.F0.B15590 R4.F0.B15589 R4.F0.B15588 R4.F0.B15621 R4.F0.B15620 R4.F0.B15619 R4.F0.B15618 R4.F0.B15617 R4.F0.B15616 R4.F0.B15615 R4.F0.B15614 R4.F0.B15613 R4.F0.B15612 R4.F0.B15611 R4.F0.B15610 R4.F0.B15609 R4.F0.B15608 R4.F0.B15607 R4.F0.B15606 R4.F0.B15639 R4.F0.B15638 R4.F0.B15637 R4.F0.B15636 R4.F0.B15635 R4.F0.B15634 R4.F0.B15633 R4.F0.B15632 R4.F0.B15631 R4.F0.B15630 R4.F0.B15629 R4.F0.B15628 R4.F0.B15627 R4.F0.B15626 R4.F0.B15625 R4.F0.B15624 R4.F0.B15657 R4.F0.B15656 R4.F0.B15655 R4.F0.B15654 R4.F0.B15653 R4.F0.B15652 R4.F0.B15651 R4.F0.B15650 R4.F0.B15649 R4.F0.B15648 R4.F0.B15647 R4.F0.B15646 R4.F0.B15645 R4.F0.B15644 R4.F0.B15643 R4.F0.B15642 R4.F0.B15675 R4.F0.B15674 R4.F0.B15673 R4.F0.B15672 R4.F0.B15671 R4.F0.B15670 R4.F0.B15669 R4.F0.B15668 R4.F0.B15667 R4.F0.B15666 R4.F0.B15665 R4.F0.B15664 R4.F0.B15663 R4.F0.B15662 R4.F0.B15661 R4.F0.B15660 R4.F0.B15693 R4.F0.B15692 R4.F0.B15691 R4.F0.B15690 R4.F0.B15689 R4.F0.B15688 R4.F0.B15687 R4.F0.B15686 R4.F0.B15685 R4.F0.B15684 R4.F0.B15683 R4.F0.B15682 R4.F0.B15681 R4.F0.B15680 R4.F0.B15679 R4.F0.B15678 R4.F0.B15711 R4.F0.B15710 R4.F0.B15709 R4.F0.B15708 R4.F0.B15707 R4.F0.B15706 R4.F0.B15705 R4.F0.B15704 R4.F0.B15703 R4.F0.B15702 R4.F0.B15701 R4.F0.B15700 R4.F0.B15699 R4.F0.B15698 R4.F0.B15697 R4.F0.B15696 R4.F0.B15729 R4.F0.B15728 R4.F0.B15727 R4.F0.B15726 R4.F0.B15725 R4.F0.B15724 R4.F0.B15723 R4.F0.B15722 R4.F0.B15721 R4.F0.B15720 R4.F0.B15719 R4.F0.B15718 R4.F0.B15717 R4.F0.B15716 R4.F0.B15715 R4.F0.B15714 R4.F0.B15747 R4.F0.B15746 R4.F0.B15745 R4.F0.B15744 R4.F0.B15743 R4.F0.B15742 R4.F0.B15741 R4.F0.B15740 R4.F0.B15739 R4.F0.B15738 R4.F0.B15737 R4.F0.B15736 R4.F0.B15735 R4.F0.B15734 R4.F0.B15733 R4.F0.B15732 R4.F0.B15765 R4.F0.B15764 R4.F0.B15763 R4.F0.B15762 R4.F0.B15761 R4.F0.B15760 R4.F0.B15759 R4.F0.B15758 R4.F0.B15757 R4.F0.B15756 R4.F0.B15755 R4.F0.B15754 R4.F0.B15753 R4.F0.B15752 R4.F0.B15751 R4.F0.B15750 R4.F0.B15783 R4.F0.B15782 R4.F0.B15781 R4.F0.B15780 R4.F0.B15779 R4.F0.B15778 R4.F0.B15777 R4.F0.B15776 R4.F0.B15775 R4.F0.B15774 R4.F0.B15773 R4.F0.B15772 R4.F0.B15771 R4.F0.B15770 R4.F0.B15769 R4.F0.B15768 R4.F0.B15801 R4.F0.B15800 R4.F0.B15799 R4.F0.B15798 R4.F0.B15797 R4.F0.B15796 R4.F0.B15795 R4.F0.B15794 R4.F0.B15793 R4.F0.B15792 R4.F0.B15791 R4.F0.B15790 R4.F0.B15789 R4.F0.B15788 R4.F0.B15787 R4.F0.B15786 R4.F0.B15819 R4.F0.B15818 R4.F0.B15817 R4.F0.B15816 R4.F0.B15815 R4.F0.B15814 R4.F0.B15813 R4.F0.B15812 R4.F0.B15811 R4.F0.B15810 R4.F0.B15809 R4.F0.B15808 R4.F0.B15807 R4.F0.B15806 R4.F0.B15805 R4.F0.B15804 R4.F0.B15837 R4.F0.B15836 R4.F0.B15835 R4.F0.B15834 R4.F0.B15833 R4.F0.B15832 R4.F0.B15831 R4.F0.B15830 R4.F0.B15829 R4.F0.B15828 R4.F0.B15827 R4.F0.B15826 R4.F0.B15825 R4.F0.B15824 R4.F0.B15823 R4.F0.B15822 R4.F0.B15855 R4.F0.B15854 R4.F0.B15853 R4.F0.B15852 R4.F0.B15851 R4.F0.B15850 R4.F0.B15849 R4.F0.B15848 R4.F0.B15847 R4.F0.B15846 R4.F0.B15845 R4.F0.B15844 R4.F0.B15843 R4.F0.B15842 R4.F0.B15841 R4.F0.B15840 R4.F0.B15873 R4.F0.B15872 R4.F0.B15871 R4.F0.B15870 R4.F0.B15869 R4.F0.B15868 R4.F0.B15867 R4.F0.B15866 R4.F0.B15865 R4.F0.B15864 R4.F0.B15863 R4.F0.B15862 R4.F0.B15861 R4.F0.B15860 R4.F0.B15859 R4.F0.B15858 R4.F0.B15891 R4.F0.B15890 R4.F0.B15889 R4.F0.B15888 R4.F0.B15887 R4.F0.B15886 R4.F0.B15885 R4.F0.B15884 R4.F0.B15883 R4.F0.B15882 R4.F0.B15881 R4.F0.B15880 R4.F0.B15879 R4.F0.B15878 R4.F0.B15877 R4.F0.B15876 R4.F0.B15909 R4.F0.B15908 R4.F0.B15907 R4.F0.B15906 R4.F0.B15905 R4.F0.B15904 R4.F0.B15903 R4.F0.B15902 R4.F0.B15901 R4.F0.B15900 R4.F0.B15899 R4.F0.B15898 R4.F0.B15897 R4.F0.B15896 R4.F0.B15895 R4.F0.B15894 R4.F0.B15927 R4.F0.B15926 R4.F0.B15925 R4.F0.B15924 R4.F0.B15923 R4.F0.B15922 R4.F0.B15921 R4.F0.B15920 R4.F0.B15919 R4.F0.B15918 R4.F0.B15917 R4.F0.B15916 R4.F0.B15915 R4.F0.B15914 R4.F0.B15913 R4.F0.B15912 R4.F0.B15945 R4.F0.B15944 R4.F0.B15943 R4.F0.B15942 R4.F0.B15941 R4.F0.B15940 R4.F0.B15939 R4.F0.B15938 R4.F0.B15937 R4.F0.B15936 R4.F0.B15935 R4.F0.B15934 R4.F0.B15933 R4.F0.B15932 R4.F0.B15931 R4.F0.B15930 R4.F0.B15963 R4.F0.B15962 R4.F0.B15961 R4.F0.B15960 R4.F0.B15959 R4.F0.B15958 R4.F0.B15957 R4.F0.B15956 R4.F0.B15955 R4.F0.B15954 R4.F0.B15953 R4.F0.B15952 R4.F0.B15951 R4.F0.B15950 R4.F0.B15949 R4.F0.B15948 R4.F0.B15981 R4.F0.B15980 R4.F0.B15979 R4.F0.B15978 R4.F0.B15977 R4.F0.B15976 R4.F0.B15975 R4.F0.B15974 R4.F0.B15973 R4.F0.B15972 R4.F0.B15971 R4.F0.B15970 R4.F0.B15969 R4.F0.B15968 R4.F0.B15967 R4.F0.B15966 R4.F0.B15999 R4.F0.B15998 R4.F0.B15997 R4.F0.B15996 R4.F0.B15995 R4.F0.B15994 R4.F0.B15993 R4.F0.B15992 R4.F0.B15991 R4.F0.B15990 R4.F0.B15989 R4.F0.B15988 R4.F0.B15987 R4.F0.B15986 R4.F0.B15985 R4.F0.B15984 R4.F0.B16017 R4.F0.B16016 R4.F0.B16015 R4.F0.B16014 R4.F0.B16013 R4.F0.B16012 R4.F0.B16011 R4.F0.B16010 R4.F0.B16009 R4.F0.B16008 R4.F0.B16007 R4.F0.B16006 R4.F0.B16005 R4.F0.B16004 R4.F0.B16003 R4.F0.B16002 R4.F0.B16035 R4.F0.B16034 R4.F0.B16033 R4.F0.B16032 R4.F0.B16031 R4.F0.B16030 R4.F0.B16029 R4.F0.B16028 R4.F0.B16027 R4.F0.B16026 R4.F0.B16025 R4.F0.B16024 R4.F0.B16023 R4.F0.B16022 R4.F0.B16021 R4.F0.B16020 R4.F0.B16053 R4.F0.B16052 R4.F0.B16051 R4.F0.B16050 R4.F0.B16049 R4.F0.B16048 R4.F0.B16047 R4.F0.B16046 R4.F0.B16045 R4.F0.B16044 R4.F0.B16043 R4.F0.B16042 R4.F0.B16041 R4.F0.B16040 R4.F0.B16039 R4.F0.B16038 R4.F0.B16071 R4.F0.B16070 R4.F0.B16069 R4.F0.B16068 R4.F0.B16067 R4.F0.B16066 R4.F0.B16065 R4.F0.B16064 R4.F0.B16063 R4.F0.B16062 R4.F0.B16061 R4.F0.B16060 R4.F0.B16059 R4.F0.B16058 R4.F0.B16057 R4.F0.B16056 R4.F0.B16089 R4.F0.B16088 R4.F0.B16087 R4.F0.B16086 R4.F0.B16085 R4.F0.B16084 R4.F0.B16083 R4.F0.B16082 R4.F0.B16081 R4.F0.B16080 R4.F0.B16079 R4.F0.B16078 R4.F0.B16077 R4.F0.B16076 R4.F0.B16075 R4.F0.B16074 R4.F0.B16107 R4.F0.B16106 R4.F0.B16105 R4.F0.B16104 R4.F0.B16103 R4.F0.B16102 R4.F0.B16101 R4.F0.B16100 R4.F0.B16099 R4.F0.B16098 R4.F0.B16097 R4.F0.B16096 R4.F0.B16095 R4.F0.B16094 R4.F0.B16093 R4.F0.B16092 R4.F0.B16125 R4.F0.B16124 R4.F0.B16123 R4.F0.B16122 R4.F0.B16121 R4.F0.B16120 R4.F0.B16119 R4.F0.B16118 R4.F0.B16117 R4.F0.B16116 R4.F0.B16115 R4.F0.B16114 R4.F0.B16113 R4.F0.B16112 R4.F0.B16111 R4.F0.B16110 R4.F0.B16143 R4.F0.B16142 R4.F0.B16141 R4.F0.B16140 R4.F0.B16139 R4.F0.B16138 R4.F0.B16137 R4.F0.B16136 R4.F0.B16135 R4.F0.B16134 R4.F0.B16133 R4.F0.B16132 R4.F0.B16131 R4.F0.B16130 R4.F0.B16129 R4.F0.B16128 R4.F0.B16161 R4.F0.B16160 R4.F0.B16159 R4.F0.B16158 R4.F0.B16157 R4.F0.B16156 R4.F0.B16155 R4.F0.B16154 R4.F0.B16153 R4.F0.B16152 R4.F0.B16151 R4.F0.B16150 R4.F0.B16149 R4.F0.B16148 R4.F0.B16147 R4.F0.B16146 R4.F0.B16179 R4.F0.B16178 R4.F0.B16177 R4.F0.B16176 R4.F0.B16175 R4.F0.B16174 R4.F0.B16173 R4.F0.B16172 R4.F0.B16171 R4.F0.B16170 R4.F0.B16169 R4.F0.B16168 R4.F0.B16167 R4.F0.B16166 R4.F0.B16165 R4.F0.B16164 R4.F0.B16197 R4.F0.B16196 R4.F0.B16195 R4.F0.B16194 R4.F0.B16193 R4.F0.B16192 R4.F0.B16191 R4.F0.B16190 R4.F0.B16189 R4.F0.B16188 R4.F0.B16187 R4.F0.B16186 R4.F0.B16185 R4.F0.B16184 R4.F0.B16183 R4.F0.B16182 R4.F0.B16215 R4.F0.B16214 R4.F0.B16213 R4.F0.B16212 R4.F0.B16211 R4.F0.B16210 R4.F0.B16209 R4.F0.B16208 R4.F0.B16207 R4.F0.B16206 R4.F0.B16205 R4.F0.B16204 R4.F0.B16203 R4.F0.B16202 R4.F0.B16201 R4.F0.B16200 R4.F0.B16233 R4.F0.B16232 R4.F0.B16231 R4.F0.B16230 R4.F0.B16229 R4.F0.B16228 R4.F0.B16227 R4.F0.B16226 R4.F0.B16225 R4.F0.B16224 R4.F0.B16223 R4.F0.B16222 R4.F0.B16221 R4.F0.B16220 R4.F0.B16219 R4.F0.B16218 R4.F0.B16251 R4.F0.B16250 R4.F0.B16249 R4.F0.B16248 R4.F0.B16247 R4.F0.B16246 R4.F0.B16245 R4.F0.B16244 R4.F0.B16243 R4.F0.B16242 R4.F0.B16241 R4.F0.B16240 R4.F0.B16239 R4.F0.B16238 R4.F0.B16237 R4.F0.B16236 R4.F0.B16269 R4.F0.B16268 R4.F0.B16267 R4.F0.B16266 R4.F0.B16265 R4.F0.B16264 R4.F0.B16263 R4.F0.B16262 R4.F0.B16261 R4.F0.B16260 R4.F0.B16259 R4.F0.B16258 R4.F0.B16257 R4.F0.B16256 R4.F0.B16255 R4.F0.B16254 R4.F0.B16287 R4.F0.B16286 R4.F0.B16285 R4.F0.B16284 R4.F0.B16283 R4.F0.B16282 R4.F0.B16281 R4.F0.B16280 R4.F0.B16279 R4.F0.B16278 R4.F0.B16277 R4.F0.B16276 R4.F0.B16275 R4.F0.B16274 R4.F0.B16273 R4.F0.B16272 R4.F0.B16305 R4.F0.B16304 R4.F0.B16303 R4.F0.B16302 R4.F0.B16301 R4.F0.B16300 R4.F0.B16299 R4.F0.B16298 R4.F0.B16297 R4.F0.B16296 R4.F0.B16295 R4.F0.B16294 R4.F0.B16293 R4.F0.B16292 R4.F0.B16291 R4.F0.B16290 R4.F0.B16323 R4.F0.B16322 R4.F0.B16321 R4.F0.B16320 R4.F0.B16319 R4.F0.B16318 R4.F0.B16317 R4.F0.B16316 R4.F0.B16315 R4.F0.B16314 R4.F0.B16313 R4.F0.B16312 R4.F0.B16311 R4.F0.B16310 R4.F0.B16309 R4.F0.B16308 R4.F0.B16341 R4.F0.B16340 R4.F0.B16339 R4.F0.B16338 R4.F0.B16337 R4.F0.B16336 R4.F0.B16335 R4.F0.B16334 R4.F0.B16333 R4.F0.B16332 R4.F0.B16331 R4.F0.B16330 R4.F0.B16329 R4.F0.B16328 R4.F0.B16327 R4.F0.B16326 R4.F0.B16359 R4.F0.B16358 R4.F0.B16357 R4.F0.B16356 R4.F0.B16355 R4.F0.B16354 R4.F0.B16353 R4.F0.B16352 R4.F0.B16351 R4.F0.B16350 R4.F0.B16349 R4.F0.B16348 R4.F0.B16347 R4.F0.B16346 R4.F0.B16345 R4.F0.B16344 R4.F0.B16377 R4.F0.B16376 R4.F0.B16375 R4.F0.B16374 R4.F0.B16373 R4.F0.B16372 R4.F0.B16371 R4.F0.B16370 R4.F0.B16369 R4.F0.B16368 R4.F0.B16367 R4.F0.B16366 R4.F0.B16365 R4.F0.B16364 R4.F0.B16363 R4.F0.B16362 R4.F0.B16395 R4.F0.B16394 R4.F0.B16393 R4.F0.B16392 R4.F0.B16391 R4.F0.B16390 R4.F0.B16389 R4.F0.B16388 R4.F0.B16387 R4.F0.B16386 R4.F0.B16385 R4.F0.B16384 R4.F0.B16383 R4.F0.B16382 R4.F0.B16381 R4.F0.B16380 R4.F0.B16413 R4.F0.B16412 R4.F0.B16411 R4.F0.B16410 R4.F0.B16409 R4.F0.B16408 R4.F0.B16407 R4.F0.B16406 R4.F0.B16405 R4.F0.B16404 R4.F0.B16403 R4.F0.B16402 R4.F0.B16401 R4.F0.B16400 R4.F0.B16399 R4.F0.B16398 R4.F0.B16431 R4.F0.B16430 R4.F0.B16429 R4.F0.B16428 R4.F0.B16427 R4.F0.B16426 R4.F0.B16425 R4.F0.B16424 R4.F0.B16423 R4.F0.B16422 R4.F0.B16421 R4.F0.B16420 R4.F0.B16419 R4.F0.B16418 R4.F0.B16417 R4.F0.B16416 R4.F0.B16449 R4.F0.B16448 R4.F0.B16447 R4.F0.B16446 R4.F0.B16445 R4.F0.B16444 R4.F0.B16443 R4.F0.B16442 R4.F0.B16441 R4.F0.B16440 R4.F0.B16439 R4.F0.B16438 R4.F0.B16437 R4.F0.B16436 R4.F0.B16435 R4.F0.B16434 R4.F0.B16467 R4.F0.B16466 R4.F0.B16465 R4.F0.B16464 R4.F0.B16463 R4.F0.B16462 R4.F0.B16461 R4.F0.B16460 R4.F0.B16459 R4.F0.B16458 R4.F0.B16457 R4.F0.B16456 R4.F0.B16455 R4.F0.B16454 R4.F0.B16453 R4.F0.B16452 R4.F0.B16485 R4.F0.B16484 R4.F0.B16483 R4.F0.B16482 R4.F0.B16481 R4.F0.B16480 R4.F0.B16479 R4.F0.B16478 R4.F0.B16477 R4.F0.B16476 R4.F0.B16475 R4.F0.B16474 R4.F0.B16473 R4.F0.B16472 R4.F0.B16471 R4.F0.B16470 R4.F0.B16503 R4.F0.B16502 R4.F0.B16501 R4.F0.B16500 R4.F0.B16499 R4.F0.B16498 R4.F0.B16497 R4.F0.B16496 R4.F0.B16495 R4.F0.B16494 R4.F0.B16493 R4.F0.B16492 R4.F0.B16491 R4.F0.B16490 R4.F0.B16489 R4.F0.B16488 R4.F0.B16521 R4.F0.B16520 R4.F0.B16519 R4.F0.B16518 R4.F0.B16517 R4.F0.B16516 R4.F0.B16515 R4.F0.B16514 R4.F0.B16513 R4.F0.B16512 R4.F0.B16511 R4.F0.B16510 R4.F0.B16509 R4.F0.B16508 R4.F0.B16507 R4.F0.B16506 R4.F0.B16539 R4.F0.B16538 R4.F0.B16537 R4.F0.B16536 R4.F0.B16535 R4.F0.B16534 R4.F0.B16533 R4.F0.B16532 R4.F0.B16531 R4.F0.B16530 R4.F0.B16529 R4.F0.B16528 R4.F0.B16527 R4.F0.B16526 R4.F0.B16525 R4.F0.B16524 R4.F0.B16557 R4.F0.B16556 R4.F0.B16555 R4.F0.B16554 R4.F0.B16553 R4.F0.B16552 R4.F0.B16551 R4.F0.B16550 R4.F0.B16549 R4.F0.B16548 R4.F0.B16547 R4.F0.B16546 R4.F0.B16545 R4.F0.B16544 R4.F0.B16543 R4.F0.B16542 R4.F0.B16575 R4.F0.B16574 R4.F0.B16573 R4.F0.B16572 R4.F0.B16571 R4.F0.B16570 R4.F0.B16569 R4.F0.B16568 R4.F0.B16567 R4.F0.B16566 R4.F0.B16565 R4.F0.B16564 R4.F0.B16563 R4.F0.B16562 R4.F0.B16561 R4.F0.B16560 R4.F0.B16593 R4.F0.B16592 R4.F0.B16591 R4.F0.B16590 R4.F0.B16589 R4.F0.B16588 R4.F0.B16587 R4.F0.B16586 R4.F0.B16585 R4.F0.B16584 R4.F0.B16583 R4.F0.B16582 R4.F0.B16581 R4.F0.B16580 R4.F0.B16579 R4.F0.B16578 R4.F0.B16611 R4.F0.B16610 R4.F0.B16609 R4.F0.B16608 R4.F0.B16607 R4.F0.B16606 R4.F0.B16605 R4.F0.B16604 R4.F0.B16603 R4.F0.B16602 R4.F0.B16601 R4.F0.B16600 R4.F0.B16599 R4.F0.B16598 R4.F0.B16597 R4.F0.B16596 R4.F0.B16629 R4.F0.B16628 R4.F0.B16627 R4.F0.B16626 R4.F0.B16625 R4.F0.B16624 R4.F0.B16623 R4.F0.B16622 R4.F0.B16621 R4.F0.B16620 R4.F0.B16619 R4.F0.B16618 R4.F0.B16617 R4.F0.B16616 R4.F0.B16615 R4.F0.B16614 R4.F0.B16647 R4.F0.B16646 R4.F0.B16645 R4.F0.B16644 R4.F0.B16643 R4.F0.B16642 R4.F0.B16641 R4.F0.B16640 R4.F0.B16639 R4.F0.B16638 R4.F0.B16637 R4.F0.B16636 R4.F0.B16635 R4.F0.B16634 R4.F0.B16633 R4.F0.B16632 R4.F0.B16665 R4.F0.B16664 R4.F0.B16663 R4.F0.B16662 R4.F0.B16661 R4.F0.B16660 R4.F0.B16659 R4.F0.B16658 R4.F0.B16657 R4.F0.B16656 R4.F0.B16655 R4.F0.B16654 R4.F0.B16653 R4.F0.B16652 R4.F0.B16651 R4.F0.B16650 R4.F0.B16683 R4.F0.B16682 R4.F0.B16681 R4.F0.B16680 R4.F0.B16679 R4.F0.B16678 R4.F0.B16677 R4.F0.B16676 R4.F0.B16675 R4.F0.B16674 R4.F0.B16673 R4.F0.B16672 R4.F0.B16671 R4.F0.B16670 R4.F0.B16669 R4.F0.B16668 R4.F0.B16701 R4.F0.B16700 R4.F0.B16699 R4.F0.B16698 R4.F0.B16697 R4.F0.B16696 R4.F0.B16695 R4.F0.B16694 R4.F0.B16693 R4.F0.B16692 R4.F0.B16691 R4.F0.B16690 R4.F0.B16689 R4.F0.B16688 R4.F0.B16687 R4.F0.B16686 R4.F0.B16719 R4.F0.B16718 R4.F0.B16717 R4.F0.B16716 R4.F0.B16715 R4.F0.B16714 R4.F0.B16713 R4.F0.B16712 R4.F0.B16711 R4.F0.B16710 R4.F0.B16709 R4.F0.B16708 R4.F0.B16707 R4.F0.B16706 R4.F0.B16705 R4.F0.B16704 R4.F0.B16737 R4.F0.B16736 R4.F0.B16735 R4.F0.B16734 R4.F0.B16733 R4.F0.B16732 R4.F0.B16731 R4.F0.B16730 R4.F0.B16729 R4.F0.B16728 R4.F0.B16727 R4.F0.B16726 R4.F0.B16725 R4.F0.B16724 R4.F0.B16723 R4.F0.B16722 R4.F0.B16755 R4.F0.B16754 R4.F0.B16753 R4.F0.B16752 R4.F0.B16751 R4.F0.B16750 R4.F0.B16749 R4.F0.B16748 R4.F0.B16747 R4.F0.B16746 R4.F0.B16745 R4.F0.B16744 R4.F0.B16743 R4.F0.B16742 R4.F0.B16741 R4.F0.B16740 R4.F0.B16773 R4.F0.B16772 R4.F0.B16771 R4.F0.B16770 R4.F0.B16769 R4.F0.B16768 R4.F0.B16767 R4.F0.B16766 R4.F0.B16765 R4.F0.B16764 R4.F0.B16763 R4.F0.B16762 R4.F0.B16761 R4.F0.B16760 R4.F0.B16759 R4.F0.B16758 R4.F0.B16791 R4.F0.B16790 R4.F0.B16789 R4.F0.B16788 R4.F0.B16787 R4.F0.B16786 R4.F0.B16785 R4.F0.B16784 R4.F0.B16783 R4.F0.B16782 R4.F0.B16781 R4.F0.B16780 R4.F0.B16779 R4.F0.B16778 R4.F0.B16777 R4.F0.B16776 R4.F0.B16809 R4.F0.B16808 R4.F0.B16807 R4.F0.B16806 R4.F0.B16805 R4.F0.B16804 R4.F0.B16803 R4.F0.B16802 R4.F0.B16801 R4.F0.B16800 R4.F0.B16799 R4.F0.B16798 R4.F0.B16797 R4.F0.B16796 R4.F0.B16795 R4.F0.B16794 R4.F0.B16827 R4.F0.B16826 R4.F0.B16825 R4.F0.B16824 R4.F0.B16823 R4.F0.B16822 R4.F0.B16821 R4.F0.B16820 R4.F0.B16819 R4.F0.B16818 R4.F0.B16817 R4.F0.B16816 R4.F0.B16815 R4.F0.B16814 R4.F0.B16813 R4.F0.B16812 R4.F0.B16845 R4.F0.B16844 R4.F0.B16843 R4.F0.B16842 R4.F0.B16841 R4.F0.B16840 R4.F0.B16839 R4.F0.B16838 R4.F0.B16837 R4.F0.B16836 R4.F0.B16835 R4.F0.B16834 R4.F0.B16833 R4.F0.B16832 R4.F0.B16831 R4.F0.B16830 R4.F0.B16863 R4.F0.B16862 R4.F0.B16861 R4.F0.B16860 R4.F0.B16859 R4.F0.B16858 R4.F0.B16857 R4.F0.B16856 R4.F0.B16855 R4.F0.B16854 R4.F0.B16853 R4.F0.B16852 R4.F0.B16851 R4.F0.B16850 R4.F0.B16849 R4.F0.B16848 R4.F0.B16881 R4.F0.B16880 R4.F0.B16879 R4.F0.B16878 R4.F0.B16877 R4.F0.B16876 R4.F0.B16875 R4.F0.B16874 R4.F0.B16873 R4.F0.B16872 R4.F0.B16871 R4.F0.B16870 R4.F0.B16869 R4.F0.B16868 R4.F0.B16867 R4.F0.B16866 R4.F0.B16899 R4.F0.B16898 R4.F0.B16897 R4.F0.B16896 R4.F0.B16895 R4.F0.B16894 R4.F0.B16893 R4.F0.B16892 R4.F0.B16891 R4.F0.B16890 R4.F0.B16889 R4.F0.B16888 R4.F0.B16887 R4.F0.B16886 R4.F0.B16885 R4.F0.B16884 R4.F0.B16917 R4.F0.B16916 R4.F0.B16915 R4.F0.B16914 R4.F0.B16913 R4.F0.B16912 R4.F0.B16911 R4.F0.B16910 R4.F0.B16909 R4.F0.B16908 R4.F0.B16907 R4.F0.B16906 R4.F0.B16905 R4.F0.B16904 R4.F0.B16903 R4.F0.B16902 R4.F0.B16935 R4.F0.B16934 R4.F0.B16933 R4.F0.B16932 R4.F0.B16931 R4.F0.B16930 R4.F0.B16929 R4.F0.B16928 R4.F0.B16927 R4.F0.B16926 R4.F0.B16925 R4.F0.B16924 R4.F0.B16923 R4.F0.B16922 R4.F0.B16921 R4.F0.B16920 R4.F0.B16953 R4.F0.B16952 R4.F0.B16951 R4.F0.B16950 R4.F0.B16949 R4.F0.B16948 R4.F0.B16947 R4.F0.B16946 R4.F0.B16945 R4.F0.B16944 R4.F0.B16943 R4.F0.B16942 R4.F0.B16941 R4.F0.B16940 R4.F0.B16939 R4.F0.B16938 R4.F0.B16971 R4.F0.B16970 R4.F0.B16969 R4.F0.B16968 R4.F0.B16967 R4.F0.B16966 R4.F0.B16965 R4.F0.B16964 R4.F0.B16963 R4.F0.B16962 R4.F0.B16961 R4.F0.B16960 R4.F0.B16959 R4.F0.B16958 R4.F0.B16957 R4.F0.B16956 R4.F0.B16989 R4.F0.B16988 R4.F0.B16987 R4.F0.B16986 R4.F0.B16985 R4.F0.B16984 R4.F0.B16983 R4.F0.B16982 R4.F0.B16981 R4.F0.B16980 R4.F0.B16979 R4.F0.B16978 R4.F0.B16977 R4.F0.B16976 R4.F0.B16975 R4.F0.B16974 R4.F0.B17007 R4.F0.B17006 R4.F0.B17005 R4.F0.B17004 R4.F0.B17003 R4.F0.B17002 R4.F0.B17001 R4.F0.B17000 R4.F0.B16999 R4.F0.B16998 R4.F0.B16997 R4.F0.B16996 R4.F0.B16995 R4.F0.B16994 R4.F0.B16993 R4.F0.B16992 R4.F0.B17025 R4.F0.B17024 R4.F0.B17023 R4.F0.B17022 R4.F0.B17021 R4.F0.B17020 R4.F0.B17019 R4.F0.B17018 R4.F0.B17017 R4.F0.B17016 R4.F0.B17015 R4.F0.B17014 R4.F0.B17013 R4.F0.B17012 R4.F0.B17011 R4.F0.B17010 R4.F0.B17043 R4.F0.B17042 R4.F0.B17041 R4.F0.B17040 R4.F0.B17039 R4.F0.B17038 R4.F0.B17037 R4.F0.B17036 R4.F0.B17035 R4.F0.B17034 R4.F0.B17033 R4.F0.B17032 R4.F0.B17031 R4.F0.B17030 R4.F0.B17029 R4.F0.B17028 R4.F0.B17061 R4.F0.B17060 R4.F0.B17059 R4.F0.B17058 R4.F0.B17057 R4.F0.B17056 R4.F0.B17055 R4.F0.B17054 R4.F0.B17053 R4.F0.B17052 R4.F0.B17051 R4.F0.B17050 R4.F0.B17049 R4.F0.B17048 R4.F0.B17047 R4.F0.B17046 R4.F0.B17079 R4.F0.B17078 R4.F0.B17077 R4.F0.B17076 R4.F0.B17075 R4.F0.B17074 R4.F0.B17073 R4.F0.B17072 R4.F0.B17071 R4.F0.B17070 R4.F0.B17069 R4.F0.B17068 R4.F0.B17067 R4.F0.B17066 R4.F0.B17065 R4.F0.B17064 R4.F0.B17097 R4.F0.B17096 R4.F0.B17095 R4.F0.B17094 R4.F0.B17093 R4.F0.B17092 R4.F0.B17091 R4.F0.B17090 R4.F0.B17089 R4.F0.B17088 R4.F0.B17087 R4.F0.B17086 R4.F0.B17085 R4.F0.B17084 R4.F0.B17083 R4.F0.B17082 R4.F0.B17115 R4.F0.B17114 R4.F0.B17113 R4.F0.B17112 R4.F0.B17111 R4.F0.B17110 R4.F0.B17109 R4.F0.B17108 R4.F0.B17107 R4.F0.B17106 R4.F0.B17105 R4.F0.B17104 R4.F0.B17103 R4.F0.B17102 R4.F0.B17101 R4.F0.B17100 R4.F0.B17133 R4.F0.B17132 R4.F0.B17131 R4.F0.B17130 R4.F0.B17129 R4.F0.B17128 R4.F0.B17127 R4.F0.B17126 R4.F0.B17125 R4.F0.B17124 R4.F0.B17123 R4.F0.B17122 R4.F0.B17121 R4.F0.B17120 R4.F0.B17119 R4.F0.B17118 R4.F0.B17151 R4.F0.B17150 R4.F0.B17149 R4.F0.B17148 R4.F0.B17147 R4.F0.B17146 R4.F0.B17145 R4.F0.B17144 R4.F0.B17143 R4.F0.B17142 R4.F0.B17141 R4.F0.B17140 R4.F0.B17139 R4.F0.B17138 R4.F0.B17137 R4.F0.B17136 R4.F0.B17169 R4.F0.B17168 R4.F0.B17167 R4.F0.B17166 R4.F0.B17165 R4.F0.B17164 R4.F0.B17163 R4.F0.B17162 R4.F0.B17161 R4.F0.B17160 R4.F0.B17159 R4.F0.B17158 R4.F0.B17157 R4.F0.B17156 R4.F0.B17155 R4.F0.B17154 R4.F0.B17187 R4.F0.B17186 R4.F0.B17185 R4.F0.B17184 R4.F0.B17183 R4.F0.B17182 R4.F0.B17181 R4.F0.B17180 R4.F0.B17179 R4.F0.B17178 R4.F0.B17177 R4.F0.B17176 R4.F0.B17175 R4.F0.B17174 R4.F0.B17173 R4.F0.B17172 R4.F0.B17205 R4.F0.B17204 R4.F0.B17203 R4.F0.B17202 R4.F0.B17201 R4.F0.B17200 R4.F0.B17199 R4.F0.B17198 R4.F0.B17197 R4.F0.B17196 R4.F0.B17195 R4.F0.B17194 R4.F0.B17193 R4.F0.B17192 R4.F0.B17191 R4.F0.B17190 R4.F0.B17223 R4.F0.B17222 R4.F0.B17221 R4.F0.B17220 R4.F0.B17219 R4.F0.B17218 R4.F0.B17217 R4.F0.B17216 R4.F0.B17215 R4.F0.B17214 R4.F0.B17213 R4.F0.B17212 R4.F0.B17211 R4.F0.B17210 R4.F0.B17209 R4.F0.B17208 R4.F0.B17241 R4.F0.B17240 R4.F0.B17239 R4.F0.B17238 R4.F0.B17237 R4.F0.B17236 R4.F0.B17235 R4.F0.B17234 R4.F0.B17233 R4.F0.B17232 R4.F0.B17231 R4.F0.B17230 R4.F0.B17229 R4.F0.B17228 R4.F0.B17227 R4.F0.B17226 R4.F0.B17259 R4.F0.B17258 R4.F0.B17257 R4.F0.B17256 R4.F0.B17255 R4.F0.B17254 R4.F0.B17253 R4.F0.B17252 R4.F0.B17251 R4.F0.B17250 R4.F0.B17249 R4.F0.B17248 R4.F0.B17247 R4.F0.B17246 R4.F0.B17245 R4.F0.B17244 R4.F0.B17277 R4.F0.B17276 R4.F0.B17275 R4.F0.B17274 R4.F0.B17273 R4.F0.B17272 R4.F0.B17271 R4.F0.B17270 R4.F0.B17269 R4.F0.B17268 R4.F0.B17267 R4.F0.B17266 R4.F0.B17265 R4.F0.B17264 R4.F0.B17263 R4.F0.B17262 R4.F0.B17295 R4.F0.B17294 R4.F0.B17293 R4.F0.B17292 R4.F0.B17291 R4.F0.B17290 R4.F0.B17289 R4.F0.B17288 R4.F0.B17287 R4.F0.B17286 R4.F0.B17285 R4.F0.B17284 R4.F0.B17283 R4.F0.B17282 R4.F0.B17281 R4.F0.B17280 R4.F0.B17313 R4.F0.B17312 R4.F0.B17311 R4.F0.B17310 R4.F0.B17309 R4.F0.B17308 R4.F0.B17307 R4.F0.B17306 R4.F0.B17305 R4.F0.B17304 R4.F0.B17303 R4.F0.B17302 R4.F0.B17301 R4.F0.B17300 R4.F0.B17299 R4.F0.B17298 R4.F0.B17331 R4.F0.B17330 R4.F0.B17329 R4.F0.B17328 R4.F0.B17327 R4.F0.B17326 R4.F0.B17325 R4.F0.B17324 R4.F0.B17323 R4.F0.B17322 R4.F0.B17321 R4.F0.B17320 R4.F0.B17319 R4.F0.B17318 R4.F0.B17317 R4.F0.B17316 R4.F0.B17349 R4.F0.B17348 R4.F0.B17347 R4.F0.B17346 R4.F0.B17345 R4.F0.B17344 R4.F0.B17343 R4.F0.B17342 R4.F0.B17341 R4.F0.B17340 R4.F0.B17339 R4.F0.B17338 R4.F0.B17337 R4.F0.B17336 R4.F0.B17335 R4.F0.B17334 R4.F0.B17367 R4.F0.B17366 R4.F0.B17365 R4.F0.B17364 R4.F0.B17363 R4.F0.B17362 R4.F0.B17361 R4.F0.B17360 R4.F0.B17359 R4.F0.B17358 R4.F0.B17357 R4.F0.B17356 R4.F0.B17355 R4.F0.B17354 R4.F0.B17353 R4.F0.B17352 R4.F0.B17385 R4.F0.B17384 R4.F0.B17383 R4.F0.B17382 R4.F0.B17381 R4.F0.B17380 R4.F0.B17379 R4.F0.B17378 R4.F0.B17377 R4.F0.B17376 R4.F0.B17375 R4.F0.B17374 R4.F0.B17373 R4.F0.B17372 R4.F0.B17371 R4.F0.B17370 R4.F0.B17403 R4.F0.B17402 R4.F0.B17401 R4.F0.B17400 R4.F0.B17399 R4.F0.B17398 R4.F0.B17397 R4.F0.B17396 R4.F0.B17395 R4.F0.B17394 R4.F0.B17393 R4.F0.B17392 R4.F0.B17391 R4.F0.B17390 R4.F0.B17389 R4.F0.B17388 R4.F0.B17421 R4.F0.B17420 R4.F0.B17419 R4.F0.B17418 R4.F0.B17417 R4.F0.B17416 R4.F0.B17415 R4.F0.B17414 R4.F0.B17413 R4.F0.B17412 R4.F0.B17411 R4.F0.B17410 R4.F0.B17409 R4.F0.B17408 R4.F0.B17407 R4.F0.B17406 R4.F0.B17439 R4.F0.B17438 R4.F0.B17437 R4.F0.B17436 R4.F0.B17435 R4.F0.B17434 R4.F0.B17433 R4.F0.B17432 R4.F0.B17431 R4.F0.B17430 R4.F0.B17429 R4.F0.B17428 R4.F0.B17427 R4.F0.B17426 R4.F0.B17425 R4.F0.B17424 R4.F0.B17457 R4.F0.B17456 R4.F0.B17455 R4.F0.B17454 R4.F0.B17453 R4.F0.B17452 R4.F0.B17451 R4.F0.B17450 R4.F0.B17449 R4.F0.B17448 R4.F0.B17447 R4.F0.B17446 R4.F0.B17445 R4.F0.B17444 R4.F0.B17443 R4.F0.B17442 R4.F0.B17475 R4.F0.B17474 R4.F0.B17473 R4.F0.B17472 R4.F0.B17471 R4.F0.B17470 R4.F0.B17469 R4.F0.B17468 R4.F0.B17467 R4.F0.B17466 R4.F0.B17465 R4.F0.B17464 R4.F0.B17463 R4.F0.B17462 R4.F0.B17461 R4.F0.B17460 R4.F0.B17493 R4.F0.B17492 R4.F0.B17491 R4.F0.B17490 R4.F0.B17489 R4.F0.B17488 R4.F0.B17487 R4.F0.B17486 R4.F0.B17485 R4.F0.B17484 R4.F0.B17483 R4.F0.B17482 R4.F0.B17481 R4.F0.B17480 R4.F0.B17479 R4.F0.B17478 R4.F0.B17511 R4.F0.B17510 R4.F0.B17509 R4.F0.B17508 R4.F0.B17507 R4.F0.B17506 R4.F0.B17505 R4.F0.B17504 R4.F0.B17503 R4.F0.B17502 R4.F0.B17501 R4.F0.B17500 R4.F0.B17499 R4.F0.B17498 R4.F0.B17497 R4.F0.B17496 R4.F0.B17529 R4.F0.B17528 R4.F0.B17527 R4.F0.B17526 R4.F0.B17525 R4.F0.B17524 R4.F0.B17523 R4.F0.B17522 R4.F0.B17521 R4.F0.B17520 R4.F0.B17519 R4.F0.B17518 R4.F0.B17517 R4.F0.B17516 R4.F0.B17515 R4.F0.B17514 R4.F0.B17547 R4.F0.B17546 R4.F0.B17545 R4.F0.B17544 R4.F0.B17543 R4.F0.B17542 R4.F0.B17541 R4.F0.B17540 R4.F0.B17539 R4.F0.B17538 R4.F0.B17537 R4.F0.B17536 R4.F0.B17535 R4.F0.B17534 R4.F0.B17533 R4.F0.B17532 R4.F0.B17565 R4.F0.B17564 R4.F0.B17563 R4.F0.B17562 R4.F0.B17561 R4.F0.B17560 R4.F0.B17559 R4.F0.B17558 R4.F0.B17557 R4.F0.B17556 R4.F0.B17555 R4.F0.B17554 R4.F0.B17553 R4.F0.B17552 R4.F0.B17551 R4.F0.B17550 R4.F0.B17583 R4.F0.B17582 R4.F0.B17581 R4.F0.B17580 R4.F0.B17579 R4.F0.B17578 R4.F0.B17577 R4.F0.B17576 R4.F0.B17575 R4.F0.B17574 R4.F0.B17573 R4.F0.B17572 R4.F0.B17571 R4.F0.B17570 R4.F0.B17569 R4.F0.B17568 R4.F0.B17601 R4.F0.B17600 R4.F0.B17599 R4.F0.B17598 R4.F0.B17597 R4.F0.B17596 R4.F0.B17595 R4.F0.B17594 R4.F0.B17593 R4.F0.B17592 R4.F0.B17591 R4.F0.B17590 R4.F0.B17589 R4.F0.B17588 R4.F0.B17587 R4.F0.B17586 R4.F0.B17619 R4.F0.B17618 R4.F0.B17617 R4.F0.B17616 R4.F0.B17615 R4.F0.B17614 R4.F0.B17613 R4.F0.B17612 R4.F0.B17611 R4.F0.B17610 R4.F0.B17609 R4.F0.B17608 R4.F0.B17607 R4.F0.B17606 R4.F0.B17605 R4.F0.B17604 R4.F0.B17637 R4.F0.B17636 R4.F0.B17635 R4.F0.B17634 R4.F0.B17633 R4.F0.B17632 R4.F0.B17631 R4.F0.B17630 R4.F0.B17629 R4.F0.B17628 R4.F0.B17627 R4.F0.B17626 R4.F0.B17625 R4.F0.B17624 R4.F0.B17623 R4.F0.B17622 R4.F0.B17655 R4.F0.B17654 R4.F0.B17653 R4.F0.B17652 R4.F0.B17651 R4.F0.B17650 R4.F0.B17649 R4.F0.B17648 R4.F0.B17647 R4.F0.B17646 R4.F0.B17645 R4.F0.B17644 R4.F0.B17643 R4.F0.B17642 R4.F0.B17641 R4.F0.B17640 R4.F0.B17673 R4.F0.B17672 R4.F0.B17671 R4.F0.B17670 R4.F0.B17669 R4.F0.B17668 R4.F0.B17667 R4.F0.B17666 R4.F0.B17665 R4.F0.B17664 R4.F0.B17663 R4.F0.B17662 R4.F0.B17661 R4.F0.B17660 R4.F0.B17659 R4.F0.B17658 R4.F0.B17691 R4.F0.B17690 R4.F0.B17689 R4.F0.B17688 R4.F0.B17687 R4.F0.B17686 R4.F0.B17685 R4.F0.B17684 R4.F0.B17683 R4.F0.B17682 R4.F0.B17681 R4.F0.B17680 R4.F0.B17679 R4.F0.B17678 R4.F0.B17677 R4.F0.B17676 R4.F0.B17709 R4.F0.B17708 R4.F0.B17707 R4.F0.B17706 R4.F0.B17705 R4.F0.B17704 R4.F0.B17703 R4.F0.B17702 R4.F0.B17701 R4.F0.B17700 R4.F0.B17699 R4.F0.B17698 R4.F0.B17697 R4.F0.B17696 R4.F0.B17695 R4.F0.B17694 R4.F0.B17727 R4.F0.B17726 R4.F0.B17725 R4.F0.B17724 R4.F0.B17723 R4.F0.B17722 R4.F0.B17721 R4.F0.B17720 R4.F0.B17719 R4.F0.B17718 R4.F0.B17717 R4.F0.B17716 R4.F0.B17715 R4.F0.B17714 R4.F0.B17713 R4.F0.B17712 R4.F0.B17745 R4.F0.B17744 R4.F0.B17743 R4.F0.B17742 R4.F0.B17741 R4.F0.B17740 R4.F0.B17739 R4.F0.B17738 R4.F0.B17737 R4.F0.B17736 R4.F0.B17735 R4.F0.B17734 R4.F0.B17733 R4.F0.B17732 R4.F0.B17731 R4.F0.B17730 R4.F0.B17763 R4.F0.B17762 R4.F0.B17761 R4.F0.B17760 R4.F0.B17759 R4.F0.B17758 R4.F0.B17757 R4.F0.B17756 R4.F0.B17755 R4.F0.B17754 R4.F0.B17753 R4.F0.B17752 R4.F0.B17751 R4.F0.B17750 R4.F0.B17749 R4.F0.B17748 R4.F0.B17781 R4.F0.B17780 R4.F0.B17779 R4.F0.B17778 R4.F0.B17777 R4.F0.B17776 R4.F0.B17775 R4.F0.B17774 R4.F0.B17773 R4.F0.B17772 R4.F0.B17771 R4.F0.B17770 R4.F0.B17769 R4.F0.B17768 R4.F0.B17767 R4.F0.B17766 R4.F0.B17799 R4.F0.B17798 R4.F0.B17797 R4.F0.B17796 R4.F0.B17795 R4.F0.B17794 R4.F0.B17793 R4.F0.B17792 R4.F0.B17791 R4.F0.B17790 R4.F0.B17789 R4.F0.B17788 R4.F0.B17787 R4.F0.B17786 R4.F0.B17785 R4.F0.B17784 R4.F0.B17817 R4.F0.B17816 R4.F0.B17815 R4.F0.B17814 R4.F0.B17813 R4.F0.B17812 R4.F0.B17811 R4.F0.B17810 R4.F0.B17809 R4.F0.B17808 R4.F0.B17807 R4.F0.B17806 R4.F0.B17805 R4.F0.B17804 R4.F0.B17803 R4.F0.B17802 R4.F0.B17835 R4.F0.B17834 R4.F0.B17833 R4.F0.B17832 R4.F0.B17831 R4.F0.B17830 R4.F0.B17829 R4.F0.B17828 R4.F0.B17827 R4.F0.B17826 R4.F0.B17825 R4.F0.B17824 R4.F0.B17823 R4.F0.B17822 R4.F0.B17821 R4.F0.B17820 R4.F0.B17853 R4.F0.B17852 R4.F0.B17851 R4.F0.B17850 R4.F0.B17849 R4.F0.B17848 R4.F0.B17847 R4.F0.B17846 R4.F0.B17845 R4.F0.B17844 R4.F0.B17843 R4.F0.B17842 R4.F0.B17841 R4.F0.B17840 R4.F0.B17839 R4.F0.B17838 R4.F0.B17871 R4.F0.B17870 R4.F0.B17869 R4.F0.B17868 R4.F0.B17867 R4.F0.B17866 R4.F0.B17865 R4.F0.B17864 R4.F0.B17863 R4.F0.B17862 R4.F0.B17861 R4.F0.B17860 R4.F0.B17859 R4.F0.B17858 R4.F0.B17857 R4.F0.B17856 R4.F0.B17889 R4.F0.B17888 R4.F0.B17887 R4.F0.B17886 R4.F0.B17885 R4.F0.B17884 R4.F0.B17883 R4.F0.B17882 R4.F0.B17881 R4.F0.B17880 R4.F0.B17879 R4.F0.B17878 R4.F0.B17877 R4.F0.B17876 R4.F0.B17875 R4.F0.B17874 R4.F0.B17907 R4.F0.B17906 R4.F0.B17905 R4.F0.B17904 R4.F0.B17903 R4.F0.B17902 R4.F0.B17901 R4.F0.B17900 R4.F0.B17899 R4.F0.B17898 R4.F0.B17897 R4.F0.B17896 R4.F0.B17895 R4.F0.B17894 R4.F0.B17893 R4.F0.B17892 R4.F0.B17925 R4.F0.B17924 R4.F0.B17923 R4.F0.B17922 R4.F0.B17921 R4.F0.B17920 R4.F0.B17919 R4.F0.B17918 R4.F0.B17917 R4.F0.B17916 R4.F0.B17915 R4.F0.B17914 R4.F0.B17913 R4.F0.B17912 R4.F0.B17911 R4.F0.B17910 R4.F0.B17943 R4.F0.B17942 R4.F0.B17941 R4.F0.B17940 R4.F0.B17939 R4.F0.B17938 R4.F0.B17937 R4.F0.B17936 R4.F0.B17935 R4.F0.B17934 R4.F0.B17933 R4.F0.B17932 R4.F0.B17931 R4.F0.B17930 R4.F0.B17929 R4.F0.B17928 R4.F0.B17961 R4.F0.B17960 R4.F0.B17959 R4.F0.B17958 R4.F0.B17957 R4.F0.B17956 R4.F0.B17955 R4.F0.B17954 R4.F0.B17953 R4.F0.B17952 R4.F0.B17951 R4.F0.B17950 R4.F0.B17949 R4.F0.B17948 R4.F0.B17947 R4.F0.B17946 R4.F0.B17979 R4.F0.B17978 R4.F0.B17977 R4.F0.B17976 R4.F0.B17975 R4.F0.B17974 R4.F0.B17973 R4.F0.B17972 R4.F0.B17971 R4.F0.B17970 R4.F0.B17969 R4.F0.B17968 R4.F0.B17967 R4.F0.B17966 R4.F0.B17965 R4.F0.B17964 R4.F0.B17997 R4.F0.B17996 R4.F0.B17995 R4.F0.B17994 R4.F0.B17993 R4.F0.B17992 R4.F0.B17991 R4.F0.B17990 R4.F0.B17989 R4.F0.B17988 R4.F0.B17987 R4.F0.B17986 R4.F0.B17985 R4.F0.B17984 R4.F0.B17983 R4.F0.B17982 R4.F0.B18015 R4.F0.B18014 R4.F0.B18013 R4.F0.B18012 R4.F0.B18011 R4.F0.B18010 R4.F0.B18009 R4.F0.B18008 R4.F0.B18007 R4.F0.B18006 R4.F0.B18005 R4.F0.B18004 R4.F0.B18003 R4.F0.B18002 R4.F0.B18001 R4.F0.B18000 R4.F0.B18033 R4.F0.B18032 R4.F0.B18031 R4.F0.B18030 R4.F0.B18029 R4.F0.B18028 R4.F0.B18027 R4.F0.B18026 R4.F0.B18025 R4.F0.B18024 R4.F0.B18023 R4.F0.B18022 R4.F0.B18021 R4.F0.B18020 R4.F0.B18019 R4.F0.B18018 R4.F0.B18051 R4.F0.B18050 R4.F0.B18049 R4.F0.B18048 R4.F0.B18047 R4.F0.B18046 R4.F0.B18045 R4.F0.B18044 R4.F0.B18043 R4.F0.B18042 R4.F0.B18041 R4.F0.B18040 R4.F0.B18039 R4.F0.B18038 R4.F0.B18037 R4.F0.B18036 R4.F0.B18069 R4.F0.B18068 R4.F0.B18067 R4.F0.B18066 R4.F0.B18065 R4.F0.B18064 R4.F0.B18063 R4.F0.B18062 R4.F0.B18061 R4.F0.B18060 R4.F0.B18059 R4.F0.B18058 R4.F0.B18057 R4.F0.B18056 R4.F0.B18055 R4.F0.B18054 R4.F0.B18087 R4.F0.B18086 R4.F0.B18085 R4.F0.B18084 R4.F0.B18083 R4.F0.B18082 R4.F0.B18081 R4.F0.B18080 R4.F0.B18079 R4.F0.B18078 R4.F0.B18077 R4.F0.B18076 R4.F0.B18075 R4.F0.B18074 R4.F0.B18073 R4.F0.B18072 R4.F0.B18105 R4.F0.B18104 R4.F0.B18103 R4.F0.B18102 R4.F0.B18101 R4.F0.B18100 R4.F0.B18099 R4.F0.B18098 R4.F0.B18097 R4.F0.B18096 R4.F0.B18095 R4.F0.B18094 R4.F0.B18093 R4.F0.B18092 R4.F0.B18091 R4.F0.B18090 R4.F0.B18123 R4.F0.B18122 R4.F0.B18121 R4.F0.B18120 R4.F0.B18119 R4.F0.B18118 R4.F0.B18117 R4.F0.B18116 R4.F0.B18115 R4.F0.B18114 R4.F0.B18113 R4.F0.B18112 R4.F0.B18111 R4.F0.B18110 R4.F0.B18109 R4.F0.B18108 R4.F0.B18141 R4.F0.B18140 R4.F0.B18139 R4.F0.B18138 R4.F0.B18137 R4.F0.B18136 R4.F0.B18135 R4.F0.B18134 R4.F0.B18133 R4.F0.B18132 R4.F0.B18131 R4.F0.B18130 R4.F0.B18129 R4.F0.B18128 R4.F0.B18127 R4.F0.B18126 R4.F0.B18159 R4.F0.B18158 R4.F0.B18157 R4.F0.B18156 R4.F0.B18155 R4.F0.B18154 R4.F0.B18153 R4.F0.B18152 R4.F0.B18151 R4.F0.B18150 R4.F0.B18149 R4.F0.B18148 R4.F0.B18147 R4.F0.B18146 R4.F0.B18145 R4.F0.B18144 R4.F0.B18177 R4.F0.B18176 R4.F0.B18175 R4.F0.B18174 R4.F0.B18173 R4.F0.B18172 R4.F0.B18171 R4.F0.B18170 R4.F0.B18169 R4.F0.B18168 R4.F0.B18167 R4.F0.B18166 R4.F0.B18165 R4.F0.B18164 R4.F0.B18163 R4.F0.B18162 R4.F0.B18195 R4.F0.B18194 R4.F0.B18193 R4.F0.B18192 R4.F0.B18191 R4.F0.B18190 R4.F0.B18189 R4.F0.B18188 R4.F0.B18187 R4.F0.B18186 R4.F0.B18185 R4.F0.B18184 R4.F0.B18183 R4.F0.B18182 R4.F0.B18181 R4.F0.B18180 R4.F0.B18213 R4.F0.B18212 R4.F0.B18211 R4.F0.B18210 R4.F0.B18209 R4.F0.B18208 R4.F0.B18207 R4.F0.B18206 R4.F0.B18205 R4.F0.B18204 R4.F0.B18203 R4.F0.B18202 R4.F0.B18201 R4.F0.B18200 R4.F0.B18199 R4.F0.B18198 R4.F0.B18231 R4.F0.B18230 R4.F0.B18229 R4.F0.B18228 R4.F0.B18227 R4.F0.B18226 R4.F0.B18225 R4.F0.B18224 R4.F0.B18223 R4.F0.B18222 R4.F0.B18221 R4.F0.B18220 R4.F0.B18219 R4.F0.B18218 R4.F0.B18217 R4.F0.B18216 R4.F0.B18249 R4.F0.B18248 R4.F0.B18247 R4.F0.B18246 R4.F0.B18245 R4.F0.B18244 R4.F0.B18243 R4.F0.B18242 R4.F0.B18241 R4.F0.B18240 R4.F0.B18239 R4.F0.B18238 R4.F0.B18237 R4.F0.B18236 R4.F0.B18235 R4.F0.B18234 R4.F0.B18267 R4.F0.B18266 R4.F0.B18265 R4.F0.B18264 R4.F0.B18263 R4.F0.B18262 R4.F0.B18261 R4.F0.B18260 R4.F0.B18259 R4.F0.B18258 R4.F0.B18257 R4.F0.B18256 R4.F0.B18255 R4.F0.B18254 R4.F0.B18253 R4.F0.B18252 R4.F0.B18285 R4.F0.B18284 R4.F0.B18283 R4.F0.B18282 R4.F0.B18281 R4.F0.B18280 R4.F0.B18279 R4.F0.B18278 R4.F0.B18277 R4.F0.B18276 R4.F0.B18275 R4.F0.B18274 R4.F0.B18273 R4.F0.B18272 R4.F0.B18271 R4.F0.B18270 R4.F0.B18303 R4.F0.B18302 R4.F0.B18301 R4.F0.B18300 R4.F0.B18299 R4.F0.B18298 R4.F0.B18297 R4.F0.B18296 R4.F0.B18295 R4.F0.B18294 R4.F0.B18293 R4.F0.B18292 R4.F0.B18291 R4.F0.B18290 R4.F0.B18289 R4.F0.B18288 R4.F0.B18321 R4.F0.B18320 R4.F0.B18319 R4.F0.B18318 R4.F0.B18317 R4.F0.B18316 R4.F0.B18315 R4.F0.B18314 R4.F0.B18313 R4.F0.B18312 R4.F0.B18311 R4.F0.B18310 R4.F0.B18309 R4.F0.B18308 R4.F0.B18307 R4.F0.B18306 R4.F0.B18339 R4.F0.B18338 R4.F0.B18337 R4.F0.B18336 R4.F0.B18335 R4.F0.B18334 R4.F0.B18333 R4.F0.B18332 R4.F0.B18331 R4.F0.B18330 R4.F0.B18329 R4.F0.B18328 R4.F0.B18327 R4.F0.B18326 R4.F0.B18325 R4.F0.B18324 R4.F0.B18357 R4.F0.B18356 R4.F0.B18355 R4.F0.B18354 R4.F0.B18353 R4.F0.B18352 R4.F0.B18351 R4.F0.B18350 R4.F0.B18349 R4.F0.B18348 R4.F0.B18347 R4.F0.B18346 R4.F0.B18345 R4.F0.B18344 R4.F0.B18343 R4.F0.B18342 R4.F0.B18375 R4.F0.B18374 R4.F0.B18373 R4.F0.B18372 R4.F0.B18371 R4.F0.B18370 R4.F0.B18369 R4.F0.B18368 R4.F0.B18367 R4.F0.B18366 R4.F0.B18365 R4.F0.B18364 R4.F0.B18363 R4.F0.B18362 R4.F0.B18361 R4.F0.B18360 R4.F0.B18393 R4.F0.B18392 R4.F0.B18391 R4.F0.B18390 R4.F0.B18389 R4.F0.B18388 R4.F0.B18387 R4.F0.B18386 R4.F0.B18385 R4.F0.B18384 R4.F0.B18383 R4.F0.B18382 R4.F0.B18381 R4.F0.B18380 R4.F0.B18379 R4.F0.B18378 R4.F0.B18411 R4.F0.B18410 R4.F0.B18409 R4.F0.B18408 R4.F0.B18407 R4.F0.B18406 R4.F0.B18405 R4.F0.B18404 R4.F0.B18403 R4.F0.B18402 R4.F0.B18401 R4.F0.B18400 R4.F0.B18399 R4.F0.B18398 R4.F0.B18397 R4.F0.B18396 R4.F0.B18429 R4.F0.B18428 R4.F0.B18427 R4.F0.B18426 R4.F0.B18425 R4.F0.B18424 R4.F0.B18423 R4.F0.B18422 R4.F0.B18421 R4.F0.B18420 R4.F0.B18419 R4.F0.B18418 R4.F0.B18417 R4.F0.B18416 R4.F0.B18415 R4.F0.B18414 R4.F0.B18447 R4.F0.B18446 R4.F0.B18445 R4.F0.B18444 R4.F0.B18443 R4.F0.B18442 R4.F0.B18441 R4.F0.B18440 R4.F0.B18439 R4.F0.B18438 R4.F0.B18437 R4.F0.B18436 R4.F0.B18435 R4.F0.B18434 R4.F0.B18433 R4.F0.B18432 R4.F0.B18465 R4.F0.B18464 R4.F0.B18463 R4.F0.B18462 R4.F0.B18461 R4.F0.B18460 R4.F0.B18459 R4.F0.B18458 R4.F0.B18457 R4.F0.B18456 R4.F0.B18455 R4.F0.B18454 R4.F0.B18453 R4.F0.B18452 R4.F0.B18451 R4.F0.B18450 R4.F0.B18483 R4.F0.B18482 R4.F0.B18481 R4.F0.B18480 R4.F0.B18479 R4.F0.B18478 R4.F0.B18477 R4.F0.B18476 R4.F0.B18475 R4.F0.B18474 R4.F0.B18473 R4.F0.B18472 R4.F0.B18471 R4.F0.B18470 R4.F0.B18469 R4.F0.B18468 R4.F0.B18501 R4.F0.B18500 R4.F0.B18499 R4.F0.B18498 R4.F0.B18497 R4.F0.B18496 R4.F0.B18495 R4.F0.B18494 R4.F0.B18493 R4.F0.B18492 R4.F0.B18491 R4.F0.B18490 R4.F0.B18489 R4.F0.B18488 R4.F0.B18487 R4.F0.B18486 R4.F0.B18519 R4.F0.B18518 R4.F0.B18517 R4.F0.B18516 R4.F0.B18515 R4.F0.B18514 R4.F0.B18513 R4.F0.B18512 R4.F0.B18511 R4.F0.B18510 R4.F0.B18509 R4.F0.B18508 R4.F0.B18507 R4.F0.B18506 R4.F0.B18505 R4.F0.B18504 R4.F0.B18537 R4.F0.B18536 R4.F0.B18535 R4.F0.B18534 R4.F0.B18533 R4.F0.B18532 R4.F0.B18531 R4.F0.B18530 R4.F0.B18529 R4.F0.B18528 R4.F0.B18527 R4.F0.B18526 R4.F0.B18525 R4.F0.B18524 R4.F0.B18523 R4.F0.B18522 R4.F0.B18555 R4.F0.B18554 R4.F0.B18553 R4.F0.B18552 R4.F0.B18551 R4.F0.B18550 R4.F0.B18549 R4.F0.B18548 R4.F0.B18547 R4.F0.B18546 R4.F0.B18545 R4.F0.B18544 R4.F0.B18543 R4.F0.B18542 R4.F0.B18541 R4.F0.B18540 R4.F0.B18573 R4.F0.B18572 R4.F0.B18571 R4.F0.B18570 R4.F0.B18569 R4.F0.B18568 R4.F0.B18567 R4.F0.B18566 R4.F0.B18565 R4.F0.B18564 R4.F0.B18563 R4.F0.B18562 R4.F0.B18561 R4.F0.B18560 R4.F0.B18559 R4.F0.B18558 inv 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM_H[0]:DATAP: R4.F0.B9377 R4.F0.B9376 R4.F0.B9395 R4.F0.B9394 R4.F0.B9413 R4.F0.B9412 R4.F0.B9431 R4.F0.B9430 R4.F0.B9449 R4.F0.B9448 R4.F0.B9467 R4.F0.B9466 R4.F0.B9485 R4.F0.B9484 R4.F0.B9503 R4.F0.B9502 R4.F0.B9521 R4.F0.B9520 R4.F0.B9539 R4.F0.B9538 R4.F0.B9557 R4.F0.B9556 R4.F0.B9575 R4.F0.B9574 R4.F0.B9593 R4.F0.B9592 R4.F0.B9611 R4.F0.B9610 R4.F0.B9629 R4.F0.B9628 R4.F0.B9647 R4.F0.B9646 R4.F0.B9665 R4.F0.B9664 R4.F0.B9683 R4.F0.B9682 R4.F0.B9701 R4.F0.B9700 R4.F0.B9719 R4.F0.B9718 R4.F0.B9737 R4.F0.B9736 R4.F0.B9755 R4.F0.B9754 R4.F0.B9773 R4.F0.B9772 R4.F0.B9791 R4.F0.B9790 R4.F0.B9809 R4.F0.B9808 R4.F0.B9827 R4.F0.B9826 R4.F0.B9845 R4.F0.B9844 R4.F0.B9863 R4.F0.B9862 R4.F0.B9881 R4.F0.B9880 R4.F0.B9899 R4.F0.B9898 R4.F0.B9917 R4.F0.B9916 R4.F0.B9935 R4.F0.B9934 R4.F0.B9953 R4.F0.B9952 R4.F0.B9971 R4.F0.B9970 R4.F0.B9989 R4.F0.B9988 R4.F0.B10007 R4.F0.B10006 R4.F0.B10025 R4.F0.B10024 R4.F0.B10043 R4.F0.B10042 R4.F0.B10061 R4.F0.B10060 R4.F0.B10079 R4.F0.B10078 R4.F0.B10097 R4.F0.B10096 R4.F0.B10115 R4.F0.B10114 R4.F0.B10133 R4.F0.B10132 R4.F0.B10151 R4.F0.B10150 R4.F0.B10169 R4.F0.B10168 R4.F0.B10187 R4.F0.B10186 R4.F0.B10205 R4.F0.B10204 R4.F0.B10223 R4.F0.B10222 R4.F0.B10241 R4.F0.B10240 R4.F0.B10259 R4.F0.B10258 R4.F0.B10277 R4.F0.B10276 R4.F0.B10295 R4.F0.B10294 R4.F0.B10313 R4.F0.B10312 R4.F0.B10331 R4.F0.B10330 R4.F0.B10349 R4.F0.B10348 R4.F0.B10367 R4.F0.B10366 R4.F0.B10385 R4.F0.B10384 R4.F0.B10403 R4.F0.B10402 R4.F0.B10421 R4.F0.B10420 R4.F0.B10439 R4.F0.B10438 R4.F0.B10457 R4.F0.B10456 R4.F0.B10475 R4.F0.B10474 R4.F0.B10493 R4.F0.B10492 R4.F0.B10511 R4.F0.B10510 R4.F0.B10529 R4.F0.B10528 R4.F0.B10547 R4.F0.B10546 R4.F0.B10565 R4.F0.B10564 R4.F0.B10583 R4.F0.B10582 R4.F0.B10601 R4.F0.B10600 R4.F0.B10619 R4.F0.B10618 R4.F0.B10637 R4.F0.B10636 R4.F0.B10655 R4.F0.B10654 R4.F0.B10673 R4.F0.B10672 R4.F0.B10691 R4.F0.B10690 R4.F0.B10709 R4.F0.B10708 R4.F0.B10727 R4.F0.B10726 R4.F0.B10745 R4.F0.B10744 R4.F0.B10763 R4.F0.B10762 R4.F0.B10781 R4.F0.B10780 R4.F0.B10799 R4.F0.B10798 R4.F0.B10817 R4.F0.B10816 R4.F0.B10835 R4.F0.B10834 R4.F0.B10853 R4.F0.B10852 R4.F0.B10871 R4.F0.B10870 R4.F0.B10889 R4.F0.B10888 R4.F0.B10907 R4.F0.B10906 R4.F0.B10925 R4.F0.B10924 R4.F0.B10943 R4.F0.B10942 R4.F0.B10961 R4.F0.B10960 R4.F0.B10979 R4.F0.B10978 R4.F0.B10997 R4.F0.B10996 R4.F0.B11015 R4.F0.B11014 R4.F0.B11033 R4.F0.B11032 R4.F0.B11051 R4.F0.B11050 R4.F0.B11069 R4.F0.B11068 R4.F0.B11087 R4.F0.B11086 R4.F0.B11105 R4.F0.B11104 R4.F0.B11123 R4.F0.B11122 R4.F0.B11141 R4.F0.B11140 R4.F0.B11159 R4.F0.B11158 R4.F0.B11177 R4.F0.B11176 R4.F0.B11195 R4.F0.B11194 R4.F0.B11213 R4.F0.B11212 R4.F0.B11231 R4.F0.B11230 R4.F0.B11249 R4.F0.B11248 R4.F0.B11267 R4.F0.B11266 R4.F0.B11285 R4.F0.B11284 R4.F0.B11303 R4.F0.B11302 R4.F0.B11321 R4.F0.B11320 R4.F0.B11339 R4.F0.B11338 R4.F0.B11357 R4.F0.B11356 R4.F0.B11375 R4.F0.B11374 R4.F0.B11393 R4.F0.B11392 R4.F0.B11411 R4.F0.B11410 R4.F0.B11429 R4.F0.B11428 R4.F0.B11447 R4.F0.B11446 R4.F0.B11465 R4.F0.B11464 R4.F0.B11483 R4.F0.B11482 R4.F0.B11501 R4.F0.B11500 R4.F0.B11519 R4.F0.B11518 R4.F0.B11537 R4.F0.B11536 R4.F0.B11555 R4.F0.B11554 R4.F0.B11573 R4.F0.B11572 R4.F0.B11591 R4.F0.B11590 R4.F0.B11609 R4.F0.B11608 R4.F0.B11627 R4.F0.B11626 R4.F0.B11645 R4.F0.B11644 R4.F0.B11663 R4.F0.B11662 R4.F0.B11681 R4.F0.B11680 R4.F0.B11699 R4.F0.B11698 R4.F0.B11717 R4.F0.B11716 R4.F0.B11735 R4.F0.B11734 R4.F0.B11753 R4.F0.B11752 R4.F0.B11771 R4.F0.B11770 R4.F0.B11789 R4.F0.B11788 R4.F0.B11807 R4.F0.B11806 R4.F0.B11825 R4.F0.B11824 R4.F0.B11843 R4.F0.B11842 R4.F0.B11861 R4.F0.B11860 R4.F0.B11879 R4.F0.B11878 R4.F0.B11897 R4.F0.B11896 R4.F0.B11915 R4.F0.B11914 R4.F0.B11933 R4.F0.B11932 R4.F0.B11951 R4.F0.B11950 R4.F0.B11969 R4.F0.B11968 R4.F0.B11987 R4.F0.B11986 R4.F0.B12005 R4.F0.B12004 R4.F0.B12023 R4.F0.B12022 R4.F0.B12041 R4.F0.B12040 R4.F0.B12059 R4.F0.B12058 R4.F0.B12077 R4.F0.B12076 R4.F0.B12095 R4.F0.B12094 R4.F0.B12113 R4.F0.B12112 R4.F0.B12131 R4.F0.B12130 R4.F0.B12149 R4.F0.B12148 R4.F0.B12167 R4.F0.B12166 R4.F0.B12185 R4.F0.B12184 R4.F0.B12203 R4.F0.B12202 R4.F0.B12221 R4.F0.B12220 R4.F0.B12239 R4.F0.B12238 R4.F0.B12257 R4.F0.B12256 R4.F0.B12275 R4.F0.B12274 R4.F0.B12293 R4.F0.B12292 R4.F0.B12311 R4.F0.B12310 R4.F0.B12329 R4.F0.B12328 R4.F0.B12347 R4.F0.B12346 R4.F0.B12365 R4.F0.B12364 R4.F0.B12383 R4.F0.B12382 R4.F0.B12401 R4.F0.B12400 R4.F0.B12419 R4.F0.B12418 R4.F0.B12437 R4.F0.B12436 R4.F0.B12455 R4.F0.B12454 R4.F0.B12473 R4.F0.B12472 R4.F0.B12491 R4.F0.B12490 R4.F0.B12509 R4.F0.B12508 R4.F0.B12527 R4.F0.B12526 R4.F0.B12545 R4.F0.B12544 R4.F0.B12563 R4.F0.B12562 R4.F0.B12581 R4.F0.B12580 R4.F0.B12599 R4.F0.B12598 R4.F0.B12617 R4.F0.B12616 R4.F0.B12635 R4.F0.B12634 R4.F0.B12653 R4.F0.B12652 R4.F0.B12671 R4.F0.B12670 R4.F0.B12689 R4.F0.B12688 R4.F0.B12707 R4.F0.B12706 R4.F0.B12725 R4.F0.B12724 R4.F0.B12743 R4.F0.B12742 R4.F0.B12761 R4.F0.B12760 R4.F0.B12779 R4.F0.B12778 R4.F0.B12797 R4.F0.B12796 R4.F0.B12815 R4.F0.B12814 R4.F0.B12833 R4.F0.B12832 R4.F0.B12851 R4.F0.B12850 R4.F0.B12869 R4.F0.B12868 R4.F0.B12887 R4.F0.B12886 R4.F0.B12905 R4.F0.B12904 R4.F0.B12923 R4.F0.B12922 R4.F0.B12941 R4.F0.B12940 R4.F0.B12959 R4.F0.B12958 R4.F0.B12977 R4.F0.B12976 R4.F0.B12995 R4.F0.B12994 R4.F0.B13013 R4.F0.B13012 R4.F0.B13031 R4.F0.B13030 R4.F0.B13049 R4.F0.B13048 R4.F0.B13067 R4.F0.B13066 R4.F0.B13085 R4.F0.B13084 R4.F0.B13103 R4.F0.B13102 R4.F0.B13121 R4.F0.B13120 R4.F0.B13139 R4.F0.B13138 R4.F0.B13157 R4.F0.B13156 R4.F0.B13175 R4.F0.B13174 R4.F0.B13193 R4.F0.B13192 R4.F0.B13211 R4.F0.B13210 R4.F0.B13229 R4.F0.B13228 R4.F0.B13247 R4.F0.B13246 R4.F0.B13265 R4.F0.B13264 R4.F0.B13283 R4.F0.B13282 R4.F0.B13301 R4.F0.B13300 R4.F0.B13319 R4.F0.B13318 R4.F0.B13337 R4.F0.B13336 R4.F0.B13355 R4.F0.B13354 R4.F0.B13373 R4.F0.B13372 R4.F0.B13391 R4.F0.B13390 R4.F0.B13409 R4.F0.B13408 R4.F0.B13427 R4.F0.B13426 R4.F0.B13445 R4.F0.B13444 R4.F0.B13463 R4.F0.B13462 R4.F0.B13481 R4.F0.B13480 R4.F0.B13499 R4.F0.B13498 R4.F0.B13517 R4.F0.B13516 R4.F0.B13535 R4.F0.B13534 R4.F0.B13553 R4.F0.B13552 R4.F0.B13571 R4.F0.B13570 R4.F0.B13589 R4.F0.B13588 R4.F0.B13607 R4.F0.B13606 R4.F0.B13625 R4.F0.B13624 R4.F0.B13643 R4.F0.B13642 R4.F0.B13661 R4.F0.B13660 R4.F0.B13679 R4.F0.B13678 R4.F0.B13697 R4.F0.B13696 R4.F0.B13715 R4.F0.B13714 R4.F0.B13733 R4.F0.B13732 R4.F0.B13751 R4.F0.B13750 R4.F0.B13769 R4.F0.B13768 R4.F0.B13787 R4.F0.B13786 R4.F0.B13805 R4.F0.B13804 R4.F0.B13823 R4.F0.B13822 R4.F0.B13841 R4.F0.B13840 R4.F0.B13859 R4.F0.B13858 R4.F0.B13877 R4.F0.B13876 R4.F0.B13895 R4.F0.B13894 R4.F0.B13913 R4.F0.B13912 R4.F0.B13931 R4.F0.B13930 R4.F0.B13949 R4.F0.B13948 R4.F0.B13967 R4.F0.B13966 R4.F0.B13985 R4.F0.B13984 R4.F0.B14003 R4.F0.B14002 R4.F0.B14021 R4.F0.B14020 R4.F0.B14039 R4.F0.B14038 R4.F0.B14057 R4.F0.B14056 R4.F0.B14075 R4.F0.B14074 R4.F0.B14093 R4.F0.B14092 R4.F0.B14111 R4.F0.B14110 R4.F0.B14129 R4.F0.B14128 R4.F0.B14147 R4.F0.B14146 R4.F0.B14165 R4.F0.B14164 R4.F0.B14183 R4.F0.B14182 R4.F0.B14201 R4.F0.B14200 R4.F0.B14219 R4.F0.B14218 R4.F0.B14237 R4.F0.B14236 R4.F0.B14255 R4.F0.B14254 R4.F0.B14273 R4.F0.B14272 R4.F0.B14291 R4.F0.B14290 R4.F0.B14309 R4.F0.B14308 R4.F0.B14327 R4.F0.B14326 R4.F0.B14345 R4.F0.B14344 R4.F0.B14363 R4.F0.B14362 R4.F0.B14381 R4.F0.B14380 R4.F0.B14399 R4.F0.B14398 R4.F0.B14417 R4.F0.B14416 R4.F0.B14435 R4.F0.B14434 R4.F0.B14453 R4.F0.B14452 R4.F0.B14471 R4.F0.B14470 R4.F0.B14489 R4.F0.B14488 R4.F0.B14507 R4.F0.B14506 R4.F0.B14525 R4.F0.B14524 R4.F0.B14543 R4.F0.B14542 R4.F0.B14561 R4.F0.B14560 R4.F0.B14579 R4.F0.B14578 R4.F0.B14597 R4.F0.B14596 R4.F0.B14615 R4.F0.B14614 R4.F0.B14633 R4.F0.B14632 R4.F0.B14651 R4.F0.B14650 R4.F0.B14669 R4.F0.B14668 R4.F0.B14687 R4.F0.B14686 R4.F0.B14705 R4.F0.B14704 R4.F0.B14723 R4.F0.B14722 R4.F0.B14741 R4.F0.B14740 R4.F0.B14759 R4.F0.B14758 R4.F0.B14777 R4.F0.B14776 R4.F0.B14795 R4.F0.B14794 R4.F0.B14813 R4.F0.B14812 R4.F0.B14831 R4.F0.B14830 R4.F0.B14849 R4.F0.B14848 R4.F0.B14867 R4.F0.B14866 R4.F0.B14885 R4.F0.B14884 R4.F0.B14903 R4.F0.B14902 R4.F0.B14921 R4.F0.B14920 R4.F0.B14939 R4.F0.B14938 R4.F0.B14957 R4.F0.B14956 R4.F0.B14975 R4.F0.B14974 R4.F0.B14993 R4.F0.B14992 R4.F0.B15011 R4.F0.B15010 R4.F0.B15029 R4.F0.B15028 R4.F0.B15047 R4.F0.B15046 R4.F0.B15065 R4.F0.B15064 R4.F0.B15083 R4.F0.B15082 R4.F0.B15101 R4.F0.B15100 R4.F0.B15119 R4.F0.B15118 R4.F0.B15137 R4.F0.B15136 R4.F0.B15155 R4.F0.B15154 R4.F0.B15173 R4.F0.B15172 R4.F0.B15191 R4.F0.B15190 R4.F0.B15209 R4.F0.B15208 R4.F0.B15227 R4.F0.B15226 R4.F0.B15245 R4.F0.B15244 R4.F0.B15263 R4.F0.B15262 R4.F0.B15281 R4.F0.B15280 R4.F0.B15299 R4.F0.B15298 R4.F0.B15317 R4.F0.B15316 R4.F0.B15335 R4.F0.B15334 R4.F0.B15353 R4.F0.B15352 R4.F0.B15371 R4.F0.B15370 R4.F0.B15389 R4.F0.B15388 R4.F0.B15407 R4.F0.B15406 R4.F0.B15425 R4.F0.B15424 R4.F0.B15443 R4.F0.B15442 R4.F0.B15461 R4.F0.B15460 R4.F0.B15479 R4.F0.B15478 R4.F0.B15497 R4.F0.B15496 R4.F0.B15515 R4.F0.B15514 R4.F0.B15533 R4.F0.B15532 R4.F0.B15551 R4.F0.B15550 R4.F0.B15569 R4.F0.B15568 R4.F0.B15587 R4.F0.B15586 R4.F0.B15605 R4.F0.B15604 R4.F0.B15623 R4.F0.B15622 R4.F0.B15641 R4.F0.B15640 R4.F0.B15659 R4.F0.B15658 R4.F0.B15677 R4.F0.B15676 R4.F0.B15695 R4.F0.B15694 R4.F0.B15713 R4.F0.B15712 R4.F0.B15731 R4.F0.B15730 R4.F0.B15749 R4.F0.B15748 R4.F0.B15767 R4.F0.B15766 R4.F0.B15785 R4.F0.B15784 R4.F0.B15803 R4.F0.B15802 R4.F0.B15821 R4.F0.B15820 R4.F0.B15839 R4.F0.B15838 R4.F0.B15857 R4.F0.B15856 R4.F0.B15875 R4.F0.B15874 R4.F0.B15893 R4.F0.B15892 R4.F0.B15911 R4.F0.B15910 R4.F0.B15929 R4.F0.B15928 R4.F0.B15947 R4.F0.B15946 R4.F0.B15965 R4.F0.B15964 R4.F0.B15983 R4.F0.B15982 R4.F0.B16001 R4.F0.B16000 R4.F0.B16019 R4.F0.B16018 R4.F0.B16037 R4.F0.B16036 R4.F0.B16055 R4.F0.B16054 R4.F0.B16073 R4.F0.B16072 R4.F0.B16091 R4.F0.B16090 R4.F0.B16109 R4.F0.B16108 R4.F0.B16127 R4.F0.B16126 R4.F0.B16145 R4.F0.B16144 R4.F0.B16163 R4.F0.B16162 R4.F0.B16181 R4.F0.B16180 R4.F0.B16199 R4.F0.B16198 R4.F0.B16217 R4.F0.B16216 R4.F0.B16235 R4.F0.B16234 R4.F0.B16253 R4.F0.B16252 R4.F0.B16271 R4.F0.B16270 R4.F0.B16289 R4.F0.B16288 R4.F0.B16307 R4.F0.B16306 R4.F0.B16325 R4.F0.B16324 R4.F0.B16343 R4.F0.B16342 R4.F0.B16361 R4.F0.B16360 R4.F0.B16379 R4.F0.B16378 R4.F0.B16397 R4.F0.B16396 R4.F0.B16415 R4.F0.B16414 R4.F0.B16433 R4.F0.B16432 R4.F0.B16451 R4.F0.B16450 R4.F0.B16469 R4.F0.B16468 R4.F0.B16487 R4.F0.B16486 R4.F0.B16505 R4.F0.B16504 R4.F0.B16523 R4.F0.B16522 R4.F0.B16541 R4.F0.B16540 R4.F0.B16559 R4.F0.B16558 R4.F0.B16577 R4.F0.B16576 R4.F0.B16595 R4.F0.B16594 R4.F0.B16613 R4.F0.B16612 R4.F0.B16631 R4.F0.B16630 R4.F0.B16649 R4.F0.B16648 R4.F0.B16667 R4.F0.B16666 R4.F0.B16685 R4.F0.B16684 R4.F0.B16703 R4.F0.B16702 R4.F0.B16721 R4.F0.B16720 R4.F0.B16739 R4.F0.B16738 R4.F0.B16757 R4.F0.B16756 R4.F0.B16775 R4.F0.B16774 R4.F0.B16793 R4.F0.B16792 R4.F0.B16811 R4.F0.B16810 R4.F0.B16829 R4.F0.B16828 R4.F0.B16847 R4.F0.B16846 R4.F0.B16865 R4.F0.B16864 R4.F0.B16883 R4.F0.B16882 R4.F0.B16901 R4.F0.B16900 R4.F0.B16919 R4.F0.B16918 R4.F0.B16937 R4.F0.B16936 R4.F0.B16955 R4.F0.B16954 R4.F0.B16973 R4.F0.B16972 R4.F0.B16991 R4.F0.B16990 R4.F0.B17009 R4.F0.B17008 R4.F0.B17027 R4.F0.B17026 R4.F0.B17045 R4.F0.B17044 R4.F0.B17063 R4.F0.B17062 R4.F0.B17081 R4.F0.B17080 R4.F0.B17099 R4.F0.B17098 R4.F0.B17117 R4.F0.B17116 R4.F0.B17135 R4.F0.B17134 R4.F0.B17153 R4.F0.B17152 R4.F0.B17171 R4.F0.B17170 R4.F0.B17189 R4.F0.B17188 R4.F0.B17207 R4.F0.B17206 R4.F0.B17225 R4.F0.B17224 R4.F0.B17243 R4.F0.B17242 R4.F0.B17261 R4.F0.B17260 R4.F0.B17279 R4.F0.B17278 R4.F0.B17297 R4.F0.B17296 R4.F0.B17315 R4.F0.B17314 R4.F0.B17333 R4.F0.B17332 R4.F0.B17351 R4.F0.B17350 R4.F0.B17369 R4.F0.B17368 R4.F0.B17387 R4.F0.B17386 R4.F0.B17405 R4.F0.B17404 R4.F0.B17423 R4.F0.B17422 R4.F0.B17441 R4.F0.B17440 R4.F0.B17459 R4.F0.B17458 R4.F0.B17477 R4.F0.B17476 R4.F0.B17495 R4.F0.B17494 R4.F0.B17513 R4.F0.B17512 R4.F0.B17531 R4.F0.B17530 R4.F0.B17549 R4.F0.B17548 R4.F0.B17567 R4.F0.B17566 R4.F0.B17585 R4.F0.B17584 R4.F0.B17603 R4.F0.B17602 R4.F0.B17621 R4.F0.B17620 R4.F0.B17639 R4.F0.B17638 R4.F0.B17657 R4.F0.B17656 R4.F0.B17675 R4.F0.B17674 R4.F0.B17693 R4.F0.B17692 R4.F0.B17711 R4.F0.B17710 R4.F0.B17729 R4.F0.B17728 R4.F0.B17747 R4.F0.B17746 R4.F0.B17765 R4.F0.B17764 R4.F0.B17783 R4.F0.B17782 R4.F0.B17801 R4.F0.B17800 R4.F0.B17819 R4.F0.B17818 R4.F0.B17837 R4.F0.B17836 R4.F0.B17855 R4.F0.B17854 R4.F0.B17873 R4.F0.B17872 R4.F0.B17891 R4.F0.B17890 R4.F0.B17909 R4.F0.B17908 R4.F0.B17927 R4.F0.B17926 R4.F0.B17945 R4.F0.B17944 R4.F0.B17963 R4.F0.B17962 R4.F0.B17981 R4.F0.B17980 R4.F0.B17999 R4.F0.B17998 R4.F0.B18017 R4.F0.B18016 R4.F0.B18035 R4.F0.B18034 R4.F0.B18053 R4.F0.B18052 R4.F0.B18071 R4.F0.B18070 R4.F0.B18089 R4.F0.B18088 R4.F0.B18107 R4.F0.B18106 R4.F0.B18125 R4.F0.B18124 R4.F0.B18143 R4.F0.B18142 R4.F0.B18161 R4.F0.B18160 R4.F0.B18179 R4.F0.B18178 R4.F0.B18197 R4.F0.B18196 R4.F0.B18215 R4.F0.B18214 R4.F0.B18233 R4.F0.B18232 R4.F0.B18251 R4.F0.B18250 R4.F0.B18269 R4.F0.B18268 R4.F0.B18287 R4.F0.B18286 R4.F0.B18305 R4.F0.B18304 R4.F0.B18323 R4.F0.B18322 R4.F0.B18341 R4.F0.B18340 R4.F0.B18359 R4.F0.B18358 R4.F0.B18377 R4.F0.B18376 R4.F0.B18395 R4.F0.B18394 R4.F0.B18413 R4.F0.B18412 R4.F0.B18431 R4.F0.B18430 R4.F0.B18449 R4.F0.B18448 R4.F0.B18467 R4.F0.B18466 R4.F0.B18485 R4.F0.B18484 R4.F0.B18503 R4.F0.B18502 R4.F0.B18521 R4.F0.B18520 R4.F0.B18539 R4.F0.B18538 R4.F0.B18557 R4.F0.B18556 R4.F0.B18575 R4.F0.B18574 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM_H[0]:DATA_WIDTH_A: R0.F24.B12 R0.F24.B10 R0.F24.B8
		111: 0
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM_H[0]:DATA_WIDTH_B: R0.F24.B11 R0.F24.B7 R0.F24.B9
		111: 0
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM_H[0]:DDEL_A: R0.F24.B24 R0.F24.B23 R0.F24.B22 inv 000
	BRAM_H[0]:DDEL_B: R1.F24.B24 R1.F24.B26 R1.F24.B27 inv 000
	BRAM_H[0]:DOA_REG: R0.F24.B18
		0: 0
		1: 1
	BRAM_H[0]:DOB_REG: R0.F24.B17
		0: 0
		1: 1
	BRAM_H[0]:ENWEAKWRITEA: R0.F23.B8 inv 0
	BRAM_H[0]:ENWEAKWRITEB: R0.F23.B17 inv 0
	BRAM_H[0]:EN_RSTRAM_A: R0.F24.B25 inv 0
	BRAM_H[0]:EN_RSTRAM_B: R1.F24.B22 inv 0
	BRAM_H[0]:INIT_A: R1.F22.B36 R0.F22.B28 R1.F22.B60 R1.F22.B54 R1.F22.B48 R1.F22.B41 R1.F22.B30 R1.F22.B23 R1.F22.B17 R1.F22.B12 R0.F22.B52 R0.F22.B46 R0.F22.B40 R0.F22.B33 R0.F22.B22 R0.F22.B15 R0.F22.B9 R0.F22.B4 inv 000000000000000000
	BRAM_H[0]:INIT_B: R1.F22.B39 R0.F22.B31 R1.F22.B63 R1.F22.B57 R1.F22.B51 R1.F22.B45 R1.F22.B33 R1.F22.B26 R1.F22.B21 R1.F22.B15 R0.F22.B54 R0.F22.B48 R0.F22.B43 R0.F22.B37 R0.F22.B24 R0.F22.B18 R0.F22.B12 R0.F22.B7 inv 000000000000000000
	BRAM_H[0]:INV.CLKAWRCLK: R0.F23.B5 inv 1
	BRAM_H[0]:INV.CLKBRDCLK: R0.F23.B7 inv 1
	BRAM_H[0]:INV.ENAWREN: R2.F24.B30 inv 1
	BRAM_H[0]:INV.ENBRDEN: R2.F24.B29 inv 1
	BRAM_H[0]:INV.REGCEA: R0.F23.B2 inv 1
	BRAM_H[0]:INV.REGCEBREGCE: R0.F23.B12 inv 1
	BRAM_H[0]:INV.RSTA: R0.F23.B4 inv 0
	BRAM_H[0]:INV.RSTBRST: R0.F23.B10 inv 1
	BRAM_H[0]:INV.WEAWEL0: R0.F23.B1 inv 1
	BRAM_H[0]:INV.WEAWEL1: R0.F23.B3 inv 1
	BRAM_H[0]:INV.WEBWEU0: R0.F23.B11 inv 1
	BRAM_H[0]:INV.WEBWEU1: R0.F23.B9 inv 1
	BRAM_H[0]:MODE: R0.F23.B14
		1: RAMB16BWER
		0: RAMB8BWER
	BRAM_H[0]:RAM_MODE: R0.F23.B16 R0.F23.B15
		10: SDP
		00: SP
		01: TDP
	BRAM_H[0]:RSTTYPE: R0.F24.B16 R0.F24.B15
		11: ASYNC
		00: SYNC
	BRAM_H[0]:RST_PRIORITY_A: R0.F24.B14
		1: CE
		0: SR
	BRAM_H[0]:RST_PRIORITY_B: R0.F24.B13
		1: CE
		0: SR
	BRAM_H[0]:SRVAL_A: R1.F22.B34 R0.F22.B26 R1.F22.B58 R1.F22.B52 R1.F22.B46 R1.F22.B40 R1.F22.B28 R1.F22.B22 R1.F22.B16 R1.F22.B10 R0.F22.B50 R0.F22.B44 R0.F22.B38 R0.F22.B32 R0.F22.B20 R0.F22.B14 R0.F22.B8 R0.F22.B1 inv 000000000000000000
	BRAM_H[0]:SRVAL_B: R1.F22.B37 R0.F22.B29 R1.F22.B61 R1.F22.B55 R1.F22.B49 R1.F22.B43 R1.F22.B31 R1.F22.B24 R1.F22.B18 R1.F22.B13 R0.F22.B53 R0.F22.B47 R0.F22.B41 R0.F22.B34 R0.F22.B23 R0.F22.B16 R0.F22.B10 R0.F22.B5 inv 000000000000000000
	BRAM_H[0]:WDEL_A: R0.F24.B20 R0.F24.B26 R0.F24.B21 inv 100
	BRAM_H[0]:WDEL_B: R1.F24.B29 R1.F24.B23 R1.F24.B28 inv 100
	BRAM_H[0]:WEAKWRITEVALA: R0.F23.B13 inv 0
	BRAM_H[0]:WEAKWRITEVALB: R0.F23.B18 inv 0
	BRAM_H[0]:WRITE_MODE_A: R0.F24.B6 R0.F24.B4
		10: NO_CHANGE
		01: READ_FIRST
		00: WRITE_FIRST
	BRAM_H[0]:WRITE_MODE_B: R0.F24.B5 R0.F24.B3
		10: NO_CHANGE
		01: READ_FIRST
		00: WRITE_FIRST
	BRAM_H[1]:BW_EN_A: R3.F24.B62 inv 0
	BRAM_H[1]:BW_EN_B: R3.F24.B61 inv 0
	BRAM_H[1]:DATA: R4.F0.B159 R4.F0.B158 R4.F0.B157 R4.F0.B156 R4.F0.B155 R4.F0.B154 R4.F0.B153 R4.F0.B152 R4.F0.B151 R4.F0.B150 R4.F0.B149 R4.F0.B148 R4.F0.B147 R4.F0.B146 R4.F0.B145 R4.F0.B144 R4.F0.B177 R4.F0.B176 R4.F0.B175 R4.F0.B174 R4.F0.B173 R4.F0.B172 R4.F0.B171 R4.F0.B170 R4.F0.B169 R4.F0.B168 R4.F0.B167 R4.F0.B166 R4.F0.B165 R4.F0.B164 R4.F0.B163 R4.F0.B162 R4.F0.B195 R4.F0.B194 R4.F0.B193 R4.F0.B192 R4.F0.B191 R4.F0.B190 R4.F0.B189 R4.F0.B188 R4.F0.B187 R4.F0.B186 R4.F0.B185 R4.F0.B184 R4.F0.B183 R4.F0.B182 R4.F0.B181 R4.F0.B180 R4.F0.B213 R4.F0.B212 R4.F0.B211 R4.F0.B210 R4.F0.B209 R4.F0.B208 R4.F0.B207 R4.F0.B206 R4.F0.B205 R4.F0.B204 R4.F0.B203 R4.F0.B202 R4.F0.B201 R4.F0.B200 R4.F0.B199 R4.F0.B198 R4.F0.B231 R4.F0.B230 R4.F0.B229 R4.F0.B228 R4.F0.B227 R4.F0.B226 R4.F0.B225 R4.F0.B224 R4.F0.B223 R4.F0.B222 R4.F0.B221 R4.F0.B220 R4.F0.B219 R4.F0.B218 R4.F0.B217 R4.F0.B216 R4.F0.B249 R4.F0.B248 R4.F0.B247 R4.F0.B246 R4.F0.B245 R4.F0.B244 R4.F0.B243 R4.F0.B242 R4.F0.B241 R4.F0.B240 R4.F0.B239 R4.F0.B238 R4.F0.B237 R4.F0.B236 R4.F0.B235 R4.F0.B234 R4.F0.B267 R4.F0.B266 R4.F0.B265 R4.F0.B264 R4.F0.B263 R4.F0.B262 R4.F0.B261 R4.F0.B260 R4.F0.B259 R4.F0.B258 R4.F0.B257 R4.F0.B256 R4.F0.B255 R4.F0.B254 R4.F0.B253 R4.F0.B252 R4.F0.B285 R4.F0.B284 R4.F0.B283 R4.F0.B282 R4.F0.B281 R4.F0.B280 R4.F0.B279 R4.F0.B278 R4.F0.B277 R4.F0.B276 R4.F0.B275 R4.F0.B274 R4.F0.B273 R4.F0.B272 R4.F0.B271 R4.F0.B270 R4.F0.B303 R4.F0.B302 R4.F0.B301 R4.F0.B300 R4.F0.B299 R4.F0.B298 R4.F0.B297 R4.F0.B296 R4.F0.B295 R4.F0.B294 R4.F0.B293 R4.F0.B292 R4.F0.B291 R4.F0.B290 R4.F0.B289 R4.F0.B288 R4.F0.B321 R4.F0.B320 R4.F0.B319 R4.F0.B318 R4.F0.B317 R4.F0.B316 R4.F0.B315 R4.F0.B314 R4.F0.B313 R4.F0.B312 R4.F0.B311 R4.F0.B310 R4.F0.B309 R4.F0.B308 R4.F0.B307 R4.F0.B306 R4.F0.B339 R4.F0.B338 R4.F0.B337 R4.F0.B336 R4.F0.B335 R4.F0.B334 R4.F0.B333 R4.F0.B332 R4.F0.B331 R4.F0.B330 R4.F0.B329 R4.F0.B328 R4.F0.B327 R4.F0.B326 R4.F0.B325 R4.F0.B324 R4.F0.B357 R4.F0.B356 R4.F0.B355 R4.F0.B354 R4.F0.B353 R4.F0.B352 R4.F0.B351 R4.F0.B350 R4.F0.B349 R4.F0.B348 R4.F0.B347 R4.F0.B346 R4.F0.B345 R4.F0.B344 R4.F0.B343 R4.F0.B342 R4.F0.B375 R4.F0.B374 R4.F0.B373 R4.F0.B372 R4.F0.B371 R4.F0.B370 R4.F0.B369 R4.F0.B368 R4.F0.B367 R4.F0.B366 R4.F0.B365 R4.F0.B364 R4.F0.B363 R4.F0.B362 R4.F0.B361 R4.F0.B360 R4.F0.B393 R4.F0.B392 R4.F0.B391 R4.F0.B390 R4.F0.B389 R4.F0.B388 R4.F0.B387 R4.F0.B386 R4.F0.B385 R4.F0.B384 R4.F0.B383 R4.F0.B382 R4.F0.B381 R4.F0.B380 R4.F0.B379 R4.F0.B378 R4.F0.B411 R4.F0.B410 R4.F0.B409 R4.F0.B408 R4.F0.B407 R4.F0.B406 R4.F0.B405 R4.F0.B404 R4.F0.B403 R4.F0.B402 R4.F0.B401 R4.F0.B400 R4.F0.B399 R4.F0.B398 R4.F0.B397 R4.F0.B396 R4.F0.B429 R4.F0.B428 R4.F0.B427 R4.F0.B426 R4.F0.B425 R4.F0.B424 R4.F0.B423 R4.F0.B422 R4.F0.B421 R4.F0.B420 R4.F0.B419 R4.F0.B418 R4.F0.B417 R4.F0.B416 R4.F0.B415 R4.F0.B414 R4.F0.B447 R4.F0.B446 R4.F0.B445 R4.F0.B444 R4.F0.B443 R4.F0.B442 R4.F0.B441 R4.F0.B440 R4.F0.B439 R4.F0.B438 R4.F0.B437 R4.F0.B436 R4.F0.B435 R4.F0.B434 R4.F0.B433 R4.F0.B432 R4.F0.B465 R4.F0.B464 R4.F0.B463 R4.F0.B462 R4.F0.B461 R4.F0.B460 R4.F0.B459 R4.F0.B458 R4.F0.B457 R4.F0.B456 R4.F0.B455 R4.F0.B454 R4.F0.B453 R4.F0.B452 R4.F0.B451 R4.F0.B450 R4.F0.B483 R4.F0.B482 R4.F0.B481 R4.F0.B480 R4.F0.B479 R4.F0.B478 R4.F0.B477 R4.F0.B476 R4.F0.B475 R4.F0.B474 R4.F0.B473 R4.F0.B472 R4.F0.B471 R4.F0.B470 R4.F0.B469 R4.F0.B468 R4.F0.B501 R4.F0.B500 R4.F0.B499 R4.F0.B498 R4.F0.B497 R4.F0.B496 R4.F0.B495 R4.F0.B494 R4.F0.B493 R4.F0.B492 R4.F0.B491 R4.F0.B490 R4.F0.B489 R4.F0.B488 R4.F0.B487 R4.F0.B486 R4.F0.B519 R4.F0.B518 R4.F0.B517 R4.F0.B516 R4.F0.B515 R4.F0.B514 R4.F0.B513 R4.F0.B512 R4.F0.B511 R4.F0.B510 R4.F0.B509 R4.F0.B508 R4.F0.B507 R4.F0.B506 R4.F0.B505 R4.F0.B504 R4.F0.B537 R4.F0.B536 R4.F0.B535 R4.F0.B534 R4.F0.B533 R4.F0.B532 R4.F0.B531 R4.F0.B530 R4.F0.B529 R4.F0.B528 R4.F0.B527 R4.F0.B526 R4.F0.B525 R4.F0.B524 R4.F0.B523 R4.F0.B522 R4.F0.B555 R4.F0.B554 R4.F0.B553 R4.F0.B552 R4.F0.B551 R4.F0.B550 R4.F0.B549 R4.F0.B548 R4.F0.B547 R4.F0.B546 R4.F0.B545 R4.F0.B544 R4.F0.B543 R4.F0.B542 R4.F0.B541 R4.F0.B540 R4.F0.B573 R4.F0.B572 R4.F0.B571 R4.F0.B570 R4.F0.B569 R4.F0.B568 R4.F0.B567 R4.F0.B566 R4.F0.B565 R4.F0.B564 R4.F0.B563 R4.F0.B562 R4.F0.B561 R4.F0.B560 R4.F0.B559 R4.F0.B558 R4.F0.B591 R4.F0.B590 R4.F0.B589 R4.F0.B588 R4.F0.B587 R4.F0.B586 R4.F0.B585 R4.F0.B584 R4.F0.B583 R4.F0.B582 R4.F0.B581 R4.F0.B580 R4.F0.B579 R4.F0.B578 R4.F0.B577 R4.F0.B576 R4.F0.B609 R4.F0.B608 R4.F0.B607 R4.F0.B606 R4.F0.B605 R4.F0.B604 R4.F0.B603 R4.F0.B602 R4.F0.B601 R4.F0.B600 R4.F0.B599 R4.F0.B598 R4.F0.B597 R4.F0.B596 R4.F0.B595 R4.F0.B594 R4.F0.B627 R4.F0.B626 R4.F0.B625 R4.F0.B624 R4.F0.B623 R4.F0.B622 R4.F0.B621 R4.F0.B620 R4.F0.B619 R4.F0.B618 R4.F0.B617 R4.F0.B616 R4.F0.B615 R4.F0.B614 R4.F0.B613 R4.F0.B612 R4.F0.B645 R4.F0.B644 R4.F0.B643 R4.F0.B642 R4.F0.B641 R4.F0.B640 R4.F0.B639 R4.F0.B638 R4.F0.B637 R4.F0.B636 R4.F0.B635 R4.F0.B634 R4.F0.B633 R4.F0.B632 R4.F0.B631 R4.F0.B630 R4.F0.B663 R4.F0.B662 R4.F0.B661 R4.F0.B660 R4.F0.B659 R4.F0.B658 R4.F0.B657 R4.F0.B656 R4.F0.B655 R4.F0.B654 R4.F0.B653 R4.F0.B652 R4.F0.B651 R4.F0.B650 R4.F0.B649 R4.F0.B648 R4.F0.B681 R4.F0.B680 R4.F0.B679 R4.F0.B678 R4.F0.B677 R4.F0.B676 R4.F0.B675 R4.F0.B674 R4.F0.B673 R4.F0.B672 R4.F0.B671 R4.F0.B670 R4.F0.B669 R4.F0.B668 R4.F0.B667 R4.F0.B666 R4.F0.B699 R4.F0.B698 R4.F0.B697 R4.F0.B696 R4.F0.B695 R4.F0.B694 R4.F0.B693 R4.F0.B692 R4.F0.B691 R4.F0.B690 R4.F0.B689 R4.F0.B688 R4.F0.B687 R4.F0.B686 R4.F0.B685 R4.F0.B684 R4.F0.B717 R4.F0.B716 R4.F0.B715 R4.F0.B714 R4.F0.B713 R4.F0.B712 R4.F0.B711 R4.F0.B710 R4.F0.B709 R4.F0.B708 R4.F0.B707 R4.F0.B706 R4.F0.B705 R4.F0.B704 R4.F0.B703 R4.F0.B702 R4.F0.B735 R4.F0.B734 R4.F0.B733 R4.F0.B732 R4.F0.B731 R4.F0.B730 R4.F0.B729 R4.F0.B728 R4.F0.B727 R4.F0.B726 R4.F0.B725 R4.F0.B724 R4.F0.B723 R4.F0.B722 R4.F0.B721 R4.F0.B720 R4.F0.B753 R4.F0.B752 R4.F0.B751 R4.F0.B750 R4.F0.B749 R4.F0.B748 R4.F0.B747 R4.F0.B746 R4.F0.B745 R4.F0.B744 R4.F0.B743 R4.F0.B742 R4.F0.B741 R4.F0.B740 R4.F0.B739 R4.F0.B738 R4.F0.B771 R4.F0.B770 R4.F0.B769 R4.F0.B768 R4.F0.B767 R4.F0.B766 R4.F0.B765 R4.F0.B764 R4.F0.B763 R4.F0.B762 R4.F0.B761 R4.F0.B760 R4.F0.B759 R4.F0.B758 R4.F0.B757 R4.F0.B756 R4.F0.B789 R4.F0.B788 R4.F0.B787 R4.F0.B786 R4.F0.B785 R4.F0.B784 R4.F0.B783 R4.F0.B782 R4.F0.B781 R4.F0.B780 R4.F0.B779 R4.F0.B778 R4.F0.B777 R4.F0.B776 R4.F0.B775 R4.F0.B774 R4.F0.B807 R4.F0.B806 R4.F0.B805 R4.F0.B804 R4.F0.B803 R4.F0.B802 R4.F0.B801 R4.F0.B800 R4.F0.B799 R4.F0.B798 R4.F0.B797 R4.F0.B796 R4.F0.B795 R4.F0.B794 R4.F0.B793 R4.F0.B792 R4.F0.B825 R4.F0.B824 R4.F0.B823 R4.F0.B822 R4.F0.B821 R4.F0.B820 R4.F0.B819 R4.F0.B818 R4.F0.B817 R4.F0.B816 R4.F0.B815 R4.F0.B814 R4.F0.B813 R4.F0.B812 R4.F0.B811 R4.F0.B810 R4.F0.B843 R4.F0.B842 R4.F0.B841 R4.F0.B840 R4.F0.B839 R4.F0.B838 R4.F0.B837 R4.F0.B836 R4.F0.B835 R4.F0.B834 R4.F0.B833 R4.F0.B832 R4.F0.B831 R4.F0.B830 R4.F0.B829 R4.F0.B828 R4.F0.B861 R4.F0.B860 R4.F0.B859 R4.F0.B858 R4.F0.B857 R4.F0.B856 R4.F0.B855 R4.F0.B854 R4.F0.B853 R4.F0.B852 R4.F0.B851 R4.F0.B850 R4.F0.B849 R4.F0.B848 R4.F0.B847 R4.F0.B846 R4.F0.B879 R4.F0.B878 R4.F0.B877 R4.F0.B876 R4.F0.B875 R4.F0.B874 R4.F0.B873 R4.F0.B872 R4.F0.B871 R4.F0.B870 R4.F0.B869 R4.F0.B868 R4.F0.B867 R4.F0.B866 R4.F0.B865 R4.F0.B864 R4.F0.B897 R4.F0.B896 R4.F0.B895 R4.F0.B894 R4.F0.B893 R4.F0.B892 R4.F0.B891 R4.F0.B890 R4.F0.B889 R4.F0.B888 R4.F0.B887 R4.F0.B886 R4.F0.B885 R4.F0.B884 R4.F0.B883 R4.F0.B882 R4.F0.B915 R4.F0.B914 R4.F0.B913 R4.F0.B912 R4.F0.B911 R4.F0.B910 R4.F0.B909 R4.F0.B908 R4.F0.B907 R4.F0.B906 R4.F0.B905 R4.F0.B904 R4.F0.B903 R4.F0.B902 R4.F0.B901 R4.F0.B900 R4.F0.B933 R4.F0.B932 R4.F0.B931 R4.F0.B930 R4.F0.B929 R4.F0.B928 R4.F0.B927 R4.F0.B926 R4.F0.B925 R4.F0.B924 R4.F0.B923 R4.F0.B922 R4.F0.B921 R4.F0.B920 R4.F0.B919 R4.F0.B918 R4.F0.B951 R4.F0.B950 R4.F0.B949 R4.F0.B948 R4.F0.B947 R4.F0.B946 R4.F0.B945 R4.F0.B944 R4.F0.B943 R4.F0.B942 R4.F0.B941 R4.F0.B940 R4.F0.B939 R4.F0.B938 R4.F0.B937 R4.F0.B936 R4.F0.B969 R4.F0.B968 R4.F0.B967 R4.F0.B966 R4.F0.B965 R4.F0.B964 R4.F0.B963 R4.F0.B962 R4.F0.B961 R4.F0.B960 R4.F0.B959 R4.F0.B958 R4.F0.B957 R4.F0.B956 R4.F0.B955 R4.F0.B954 R4.F0.B987 R4.F0.B986 R4.F0.B985 R4.F0.B984 R4.F0.B983 R4.F0.B982 R4.F0.B981 R4.F0.B980 R4.F0.B979 R4.F0.B978 R4.F0.B977 R4.F0.B976 R4.F0.B975 R4.F0.B974 R4.F0.B973 R4.F0.B972 R4.F0.B1005 R4.F0.B1004 R4.F0.B1003 R4.F0.B1002 R4.F0.B1001 R4.F0.B1000 R4.F0.B999 R4.F0.B998 R4.F0.B997 R4.F0.B996 R4.F0.B995 R4.F0.B994 R4.F0.B993 R4.F0.B992 R4.F0.B991 R4.F0.B990 R4.F0.B1023 R4.F0.B1022 R4.F0.B1021 R4.F0.B1020 R4.F0.B1019 R4.F0.B1018 R4.F0.B1017 R4.F0.B1016 R4.F0.B1015 R4.F0.B1014 R4.F0.B1013 R4.F0.B1012 R4.F0.B1011 R4.F0.B1010 R4.F0.B1009 R4.F0.B1008 R4.F0.B1041 R4.F0.B1040 R4.F0.B1039 R4.F0.B1038 R4.F0.B1037 R4.F0.B1036 R4.F0.B1035 R4.F0.B1034 R4.F0.B1033 R4.F0.B1032 R4.F0.B1031 R4.F0.B1030 R4.F0.B1029 R4.F0.B1028 R4.F0.B1027 R4.F0.B1026 R4.F0.B1059 R4.F0.B1058 R4.F0.B1057 R4.F0.B1056 R4.F0.B1055 R4.F0.B1054 R4.F0.B1053 R4.F0.B1052 R4.F0.B1051 R4.F0.B1050 R4.F0.B1049 R4.F0.B1048 R4.F0.B1047 R4.F0.B1046 R4.F0.B1045 R4.F0.B1044 R4.F0.B1077 R4.F0.B1076 R4.F0.B1075 R4.F0.B1074 R4.F0.B1073 R4.F0.B1072 R4.F0.B1071 R4.F0.B1070 R4.F0.B1069 R4.F0.B1068 R4.F0.B1067 R4.F0.B1066 R4.F0.B1065 R4.F0.B1064 R4.F0.B1063 R4.F0.B1062 R4.F0.B1095 R4.F0.B1094 R4.F0.B1093 R4.F0.B1092 R4.F0.B1091 R4.F0.B1090 R4.F0.B1089 R4.F0.B1088 R4.F0.B1087 R4.F0.B1086 R4.F0.B1085 R4.F0.B1084 R4.F0.B1083 R4.F0.B1082 R4.F0.B1081 R4.F0.B1080 R4.F0.B1113 R4.F0.B1112 R4.F0.B1111 R4.F0.B1110 R4.F0.B1109 R4.F0.B1108 R4.F0.B1107 R4.F0.B1106 R4.F0.B1105 R4.F0.B1104 R4.F0.B1103 R4.F0.B1102 R4.F0.B1101 R4.F0.B1100 R4.F0.B1099 R4.F0.B1098 R4.F0.B1131 R4.F0.B1130 R4.F0.B1129 R4.F0.B1128 R4.F0.B1127 R4.F0.B1126 R4.F0.B1125 R4.F0.B1124 R4.F0.B1123 R4.F0.B1122 R4.F0.B1121 R4.F0.B1120 R4.F0.B1119 R4.F0.B1118 R4.F0.B1117 R4.F0.B1116 R4.F0.B1149 R4.F0.B1148 R4.F0.B1147 R4.F0.B1146 R4.F0.B1145 R4.F0.B1144 R4.F0.B1143 R4.F0.B1142 R4.F0.B1141 R4.F0.B1140 R4.F0.B1139 R4.F0.B1138 R4.F0.B1137 R4.F0.B1136 R4.F0.B1135 R4.F0.B1134 R4.F0.B1167 R4.F0.B1166 R4.F0.B1165 R4.F0.B1164 R4.F0.B1163 R4.F0.B1162 R4.F0.B1161 R4.F0.B1160 R4.F0.B1159 R4.F0.B1158 R4.F0.B1157 R4.F0.B1156 R4.F0.B1155 R4.F0.B1154 R4.F0.B1153 R4.F0.B1152 R4.F0.B1185 R4.F0.B1184 R4.F0.B1183 R4.F0.B1182 R4.F0.B1181 R4.F0.B1180 R4.F0.B1179 R4.F0.B1178 R4.F0.B1177 R4.F0.B1176 R4.F0.B1175 R4.F0.B1174 R4.F0.B1173 R4.F0.B1172 R4.F0.B1171 R4.F0.B1170 R4.F0.B1203 R4.F0.B1202 R4.F0.B1201 R4.F0.B1200 R4.F0.B1199 R4.F0.B1198 R4.F0.B1197 R4.F0.B1196 R4.F0.B1195 R4.F0.B1194 R4.F0.B1193 R4.F0.B1192 R4.F0.B1191 R4.F0.B1190 R4.F0.B1189 R4.F0.B1188 R4.F0.B1221 R4.F0.B1220 R4.F0.B1219 R4.F0.B1218 R4.F0.B1217 R4.F0.B1216 R4.F0.B1215 R4.F0.B1214 R4.F0.B1213 R4.F0.B1212 R4.F0.B1211 R4.F0.B1210 R4.F0.B1209 R4.F0.B1208 R4.F0.B1207 R4.F0.B1206 R4.F0.B1239 R4.F0.B1238 R4.F0.B1237 R4.F0.B1236 R4.F0.B1235 R4.F0.B1234 R4.F0.B1233 R4.F0.B1232 R4.F0.B1231 R4.F0.B1230 R4.F0.B1229 R4.F0.B1228 R4.F0.B1227 R4.F0.B1226 R4.F0.B1225 R4.F0.B1224 R4.F0.B1257 R4.F0.B1256 R4.F0.B1255 R4.F0.B1254 R4.F0.B1253 R4.F0.B1252 R4.F0.B1251 R4.F0.B1250 R4.F0.B1249 R4.F0.B1248 R4.F0.B1247 R4.F0.B1246 R4.F0.B1245 R4.F0.B1244 R4.F0.B1243 R4.F0.B1242 R4.F0.B1275 R4.F0.B1274 R4.F0.B1273 R4.F0.B1272 R4.F0.B1271 R4.F0.B1270 R4.F0.B1269 R4.F0.B1268 R4.F0.B1267 R4.F0.B1266 R4.F0.B1265 R4.F0.B1264 R4.F0.B1263 R4.F0.B1262 R4.F0.B1261 R4.F0.B1260 R4.F0.B1293 R4.F0.B1292 R4.F0.B1291 R4.F0.B1290 R4.F0.B1289 R4.F0.B1288 R4.F0.B1287 R4.F0.B1286 R4.F0.B1285 R4.F0.B1284 R4.F0.B1283 R4.F0.B1282 R4.F0.B1281 R4.F0.B1280 R4.F0.B1279 R4.F0.B1278 R4.F0.B1311 R4.F0.B1310 R4.F0.B1309 R4.F0.B1308 R4.F0.B1307 R4.F0.B1306 R4.F0.B1305 R4.F0.B1304 R4.F0.B1303 R4.F0.B1302 R4.F0.B1301 R4.F0.B1300 R4.F0.B1299 R4.F0.B1298 R4.F0.B1297 R4.F0.B1296 R4.F0.B1329 R4.F0.B1328 R4.F0.B1327 R4.F0.B1326 R4.F0.B1325 R4.F0.B1324 R4.F0.B1323 R4.F0.B1322 R4.F0.B1321 R4.F0.B1320 R4.F0.B1319 R4.F0.B1318 R4.F0.B1317 R4.F0.B1316 R4.F0.B1315 R4.F0.B1314 R4.F0.B1347 R4.F0.B1346 R4.F0.B1345 R4.F0.B1344 R4.F0.B1343 R4.F0.B1342 R4.F0.B1341 R4.F0.B1340 R4.F0.B1339 R4.F0.B1338 R4.F0.B1337 R4.F0.B1336 R4.F0.B1335 R4.F0.B1334 R4.F0.B1333 R4.F0.B1332 R4.F0.B1365 R4.F0.B1364 R4.F0.B1363 R4.F0.B1362 R4.F0.B1361 R4.F0.B1360 R4.F0.B1359 R4.F0.B1358 R4.F0.B1357 R4.F0.B1356 R4.F0.B1355 R4.F0.B1354 R4.F0.B1353 R4.F0.B1352 R4.F0.B1351 R4.F0.B1350 R4.F0.B1383 R4.F0.B1382 R4.F0.B1381 R4.F0.B1380 R4.F0.B1379 R4.F0.B1378 R4.F0.B1377 R4.F0.B1376 R4.F0.B1375 R4.F0.B1374 R4.F0.B1373 R4.F0.B1372 R4.F0.B1371 R4.F0.B1370 R4.F0.B1369 R4.F0.B1368 R4.F0.B1401 R4.F0.B1400 R4.F0.B1399 R4.F0.B1398 R4.F0.B1397 R4.F0.B1396 R4.F0.B1395 R4.F0.B1394 R4.F0.B1393 R4.F0.B1392 R4.F0.B1391 R4.F0.B1390 R4.F0.B1389 R4.F0.B1388 R4.F0.B1387 R4.F0.B1386 R4.F0.B1419 R4.F0.B1418 R4.F0.B1417 R4.F0.B1416 R4.F0.B1415 R4.F0.B1414 R4.F0.B1413 R4.F0.B1412 R4.F0.B1411 R4.F0.B1410 R4.F0.B1409 R4.F0.B1408 R4.F0.B1407 R4.F0.B1406 R4.F0.B1405 R4.F0.B1404 R4.F0.B1437 R4.F0.B1436 R4.F0.B1435 R4.F0.B1434 R4.F0.B1433 R4.F0.B1432 R4.F0.B1431 R4.F0.B1430 R4.F0.B1429 R4.F0.B1428 R4.F0.B1427 R4.F0.B1426 R4.F0.B1425 R4.F0.B1424 R4.F0.B1423 R4.F0.B1422 R4.F0.B1455 R4.F0.B1454 R4.F0.B1453 R4.F0.B1452 R4.F0.B1451 R4.F0.B1450 R4.F0.B1449 R4.F0.B1448 R4.F0.B1447 R4.F0.B1446 R4.F0.B1445 R4.F0.B1444 R4.F0.B1443 R4.F0.B1442 R4.F0.B1441 R4.F0.B1440 R4.F0.B1473 R4.F0.B1472 R4.F0.B1471 R4.F0.B1470 R4.F0.B1469 R4.F0.B1468 R4.F0.B1467 R4.F0.B1466 R4.F0.B1465 R4.F0.B1464 R4.F0.B1463 R4.F0.B1462 R4.F0.B1461 R4.F0.B1460 R4.F0.B1459 R4.F0.B1458 R4.F0.B1491 R4.F0.B1490 R4.F0.B1489 R4.F0.B1488 R4.F0.B1487 R4.F0.B1486 R4.F0.B1485 R4.F0.B1484 R4.F0.B1483 R4.F0.B1482 R4.F0.B1481 R4.F0.B1480 R4.F0.B1479 R4.F0.B1478 R4.F0.B1477 R4.F0.B1476 R4.F0.B1509 R4.F0.B1508 R4.F0.B1507 R4.F0.B1506 R4.F0.B1505 R4.F0.B1504 R4.F0.B1503 R4.F0.B1502 R4.F0.B1501 R4.F0.B1500 R4.F0.B1499 R4.F0.B1498 R4.F0.B1497 R4.F0.B1496 R4.F0.B1495 R4.F0.B1494 R4.F0.B1527 R4.F0.B1526 R4.F0.B1525 R4.F0.B1524 R4.F0.B1523 R4.F0.B1522 R4.F0.B1521 R4.F0.B1520 R4.F0.B1519 R4.F0.B1518 R4.F0.B1517 R4.F0.B1516 R4.F0.B1515 R4.F0.B1514 R4.F0.B1513 R4.F0.B1512 R4.F0.B1545 R4.F0.B1544 R4.F0.B1543 R4.F0.B1542 R4.F0.B1541 R4.F0.B1540 R4.F0.B1539 R4.F0.B1538 R4.F0.B1537 R4.F0.B1536 R4.F0.B1535 R4.F0.B1534 R4.F0.B1533 R4.F0.B1532 R4.F0.B1531 R4.F0.B1530 R4.F0.B1563 R4.F0.B1562 R4.F0.B1561 R4.F0.B1560 R4.F0.B1559 R4.F0.B1558 R4.F0.B1557 R4.F0.B1556 R4.F0.B1555 R4.F0.B1554 R4.F0.B1553 R4.F0.B1552 R4.F0.B1551 R4.F0.B1550 R4.F0.B1549 R4.F0.B1548 R4.F0.B1581 R4.F0.B1580 R4.F0.B1579 R4.F0.B1578 R4.F0.B1577 R4.F0.B1576 R4.F0.B1575 R4.F0.B1574 R4.F0.B1573 R4.F0.B1572 R4.F0.B1571 R4.F0.B1570 R4.F0.B1569 R4.F0.B1568 R4.F0.B1567 R4.F0.B1566 R4.F0.B1599 R4.F0.B1598 R4.F0.B1597 R4.F0.B1596 R4.F0.B1595 R4.F0.B1594 R4.F0.B1593 R4.F0.B1592 R4.F0.B1591 R4.F0.B1590 R4.F0.B1589 R4.F0.B1588 R4.F0.B1587 R4.F0.B1586 R4.F0.B1585 R4.F0.B1584 R4.F0.B1617 R4.F0.B1616 R4.F0.B1615 R4.F0.B1614 R4.F0.B1613 R4.F0.B1612 R4.F0.B1611 R4.F0.B1610 R4.F0.B1609 R4.F0.B1608 R4.F0.B1607 R4.F0.B1606 R4.F0.B1605 R4.F0.B1604 R4.F0.B1603 R4.F0.B1602 R4.F0.B1635 R4.F0.B1634 R4.F0.B1633 R4.F0.B1632 R4.F0.B1631 R4.F0.B1630 R4.F0.B1629 R4.F0.B1628 R4.F0.B1627 R4.F0.B1626 R4.F0.B1625 R4.F0.B1624 R4.F0.B1623 R4.F0.B1622 R4.F0.B1621 R4.F0.B1620 R4.F0.B1653 R4.F0.B1652 R4.F0.B1651 R4.F0.B1650 R4.F0.B1649 R4.F0.B1648 R4.F0.B1647 R4.F0.B1646 R4.F0.B1645 R4.F0.B1644 R4.F0.B1643 R4.F0.B1642 R4.F0.B1641 R4.F0.B1640 R4.F0.B1639 R4.F0.B1638 R4.F0.B1671 R4.F0.B1670 R4.F0.B1669 R4.F0.B1668 R4.F0.B1667 R4.F0.B1666 R4.F0.B1665 R4.F0.B1664 R4.F0.B1663 R4.F0.B1662 R4.F0.B1661 R4.F0.B1660 R4.F0.B1659 R4.F0.B1658 R4.F0.B1657 R4.F0.B1656 R4.F0.B1689 R4.F0.B1688 R4.F0.B1687 R4.F0.B1686 R4.F0.B1685 R4.F0.B1684 R4.F0.B1683 R4.F0.B1682 R4.F0.B1681 R4.F0.B1680 R4.F0.B1679 R4.F0.B1678 R4.F0.B1677 R4.F0.B1676 R4.F0.B1675 R4.F0.B1674 R4.F0.B1707 R4.F0.B1706 R4.F0.B1705 R4.F0.B1704 R4.F0.B1703 R4.F0.B1702 R4.F0.B1701 R4.F0.B1700 R4.F0.B1699 R4.F0.B1698 R4.F0.B1697 R4.F0.B1696 R4.F0.B1695 R4.F0.B1694 R4.F0.B1693 R4.F0.B1692 R4.F0.B1725 R4.F0.B1724 R4.F0.B1723 R4.F0.B1722 R4.F0.B1721 R4.F0.B1720 R4.F0.B1719 R4.F0.B1718 R4.F0.B1717 R4.F0.B1716 R4.F0.B1715 R4.F0.B1714 R4.F0.B1713 R4.F0.B1712 R4.F0.B1711 R4.F0.B1710 R4.F0.B1743 R4.F0.B1742 R4.F0.B1741 R4.F0.B1740 R4.F0.B1739 R4.F0.B1738 R4.F0.B1737 R4.F0.B1736 R4.F0.B1735 R4.F0.B1734 R4.F0.B1733 R4.F0.B1732 R4.F0.B1731 R4.F0.B1730 R4.F0.B1729 R4.F0.B1728 R4.F0.B1761 R4.F0.B1760 R4.F0.B1759 R4.F0.B1758 R4.F0.B1757 R4.F0.B1756 R4.F0.B1755 R4.F0.B1754 R4.F0.B1753 R4.F0.B1752 R4.F0.B1751 R4.F0.B1750 R4.F0.B1749 R4.F0.B1748 R4.F0.B1747 R4.F0.B1746 R4.F0.B1779 R4.F0.B1778 R4.F0.B1777 R4.F0.B1776 R4.F0.B1775 R4.F0.B1774 R4.F0.B1773 R4.F0.B1772 R4.F0.B1771 R4.F0.B1770 R4.F0.B1769 R4.F0.B1768 R4.F0.B1767 R4.F0.B1766 R4.F0.B1765 R4.F0.B1764 R4.F0.B1797 R4.F0.B1796 R4.F0.B1795 R4.F0.B1794 R4.F0.B1793 R4.F0.B1792 R4.F0.B1791 R4.F0.B1790 R4.F0.B1789 R4.F0.B1788 R4.F0.B1787 R4.F0.B1786 R4.F0.B1785 R4.F0.B1784 R4.F0.B1783 R4.F0.B1782 R4.F0.B1815 R4.F0.B1814 R4.F0.B1813 R4.F0.B1812 R4.F0.B1811 R4.F0.B1810 R4.F0.B1809 R4.F0.B1808 R4.F0.B1807 R4.F0.B1806 R4.F0.B1805 R4.F0.B1804 R4.F0.B1803 R4.F0.B1802 R4.F0.B1801 R4.F0.B1800 R4.F0.B1833 R4.F0.B1832 R4.F0.B1831 R4.F0.B1830 R4.F0.B1829 R4.F0.B1828 R4.F0.B1827 R4.F0.B1826 R4.F0.B1825 R4.F0.B1824 R4.F0.B1823 R4.F0.B1822 R4.F0.B1821 R4.F0.B1820 R4.F0.B1819 R4.F0.B1818 R4.F0.B1851 R4.F0.B1850 R4.F0.B1849 R4.F0.B1848 R4.F0.B1847 R4.F0.B1846 R4.F0.B1845 R4.F0.B1844 R4.F0.B1843 R4.F0.B1842 R4.F0.B1841 R4.F0.B1840 R4.F0.B1839 R4.F0.B1838 R4.F0.B1837 R4.F0.B1836 R4.F0.B1869 R4.F0.B1868 R4.F0.B1867 R4.F0.B1866 R4.F0.B1865 R4.F0.B1864 R4.F0.B1863 R4.F0.B1862 R4.F0.B1861 R4.F0.B1860 R4.F0.B1859 R4.F0.B1858 R4.F0.B1857 R4.F0.B1856 R4.F0.B1855 R4.F0.B1854 R4.F0.B1887 R4.F0.B1886 R4.F0.B1885 R4.F0.B1884 R4.F0.B1883 R4.F0.B1882 R4.F0.B1881 R4.F0.B1880 R4.F0.B1879 R4.F0.B1878 R4.F0.B1877 R4.F0.B1876 R4.F0.B1875 R4.F0.B1874 R4.F0.B1873 R4.F0.B1872 R4.F0.B1905 R4.F0.B1904 R4.F0.B1903 R4.F0.B1902 R4.F0.B1901 R4.F0.B1900 R4.F0.B1899 R4.F0.B1898 R4.F0.B1897 R4.F0.B1896 R4.F0.B1895 R4.F0.B1894 R4.F0.B1893 R4.F0.B1892 R4.F0.B1891 R4.F0.B1890 R4.F0.B1923 R4.F0.B1922 R4.F0.B1921 R4.F0.B1920 R4.F0.B1919 R4.F0.B1918 R4.F0.B1917 R4.F0.B1916 R4.F0.B1915 R4.F0.B1914 R4.F0.B1913 R4.F0.B1912 R4.F0.B1911 R4.F0.B1910 R4.F0.B1909 R4.F0.B1908 R4.F0.B1941 R4.F0.B1940 R4.F0.B1939 R4.F0.B1938 R4.F0.B1937 R4.F0.B1936 R4.F0.B1935 R4.F0.B1934 R4.F0.B1933 R4.F0.B1932 R4.F0.B1931 R4.F0.B1930 R4.F0.B1929 R4.F0.B1928 R4.F0.B1927 R4.F0.B1926 R4.F0.B1959 R4.F0.B1958 R4.F0.B1957 R4.F0.B1956 R4.F0.B1955 R4.F0.B1954 R4.F0.B1953 R4.F0.B1952 R4.F0.B1951 R4.F0.B1950 R4.F0.B1949 R4.F0.B1948 R4.F0.B1947 R4.F0.B1946 R4.F0.B1945 R4.F0.B1944 R4.F0.B1977 R4.F0.B1976 R4.F0.B1975 R4.F0.B1974 R4.F0.B1973 R4.F0.B1972 R4.F0.B1971 R4.F0.B1970 R4.F0.B1969 R4.F0.B1968 R4.F0.B1967 R4.F0.B1966 R4.F0.B1965 R4.F0.B1964 R4.F0.B1963 R4.F0.B1962 R4.F0.B1995 R4.F0.B1994 R4.F0.B1993 R4.F0.B1992 R4.F0.B1991 R4.F0.B1990 R4.F0.B1989 R4.F0.B1988 R4.F0.B1987 R4.F0.B1986 R4.F0.B1985 R4.F0.B1984 R4.F0.B1983 R4.F0.B1982 R4.F0.B1981 R4.F0.B1980 R4.F0.B2013 R4.F0.B2012 R4.F0.B2011 R4.F0.B2010 R4.F0.B2009 R4.F0.B2008 R4.F0.B2007 R4.F0.B2006 R4.F0.B2005 R4.F0.B2004 R4.F0.B2003 R4.F0.B2002 R4.F0.B2001 R4.F0.B2000 R4.F0.B1999 R4.F0.B1998 R4.F0.B2031 R4.F0.B2030 R4.F0.B2029 R4.F0.B2028 R4.F0.B2027 R4.F0.B2026 R4.F0.B2025 R4.F0.B2024 R4.F0.B2023 R4.F0.B2022 R4.F0.B2021 R4.F0.B2020 R4.F0.B2019 R4.F0.B2018 R4.F0.B2017 R4.F0.B2016 R4.F0.B2049 R4.F0.B2048 R4.F0.B2047 R4.F0.B2046 R4.F0.B2045 R4.F0.B2044 R4.F0.B2043 R4.F0.B2042 R4.F0.B2041 R4.F0.B2040 R4.F0.B2039 R4.F0.B2038 R4.F0.B2037 R4.F0.B2036 R4.F0.B2035 R4.F0.B2034 R4.F0.B2067 R4.F0.B2066 R4.F0.B2065 R4.F0.B2064 R4.F0.B2063 R4.F0.B2062 R4.F0.B2061 R4.F0.B2060 R4.F0.B2059 R4.F0.B2058 R4.F0.B2057 R4.F0.B2056 R4.F0.B2055 R4.F0.B2054 R4.F0.B2053 R4.F0.B2052 R4.F0.B2085 R4.F0.B2084 R4.F0.B2083 R4.F0.B2082 R4.F0.B2081 R4.F0.B2080 R4.F0.B2079 R4.F0.B2078 R4.F0.B2077 R4.F0.B2076 R4.F0.B2075 R4.F0.B2074 R4.F0.B2073 R4.F0.B2072 R4.F0.B2071 R4.F0.B2070 R4.F0.B2103 R4.F0.B2102 R4.F0.B2101 R4.F0.B2100 R4.F0.B2099 R4.F0.B2098 R4.F0.B2097 R4.F0.B2096 R4.F0.B2095 R4.F0.B2094 R4.F0.B2093 R4.F0.B2092 R4.F0.B2091 R4.F0.B2090 R4.F0.B2089 R4.F0.B2088 R4.F0.B2121 R4.F0.B2120 R4.F0.B2119 R4.F0.B2118 R4.F0.B2117 R4.F0.B2116 R4.F0.B2115 R4.F0.B2114 R4.F0.B2113 R4.F0.B2112 R4.F0.B2111 R4.F0.B2110 R4.F0.B2109 R4.F0.B2108 R4.F0.B2107 R4.F0.B2106 R4.F0.B2139 R4.F0.B2138 R4.F0.B2137 R4.F0.B2136 R4.F0.B2135 R4.F0.B2134 R4.F0.B2133 R4.F0.B2132 R4.F0.B2131 R4.F0.B2130 R4.F0.B2129 R4.F0.B2128 R4.F0.B2127 R4.F0.B2126 R4.F0.B2125 R4.F0.B2124 R4.F0.B2157 R4.F0.B2156 R4.F0.B2155 R4.F0.B2154 R4.F0.B2153 R4.F0.B2152 R4.F0.B2151 R4.F0.B2150 R4.F0.B2149 R4.F0.B2148 R4.F0.B2147 R4.F0.B2146 R4.F0.B2145 R4.F0.B2144 R4.F0.B2143 R4.F0.B2142 R4.F0.B2175 R4.F0.B2174 R4.F0.B2173 R4.F0.B2172 R4.F0.B2171 R4.F0.B2170 R4.F0.B2169 R4.F0.B2168 R4.F0.B2167 R4.F0.B2166 R4.F0.B2165 R4.F0.B2164 R4.F0.B2163 R4.F0.B2162 R4.F0.B2161 R4.F0.B2160 R4.F0.B2193 R4.F0.B2192 R4.F0.B2191 R4.F0.B2190 R4.F0.B2189 R4.F0.B2188 R4.F0.B2187 R4.F0.B2186 R4.F0.B2185 R4.F0.B2184 R4.F0.B2183 R4.F0.B2182 R4.F0.B2181 R4.F0.B2180 R4.F0.B2179 R4.F0.B2178 R4.F0.B2211 R4.F0.B2210 R4.F0.B2209 R4.F0.B2208 R4.F0.B2207 R4.F0.B2206 R4.F0.B2205 R4.F0.B2204 R4.F0.B2203 R4.F0.B2202 R4.F0.B2201 R4.F0.B2200 R4.F0.B2199 R4.F0.B2198 R4.F0.B2197 R4.F0.B2196 R4.F0.B2229 R4.F0.B2228 R4.F0.B2227 R4.F0.B2226 R4.F0.B2225 R4.F0.B2224 R4.F0.B2223 R4.F0.B2222 R4.F0.B2221 R4.F0.B2220 R4.F0.B2219 R4.F0.B2218 R4.F0.B2217 R4.F0.B2216 R4.F0.B2215 R4.F0.B2214 R4.F0.B2247 R4.F0.B2246 R4.F0.B2245 R4.F0.B2244 R4.F0.B2243 R4.F0.B2242 R4.F0.B2241 R4.F0.B2240 R4.F0.B2239 R4.F0.B2238 R4.F0.B2237 R4.F0.B2236 R4.F0.B2235 R4.F0.B2234 R4.F0.B2233 R4.F0.B2232 R4.F0.B2265 R4.F0.B2264 R4.F0.B2263 R4.F0.B2262 R4.F0.B2261 R4.F0.B2260 R4.F0.B2259 R4.F0.B2258 R4.F0.B2257 R4.F0.B2256 R4.F0.B2255 R4.F0.B2254 R4.F0.B2253 R4.F0.B2252 R4.F0.B2251 R4.F0.B2250 R4.F0.B2283 R4.F0.B2282 R4.F0.B2281 R4.F0.B2280 R4.F0.B2279 R4.F0.B2278 R4.F0.B2277 R4.F0.B2276 R4.F0.B2275 R4.F0.B2274 R4.F0.B2273 R4.F0.B2272 R4.F0.B2271 R4.F0.B2270 R4.F0.B2269 R4.F0.B2268 R4.F0.B2301 R4.F0.B2300 R4.F0.B2299 R4.F0.B2298 R4.F0.B2297 R4.F0.B2296 R4.F0.B2295 R4.F0.B2294 R4.F0.B2293 R4.F0.B2292 R4.F0.B2291 R4.F0.B2290 R4.F0.B2289 R4.F0.B2288 R4.F0.B2287 R4.F0.B2286 R4.F0.B2319 R4.F0.B2318 R4.F0.B2317 R4.F0.B2316 R4.F0.B2315 R4.F0.B2314 R4.F0.B2313 R4.F0.B2312 R4.F0.B2311 R4.F0.B2310 R4.F0.B2309 R4.F0.B2308 R4.F0.B2307 R4.F0.B2306 R4.F0.B2305 R4.F0.B2304 R4.F0.B2337 R4.F0.B2336 R4.F0.B2335 R4.F0.B2334 R4.F0.B2333 R4.F0.B2332 R4.F0.B2331 R4.F0.B2330 R4.F0.B2329 R4.F0.B2328 R4.F0.B2327 R4.F0.B2326 R4.F0.B2325 R4.F0.B2324 R4.F0.B2323 R4.F0.B2322 R4.F0.B2355 R4.F0.B2354 R4.F0.B2353 R4.F0.B2352 R4.F0.B2351 R4.F0.B2350 R4.F0.B2349 R4.F0.B2348 R4.F0.B2347 R4.F0.B2346 R4.F0.B2345 R4.F0.B2344 R4.F0.B2343 R4.F0.B2342 R4.F0.B2341 R4.F0.B2340 R4.F0.B2373 R4.F0.B2372 R4.F0.B2371 R4.F0.B2370 R4.F0.B2369 R4.F0.B2368 R4.F0.B2367 R4.F0.B2366 R4.F0.B2365 R4.F0.B2364 R4.F0.B2363 R4.F0.B2362 R4.F0.B2361 R4.F0.B2360 R4.F0.B2359 R4.F0.B2358 R4.F0.B2391 R4.F0.B2390 R4.F0.B2389 R4.F0.B2388 R4.F0.B2387 R4.F0.B2386 R4.F0.B2385 R4.F0.B2384 R4.F0.B2383 R4.F0.B2382 R4.F0.B2381 R4.F0.B2380 R4.F0.B2379 R4.F0.B2378 R4.F0.B2377 R4.F0.B2376 R4.F0.B2409 R4.F0.B2408 R4.F0.B2407 R4.F0.B2406 R4.F0.B2405 R4.F0.B2404 R4.F0.B2403 R4.F0.B2402 R4.F0.B2401 R4.F0.B2400 R4.F0.B2399 R4.F0.B2398 R4.F0.B2397 R4.F0.B2396 R4.F0.B2395 R4.F0.B2394 R4.F0.B2427 R4.F0.B2426 R4.F0.B2425 R4.F0.B2424 R4.F0.B2423 R4.F0.B2422 R4.F0.B2421 R4.F0.B2420 R4.F0.B2419 R4.F0.B2418 R4.F0.B2417 R4.F0.B2416 R4.F0.B2415 R4.F0.B2414 R4.F0.B2413 R4.F0.B2412 R4.F0.B2445 R4.F0.B2444 R4.F0.B2443 R4.F0.B2442 R4.F0.B2441 R4.F0.B2440 R4.F0.B2439 R4.F0.B2438 R4.F0.B2437 R4.F0.B2436 R4.F0.B2435 R4.F0.B2434 R4.F0.B2433 R4.F0.B2432 R4.F0.B2431 R4.F0.B2430 R4.F0.B2463 R4.F0.B2462 R4.F0.B2461 R4.F0.B2460 R4.F0.B2459 R4.F0.B2458 R4.F0.B2457 R4.F0.B2456 R4.F0.B2455 R4.F0.B2454 R4.F0.B2453 R4.F0.B2452 R4.F0.B2451 R4.F0.B2450 R4.F0.B2449 R4.F0.B2448 R4.F0.B2481 R4.F0.B2480 R4.F0.B2479 R4.F0.B2478 R4.F0.B2477 R4.F0.B2476 R4.F0.B2475 R4.F0.B2474 R4.F0.B2473 R4.F0.B2472 R4.F0.B2471 R4.F0.B2470 R4.F0.B2469 R4.F0.B2468 R4.F0.B2467 R4.F0.B2466 R4.F0.B2499 R4.F0.B2498 R4.F0.B2497 R4.F0.B2496 R4.F0.B2495 R4.F0.B2494 R4.F0.B2493 R4.F0.B2492 R4.F0.B2491 R4.F0.B2490 R4.F0.B2489 R4.F0.B2488 R4.F0.B2487 R4.F0.B2486 R4.F0.B2485 R4.F0.B2484 R4.F0.B2517 R4.F0.B2516 R4.F0.B2515 R4.F0.B2514 R4.F0.B2513 R4.F0.B2512 R4.F0.B2511 R4.F0.B2510 R4.F0.B2509 R4.F0.B2508 R4.F0.B2507 R4.F0.B2506 R4.F0.B2505 R4.F0.B2504 R4.F0.B2503 R4.F0.B2502 R4.F0.B2535 R4.F0.B2534 R4.F0.B2533 R4.F0.B2532 R4.F0.B2531 R4.F0.B2530 R4.F0.B2529 R4.F0.B2528 R4.F0.B2527 R4.F0.B2526 R4.F0.B2525 R4.F0.B2524 R4.F0.B2523 R4.F0.B2522 R4.F0.B2521 R4.F0.B2520 R4.F0.B2553 R4.F0.B2552 R4.F0.B2551 R4.F0.B2550 R4.F0.B2549 R4.F0.B2548 R4.F0.B2547 R4.F0.B2546 R4.F0.B2545 R4.F0.B2544 R4.F0.B2543 R4.F0.B2542 R4.F0.B2541 R4.F0.B2540 R4.F0.B2539 R4.F0.B2538 R4.F0.B2571 R4.F0.B2570 R4.F0.B2569 R4.F0.B2568 R4.F0.B2567 R4.F0.B2566 R4.F0.B2565 R4.F0.B2564 R4.F0.B2563 R4.F0.B2562 R4.F0.B2561 R4.F0.B2560 R4.F0.B2559 R4.F0.B2558 R4.F0.B2557 R4.F0.B2556 R4.F0.B2589 R4.F0.B2588 R4.F0.B2587 R4.F0.B2586 R4.F0.B2585 R4.F0.B2584 R4.F0.B2583 R4.F0.B2582 R4.F0.B2581 R4.F0.B2580 R4.F0.B2579 R4.F0.B2578 R4.F0.B2577 R4.F0.B2576 R4.F0.B2575 R4.F0.B2574 R4.F0.B2607 R4.F0.B2606 R4.F0.B2605 R4.F0.B2604 R4.F0.B2603 R4.F0.B2602 R4.F0.B2601 R4.F0.B2600 R4.F0.B2599 R4.F0.B2598 R4.F0.B2597 R4.F0.B2596 R4.F0.B2595 R4.F0.B2594 R4.F0.B2593 R4.F0.B2592 R4.F0.B2625 R4.F0.B2624 R4.F0.B2623 R4.F0.B2622 R4.F0.B2621 R4.F0.B2620 R4.F0.B2619 R4.F0.B2618 R4.F0.B2617 R4.F0.B2616 R4.F0.B2615 R4.F0.B2614 R4.F0.B2613 R4.F0.B2612 R4.F0.B2611 R4.F0.B2610 R4.F0.B2643 R4.F0.B2642 R4.F0.B2641 R4.F0.B2640 R4.F0.B2639 R4.F0.B2638 R4.F0.B2637 R4.F0.B2636 R4.F0.B2635 R4.F0.B2634 R4.F0.B2633 R4.F0.B2632 R4.F0.B2631 R4.F0.B2630 R4.F0.B2629 R4.F0.B2628 R4.F0.B2661 R4.F0.B2660 R4.F0.B2659 R4.F0.B2658 R4.F0.B2657 R4.F0.B2656 R4.F0.B2655 R4.F0.B2654 R4.F0.B2653 R4.F0.B2652 R4.F0.B2651 R4.F0.B2650 R4.F0.B2649 R4.F0.B2648 R4.F0.B2647 R4.F0.B2646 R4.F0.B2679 R4.F0.B2678 R4.F0.B2677 R4.F0.B2676 R4.F0.B2675 R4.F0.B2674 R4.F0.B2673 R4.F0.B2672 R4.F0.B2671 R4.F0.B2670 R4.F0.B2669 R4.F0.B2668 R4.F0.B2667 R4.F0.B2666 R4.F0.B2665 R4.F0.B2664 R4.F0.B2697 R4.F0.B2696 R4.F0.B2695 R4.F0.B2694 R4.F0.B2693 R4.F0.B2692 R4.F0.B2691 R4.F0.B2690 R4.F0.B2689 R4.F0.B2688 R4.F0.B2687 R4.F0.B2686 R4.F0.B2685 R4.F0.B2684 R4.F0.B2683 R4.F0.B2682 R4.F0.B2715 R4.F0.B2714 R4.F0.B2713 R4.F0.B2712 R4.F0.B2711 R4.F0.B2710 R4.F0.B2709 R4.F0.B2708 R4.F0.B2707 R4.F0.B2706 R4.F0.B2705 R4.F0.B2704 R4.F0.B2703 R4.F0.B2702 R4.F0.B2701 R4.F0.B2700 R4.F0.B2733 R4.F0.B2732 R4.F0.B2731 R4.F0.B2730 R4.F0.B2729 R4.F0.B2728 R4.F0.B2727 R4.F0.B2726 R4.F0.B2725 R4.F0.B2724 R4.F0.B2723 R4.F0.B2722 R4.F0.B2721 R4.F0.B2720 R4.F0.B2719 R4.F0.B2718 R4.F0.B2751 R4.F0.B2750 R4.F0.B2749 R4.F0.B2748 R4.F0.B2747 R4.F0.B2746 R4.F0.B2745 R4.F0.B2744 R4.F0.B2743 R4.F0.B2742 R4.F0.B2741 R4.F0.B2740 R4.F0.B2739 R4.F0.B2738 R4.F0.B2737 R4.F0.B2736 R4.F0.B2769 R4.F0.B2768 R4.F0.B2767 R4.F0.B2766 R4.F0.B2765 R4.F0.B2764 R4.F0.B2763 R4.F0.B2762 R4.F0.B2761 R4.F0.B2760 R4.F0.B2759 R4.F0.B2758 R4.F0.B2757 R4.F0.B2756 R4.F0.B2755 R4.F0.B2754 R4.F0.B2787 R4.F0.B2786 R4.F0.B2785 R4.F0.B2784 R4.F0.B2783 R4.F0.B2782 R4.F0.B2781 R4.F0.B2780 R4.F0.B2779 R4.F0.B2778 R4.F0.B2777 R4.F0.B2776 R4.F0.B2775 R4.F0.B2774 R4.F0.B2773 R4.F0.B2772 R4.F0.B2805 R4.F0.B2804 R4.F0.B2803 R4.F0.B2802 R4.F0.B2801 R4.F0.B2800 R4.F0.B2799 R4.F0.B2798 R4.F0.B2797 R4.F0.B2796 R4.F0.B2795 R4.F0.B2794 R4.F0.B2793 R4.F0.B2792 R4.F0.B2791 R4.F0.B2790 R4.F0.B2823 R4.F0.B2822 R4.F0.B2821 R4.F0.B2820 R4.F0.B2819 R4.F0.B2818 R4.F0.B2817 R4.F0.B2816 R4.F0.B2815 R4.F0.B2814 R4.F0.B2813 R4.F0.B2812 R4.F0.B2811 R4.F0.B2810 R4.F0.B2809 R4.F0.B2808 R4.F0.B2841 R4.F0.B2840 R4.F0.B2839 R4.F0.B2838 R4.F0.B2837 R4.F0.B2836 R4.F0.B2835 R4.F0.B2834 R4.F0.B2833 R4.F0.B2832 R4.F0.B2831 R4.F0.B2830 R4.F0.B2829 R4.F0.B2828 R4.F0.B2827 R4.F0.B2826 R4.F0.B2859 R4.F0.B2858 R4.F0.B2857 R4.F0.B2856 R4.F0.B2855 R4.F0.B2854 R4.F0.B2853 R4.F0.B2852 R4.F0.B2851 R4.F0.B2850 R4.F0.B2849 R4.F0.B2848 R4.F0.B2847 R4.F0.B2846 R4.F0.B2845 R4.F0.B2844 R4.F0.B2877 R4.F0.B2876 R4.F0.B2875 R4.F0.B2874 R4.F0.B2873 R4.F0.B2872 R4.F0.B2871 R4.F0.B2870 R4.F0.B2869 R4.F0.B2868 R4.F0.B2867 R4.F0.B2866 R4.F0.B2865 R4.F0.B2864 R4.F0.B2863 R4.F0.B2862 R4.F0.B2895 R4.F0.B2894 R4.F0.B2893 R4.F0.B2892 R4.F0.B2891 R4.F0.B2890 R4.F0.B2889 R4.F0.B2888 R4.F0.B2887 R4.F0.B2886 R4.F0.B2885 R4.F0.B2884 R4.F0.B2883 R4.F0.B2882 R4.F0.B2881 R4.F0.B2880 R4.F0.B2913 R4.F0.B2912 R4.F0.B2911 R4.F0.B2910 R4.F0.B2909 R4.F0.B2908 R4.F0.B2907 R4.F0.B2906 R4.F0.B2905 R4.F0.B2904 R4.F0.B2903 R4.F0.B2902 R4.F0.B2901 R4.F0.B2900 R4.F0.B2899 R4.F0.B2898 R4.F0.B2931 R4.F0.B2930 R4.F0.B2929 R4.F0.B2928 R4.F0.B2927 R4.F0.B2926 R4.F0.B2925 R4.F0.B2924 R4.F0.B2923 R4.F0.B2922 R4.F0.B2921 R4.F0.B2920 R4.F0.B2919 R4.F0.B2918 R4.F0.B2917 R4.F0.B2916 R4.F0.B2949 R4.F0.B2948 R4.F0.B2947 R4.F0.B2946 R4.F0.B2945 R4.F0.B2944 R4.F0.B2943 R4.F0.B2942 R4.F0.B2941 R4.F0.B2940 R4.F0.B2939 R4.F0.B2938 R4.F0.B2937 R4.F0.B2936 R4.F0.B2935 R4.F0.B2934 R4.F0.B2967 R4.F0.B2966 R4.F0.B2965 R4.F0.B2964 R4.F0.B2963 R4.F0.B2962 R4.F0.B2961 R4.F0.B2960 R4.F0.B2959 R4.F0.B2958 R4.F0.B2957 R4.F0.B2956 R4.F0.B2955 R4.F0.B2954 R4.F0.B2953 R4.F0.B2952 R4.F0.B2985 R4.F0.B2984 R4.F0.B2983 R4.F0.B2982 R4.F0.B2981 R4.F0.B2980 R4.F0.B2979 R4.F0.B2978 R4.F0.B2977 R4.F0.B2976 R4.F0.B2975 R4.F0.B2974 R4.F0.B2973 R4.F0.B2972 R4.F0.B2971 R4.F0.B2970 R4.F0.B3003 R4.F0.B3002 R4.F0.B3001 R4.F0.B3000 R4.F0.B2999 R4.F0.B2998 R4.F0.B2997 R4.F0.B2996 R4.F0.B2995 R4.F0.B2994 R4.F0.B2993 R4.F0.B2992 R4.F0.B2991 R4.F0.B2990 R4.F0.B2989 R4.F0.B2988 R4.F0.B3021 R4.F0.B3020 R4.F0.B3019 R4.F0.B3018 R4.F0.B3017 R4.F0.B3016 R4.F0.B3015 R4.F0.B3014 R4.F0.B3013 R4.F0.B3012 R4.F0.B3011 R4.F0.B3010 R4.F0.B3009 R4.F0.B3008 R4.F0.B3007 R4.F0.B3006 R4.F0.B3039 R4.F0.B3038 R4.F0.B3037 R4.F0.B3036 R4.F0.B3035 R4.F0.B3034 R4.F0.B3033 R4.F0.B3032 R4.F0.B3031 R4.F0.B3030 R4.F0.B3029 R4.F0.B3028 R4.F0.B3027 R4.F0.B3026 R4.F0.B3025 R4.F0.B3024 R4.F0.B3057 R4.F0.B3056 R4.F0.B3055 R4.F0.B3054 R4.F0.B3053 R4.F0.B3052 R4.F0.B3051 R4.F0.B3050 R4.F0.B3049 R4.F0.B3048 R4.F0.B3047 R4.F0.B3046 R4.F0.B3045 R4.F0.B3044 R4.F0.B3043 R4.F0.B3042 R4.F0.B3075 R4.F0.B3074 R4.F0.B3073 R4.F0.B3072 R4.F0.B3071 R4.F0.B3070 R4.F0.B3069 R4.F0.B3068 R4.F0.B3067 R4.F0.B3066 R4.F0.B3065 R4.F0.B3064 R4.F0.B3063 R4.F0.B3062 R4.F0.B3061 R4.F0.B3060 R4.F0.B3093 R4.F0.B3092 R4.F0.B3091 R4.F0.B3090 R4.F0.B3089 R4.F0.B3088 R4.F0.B3087 R4.F0.B3086 R4.F0.B3085 R4.F0.B3084 R4.F0.B3083 R4.F0.B3082 R4.F0.B3081 R4.F0.B3080 R4.F0.B3079 R4.F0.B3078 R4.F0.B3111 R4.F0.B3110 R4.F0.B3109 R4.F0.B3108 R4.F0.B3107 R4.F0.B3106 R4.F0.B3105 R4.F0.B3104 R4.F0.B3103 R4.F0.B3102 R4.F0.B3101 R4.F0.B3100 R4.F0.B3099 R4.F0.B3098 R4.F0.B3097 R4.F0.B3096 R4.F0.B3129 R4.F0.B3128 R4.F0.B3127 R4.F0.B3126 R4.F0.B3125 R4.F0.B3124 R4.F0.B3123 R4.F0.B3122 R4.F0.B3121 R4.F0.B3120 R4.F0.B3119 R4.F0.B3118 R4.F0.B3117 R4.F0.B3116 R4.F0.B3115 R4.F0.B3114 R4.F0.B3147 R4.F0.B3146 R4.F0.B3145 R4.F0.B3144 R4.F0.B3143 R4.F0.B3142 R4.F0.B3141 R4.F0.B3140 R4.F0.B3139 R4.F0.B3138 R4.F0.B3137 R4.F0.B3136 R4.F0.B3135 R4.F0.B3134 R4.F0.B3133 R4.F0.B3132 R4.F0.B3165 R4.F0.B3164 R4.F0.B3163 R4.F0.B3162 R4.F0.B3161 R4.F0.B3160 R4.F0.B3159 R4.F0.B3158 R4.F0.B3157 R4.F0.B3156 R4.F0.B3155 R4.F0.B3154 R4.F0.B3153 R4.F0.B3152 R4.F0.B3151 R4.F0.B3150 R4.F0.B3183 R4.F0.B3182 R4.F0.B3181 R4.F0.B3180 R4.F0.B3179 R4.F0.B3178 R4.F0.B3177 R4.F0.B3176 R4.F0.B3175 R4.F0.B3174 R4.F0.B3173 R4.F0.B3172 R4.F0.B3171 R4.F0.B3170 R4.F0.B3169 R4.F0.B3168 R4.F0.B3201 R4.F0.B3200 R4.F0.B3199 R4.F0.B3198 R4.F0.B3197 R4.F0.B3196 R4.F0.B3195 R4.F0.B3194 R4.F0.B3193 R4.F0.B3192 R4.F0.B3191 R4.F0.B3190 R4.F0.B3189 R4.F0.B3188 R4.F0.B3187 R4.F0.B3186 R4.F0.B3219 R4.F0.B3218 R4.F0.B3217 R4.F0.B3216 R4.F0.B3215 R4.F0.B3214 R4.F0.B3213 R4.F0.B3212 R4.F0.B3211 R4.F0.B3210 R4.F0.B3209 R4.F0.B3208 R4.F0.B3207 R4.F0.B3206 R4.F0.B3205 R4.F0.B3204 R4.F0.B3237 R4.F0.B3236 R4.F0.B3235 R4.F0.B3234 R4.F0.B3233 R4.F0.B3232 R4.F0.B3231 R4.F0.B3230 R4.F0.B3229 R4.F0.B3228 R4.F0.B3227 R4.F0.B3226 R4.F0.B3225 R4.F0.B3224 R4.F0.B3223 R4.F0.B3222 R4.F0.B3255 R4.F0.B3254 R4.F0.B3253 R4.F0.B3252 R4.F0.B3251 R4.F0.B3250 R4.F0.B3249 R4.F0.B3248 R4.F0.B3247 R4.F0.B3246 R4.F0.B3245 R4.F0.B3244 R4.F0.B3243 R4.F0.B3242 R4.F0.B3241 R4.F0.B3240 R4.F0.B3273 R4.F0.B3272 R4.F0.B3271 R4.F0.B3270 R4.F0.B3269 R4.F0.B3268 R4.F0.B3267 R4.F0.B3266 R4.F0.B3265 R4.F0.B3264 R4.F0.B3263 R4.F0.B3262 R4.F0.B3261 R4.F0.B3260 R4.F0.B3259 R4.F0.B3258 R4.F0.B3291 R4.F0.B3290 R4.F0.B3289 R4.F0.B3288 R4.F0.B3287 R4.F0.B3286 R4.F0.B3285 R4.F0.B3284 R4.F0.B3283 R4.F0.B3282 R4.F0.B3281 R4.F0.B3280 R4.F0.B3279 R4.F0.B3278 R4.F0.B3277 R4.F0.B3276 R4.F0.B3309 R4.F0.B3308 R4.F0.B3307 R4.F0.B3306 R4.F0.B3305 R4.F0.B3304 R4.F0.B3303 R4.F0.B3302 R4.F0.B3301 R4.F0.B3300 R4.F0.B3299 R4.F0.B3298 R4.F0.B3297 R4.F0.B3296 R4.F0.B3295 R4.F0.B3294 R4.F0.B3327 R4.F0.B3326 R4.F0.B3325 R4.F0.B3324 R4.F0.B3323 R4.F0.B3322 R4.F0.B3321 R4.F0.B3320 R4.F0.B3319 R4.F0.B3318 R4.F0.B3317 R4.F0.B3316 R4.F0.B3315 R4.F0.B3314 R4.F0.B3313 R4.F0.B3312 R4.F0.B3345 R4.F0.B3344 R4.F0.B3343 R4.F0.B3342 R4.F0.B3341 R4.F0.B3340 R4.F0.B3339 R4.F0.B3338 R4.F0.B3337 R4.F0.B3336 R4.F0.B3335 R4.F0.B3334 R4.F0.B3333 R4.F0.B3332 R4.F0.B3331 R4.F0.B3330 R4.F0.B3363 R4.F0.B3362 R4.F0.B3361 R4.F0.B3360 R4.F0.B3359 R4.F0.B3358 R4.F0.B3357 R4.F0.B3356 R4.F0.B3355 R4.F0.B3354 R4.F0.B3353 R4.F0.B3352 R4.F0.B3351 R4.F0.B3350 R4.F0.B3349 R4.F0.B3348 R4.F0.B3381 R4.F0.B3380 R4.F0.B3379 R4.F0.B3378 R4.F0.B3377 R4.F0.B3376 R4.F0.B3375 R4.F0.B3374 R4.F0.B3373 R4.F0.B3372 R4.F0.B3371 R4.F0.B3370 R4.F0.B3369 R4.F0.B3368 R4.F0.B3367 R4.F0.B3366 R4.F0.B3399 R4.F0.B3398 R4.F0.B3397 R4.F0.B3396 R4.F0.B3395 R4.F0.B3394 R4.F0.B3393 R4.F0.B3392 R4.F0.B3391 R4.F0.B3390 R4.F0.B3389 R4.F0.B3388 R4.F0.B3387 R4.F0.B3386 R4.F0.B3385 R4.F0.B3384 R4.F0.B3417 R4.F0.B3416 R4.F0.B3415 R4.F0.B3414 R4.F0.B3413 R4.F0.B3412 R4.F0.B3411 R4.F0.B3410 R4.F0.B3409 R4.F0.B3408 R4.F0.B3407 R4.F0.B3406 R4.F0.B3405 R4.F0.B3404 R4.F0.B3403 R4.F0.B3402 R4.F0.B3435 R4.F0.B3434 R4.F0.B3433 R4.F0.B3432 R4.F0.B3431 R4.F0.B3430 R4.F0.B3429 R4.F0.B3428 R4.F0.B3427 R4.F0.B3426 R4.F0.B3425 R4.F0.B3424 R4.F0.B3423 R4.F0.B3422 R4.F0.B3421 R4.F0.B3420 R4.F0.B3453 R4.F0.B3452 R4.F0.B3451 R4.F0.B3450 R4.F0.B3449 R4.F0.B3448 R4.F0.B3447 R4.F0.B3446 R4.F0.B3445 R4.F0.B3444 R4.F0.B3443 R4.F0.B3442 R4.F0.B3441 R4.F0.B3440 R4.F0.B3439 R4.F0.B3438 R4.F0.B3471 R4.F0.B3470 R4.F0.B3469 R4.F0.B3468 R4.F0.B3467 R4.F0.B3466 R4.F0.B3465 R4.F0.B3464 R4.F0.B3463 R4.F0.B3462 R4.F0.B3461 R4.F0.B3460 R4.F0.B3459 R4.F0.B3458 R4.F0.B3457 R4.F0.B3456 R4.F0.B3489 R4.F0.B3488 R4.F0.B3487 R4.F0.B3486 R4.F0.B3485 R4.F0.B3484 R4.F0.B3483 R4.F0.B3482 R4.F0.B3481 R4.F0.B3480 R4.F0.B3479 R4.F0.B3478 R4.F0.B3477 R4.F0.B3476 R4.F0.B3475 R4.F0.B3474 R4.F0.B3507 R4.F0.B3506 R4.F0.B3505 R4.F0.B3504 R4.F0.B3503 R4.F0.B3502 R4.F0.B3501 R4.F0.B3500 R4.F0.B3499 R4.F0.B3498 R4.F0.B3497 R4.F0.B3496 R4.F0.B3495 R4.F0.B3494 R4.F0.B3493 R4.F0.B3492 R4.F0.B3525 R4.F0.B3524 R4.F0.B3523 R4.F0.B3522 R4.F0.B3521 R4.F0.B3520 R4.F0.B3519 R4.F0.B3518 R4.F0.B3517 R4.F0.B3516 R4.F0.B3515 R4.F0.B3514 R4.F0.B3513 R4.F0.B3512 R4.F0.B3511 R4.F0.B3510 R4.F0.B3543 R4.F0.B3542 R4.F0.B3541 R4.F0.B3540 R4.F0.B3539 R4.F0.B3538 R4.F0.B3537 R4.F0.B3536 R4.F0.B3535 R4.F0.B3534 R4.F0.B3533 R4.F0.B3532 R4.F0.B3531 R4.F0.B3530 R4.F0.B3529 R4.F0.B3528 R4.F0.B3561 R4.F0.B3560 R4.F0.B3559 R4.F0.B3558 R4.F0.B3557 R4.F0.B3556 R4.F0.B3555 R4.F0.B3554 R4.F0.B3553 R4.F0.B3552 R4.F0.B3551 R4.F0.B3550 R4.F0.B3549 R4.F0.B3548 R4.F0.B3547 R4.F0.B3546 R4.F0.B3579 R4.F0.B3578 R4.F0.B3577 R4.F0.B3576 R4.F0.B3575 R4.F0.B3574 R4.F0.B3573 R4.F0.B3572 R4.F0.B3571 R4.F0.B3570 R4.F0.B3569 R4.F0.B3568 R4.F0.B3567 R4.F0.B3566 R4.F0.B3565 R4.F0.B3564 R4.F0.B3597 R4.F0.B3596 R4.F0.B3595 R4.F0.B3594 R4.F0.B3593 R4.F0.B3592 R4.F0.B3591 R4.F0.B3590 R4.F0.B3589 R4.F0.B3588 R4.F0.B3587 R4.F0.B3586 R4.F0.B3585 R4.F0.B3584 R4.F0.B3583 R4.F0.B3582 R4.F0.B3615 R4.F0.B3614 R4.F0.B3613 R4.F0.B3612 R4.F0.B3611 R4.F0.B3610 R4.F0.B3609 R4.F0.B3608 R4.F0.B3607 R4.F0.B3606 R4.F0.B3605 R4.F0.B3604 R4.F0.B3603 R4.F0.B3602 R4.F0.B3601 R4.F0.B3600 R4.F0.B3633 R4.F0.B3632 R4.F0.B3631 R4.F0.B3630 R4.F0.B3629 R4.F0.B3628 R4.F0.B3627 R4.F0.B3626 R4.F0.B3625 R4.F0.B3624 R4.F0.B3623 R4.F0.B3622 R4.F0.B3621 R4.F0.B3620 R4.F0.B3619 R4.F0.B3618 R4.F0.B3651 R4.F0.B3650 R4.F0.B3649 R4.F0.B3648 R4.F0.B3647 R4.F0.B3646 R4.F0.B3645 R4.F0.B3644 R4.F0.B3643 R4.F0.B3642 R4.F0.B3641 R4.F0.B3640 R4.F0.B3639 R4.F0.B3638 R4.F0.B3637 R4.F0.B3636 R4.F0.B3669 R4.F0.B3668 R4.F0.B3667 R4.F0.B3666 R4.F0.B3665 R4.F0.B3664 R4.F0.B3663 R4.F0.B3662 R4.F0.B3661 R4.F0.B3660 R4.F0.B3659 R4.F0.B3658 R4.F0.B3657 R4.F0.B3656 R4.F0.B3655 R4.F0.B3654 R4.F0.B3687 R4.F0.B3686 R4.F0.B3685 R4.F0.B3684 R4.F0.B3683 R4.F0.B3682 R4.F0.B3681 R4.F0.B3680 R4.F0.B3679 R4.F0.B3678 R4.F0.B3677 R4.F0.B3676 R4.F0.B3675 R4.F0.B3674 R4.F0.B3673 R4.F0.B3672 R4.F0.B3705 R4.F0.B3704 R4.F0.B3703 R4.F0.B3702 R4.F0.B3701 R4.F0.B3700 R4.F0.B3699 R4.F0.B3698 R4.F0.B3697 R4.F0.B3696 R4.F0.B3695 R4.F0.B3694 R4.F0.B3693 R4.F0.B3692 R4.F0.B3691 R4.F0.B3690 R4.F0.B3723 R4.F0.B3722 R4.F0.B3721 R4.F0.B3720 R4.F0.B3719 R4.F0.B3718 R4.F0.B3717 R4.F0.B3716 R4.F0.B3715 R4.F0.B3714 R4.F0.B3713 R4.F0.B3712 R4.F0.B3711 R4.F0.B3710 R4.F0.B3709 R4.F0.B3708 R4.F0.B3741 R4.F0.B3740 R4.F0.B3739 R4.F0.B3738 R4.F0.B3737 R4.F0.B3736 R4.F0.B3735 R4.F0.B3734 R4.F0.B3733 R4.F0.B3732 R4.F0.B3731 R4.F0.B3730 R4.F0.B3729 R4.F0.B3728 R4.F0.B3727 R4.F0.B3726 R4.F0.B3759 R4.F0.B3758 R4.F0.B3757 R4.F0.B3756 R4.F0.B3755 R4.F0.B3754 R4.F0.B3753 R4.F0.B3752 R4.F0.B3751 R4.F0.B3750 R4.F0.B3749 R4.F0.B3748 R4.F0.B3747 R4.F0.B3746 R4.F0.B3745 R4.F0.B3744 R4.F0.B3777 R4.F0.B3776 R4.F0.B3775 R4.F0.B3774 R4.F0.B3773 R4.F0.B3772 R4.F0.B3771 R4.F0.B3770 R4.F0.B3769 R4.F0.B3768 R4.F0.B3767 R4.F0.B3766 R4.F0.B3765 R4.F0.B3764 R4.F0.B3763 R4.F0.B3762 R4.F0.B3795 R4.F0.B3794 R4.F0.B3793 R4.F0.B3792 R4.F0.B3791 R4.F0.B3790 R4.F0.B3789 R4.F0.B3788 R4.F0.B3787 R4.F0.B3786 R4.F0.B3785 R4.F0.B3784 R4.F0.B3783 R4.F0.B3782 R4.F0.B3781 R4.F0.B3780 R4.F0.B3813 R4.F0.B3812 R4.F0.B3811 R4.F0.B3810 R4.F0.B3809 R4.F0.B3808 R4.F0.B3807 R4.F0.B3806 R4.F0.B3805 R4.F0.B3804 R4.F0.B3803 R4.F0.B3802 R4.F0.B3801 R4.F0.B3800 R4.F0.B3799 R4.F0.B3798 R4.F0.B3831 R4.F0.B3830 R4.F0.B3829 R4.F0.B3828 R4.F0.B3827 R4.F0.B3826 R4.F0.B3825 R4.F0.B3824 R4.F0.B3823 R4.F0.B3822 R4.F0.B3821 R4.F0.B3820 R4.F0.B3819 R4.F0.B3818 R4.F0.B3817 R4.F0.B3816 R4.F0.B3849 R4.F0.B3848 R4.F0.B3847 R4.F0.B3846 R4.F0.B3845 R4.F0.B3844 R4.F0.B3843 R4.F0.B3842 R4.F0.B3841 R4.F0.B3840 R4.F0.B3839 R4.F0.B3838 R4.F0.B3837 R4.F0.B3836 R4.F0.B3835 R4.F0.B3834 R4.F0.B3867 R4.F0.B3866 R4.F0.B3865 R4.F0.B3864 R4.F0.B3863 R4.F0.B3862 R4.F0.B3861 R4.F0.B3860 R4.F0.B3859 R4.F0.B3858 R4.F0.B3857 R4.F0.B3856 R4.F0.B3855 R4.F0.B3854 R4.F0.B3853 R4.F0.B3852 R4.F0.B3885 R4.F0.B3884 R4.F0.B3883 R4.F0.B3882 R4.F0.B3881 R4.F0.B3880 R4.F0.B3879 R4.F0.B3878 R4.F0.B3877 R4.F0.B3876 R4.F0.B3875 R4.F0.B3874 R4.F0.B3873 R4.F0.B3872 R4.F0.B3871 R4.F0.B3870 R4.F0.B3903 R4.F0.B3902 R4.F0.B3901 R4.F0.B3900 R4.F0.B3899 R4.F0.B3898 R4.F0.B3897 R4.F0.B3896 R4.F0.B3895 R4.F0.B3894 R4.F0.B3893 R4.F0.B3892 R4.F0.B3891 R4.F0.B3890 R4.F0.B3889 R4.F0.B3888 R4.F0.B3921 R4.F0.B3920 R4.F0.B3919 R4.F0.B3918 R4.F0.B3917 R4.F0.B3916 R4.F0.B3915 R4.F0.B3914 R4.F0.B3913 R4.F0.B3912 R4.F0.B3911 R4.F0.B3910 R4.F0.B3909 R4.F0.B3908 R4.F0.B3907 R4.F0.B3906 R4.F0.B3939 R4.F0.B3938 R4.F0.B3937 R4.F0.B3936 R4.F0.B3935 R4.F0.B3934 R4.F0.B3933 R4.F0.B3932 R4.F0.B3931 R4.F0.B3930 R4.F0.B3929 R4.F0.B3928 R4.F0.B3927 R4.F0.B3926 R4.F0.B3925 R4.F0.B3924 R4.F0.B3957 R4.F0.B3956 R4.F0.B3955 R4.F0.B3954 R4.F0.B3953 R4.F0.B3952 R4.F0.B3951 R4.F0.B3950 R4.F0.B3949 R4.F0.B3948 R4.F0.B3947 R4.F0.B3946 R4.F0.B3945 R4.F0.B3944 R4.F0.B3943 R4.F0.B3942 R4.F0.B3975 R4.F0.B3974 R4.F0.B3973 R4.F0.B3972 R4.F0.B3971 R4.F0.B3970 R4.F0.B3969 R4.F0.B3968 R4.F0.B3967 R4.F0.B3966 R4.F0.B3965 R4.F0.B3964 R4.F0.B3963 R4.F0.B3962 R4.F0.B3961 R4.F0.B3960 R4.F0.B3993 R4.F0.B3992 R4.F0.B3991 R4.F0.B3990 R4.F0.B3989 R4.F0.B3988 R4.F0.B3987 R4.F0.B3986 R4.F0.B3985 R4.F0.B3984 R4.F0.B3983 R4.F0.B3982 R4.F0.B3981 R4.F0.B3980 R4.F0.B3979 R4.F0.B3978 R4.F0.B4011 R4.F0.B4010 R4.F0.B4009 R4.F0.B4008 R4.F0.B4007 R4.F0.B4006 R4.F0.B4005 R4.F0.B4004 R4.F0.B4003 R4.F0.B4002 R4.F0.B4001 R4.F0.B4000 R4.F0.B3999 R4.F0.B3998 R4.F0.B3997 R4.F0.B3996 R4.F0.B4029 R4.F0.B4028 R4.F0.B4027 R4.F0.B4026 R4.F0.B4025 R4.F0.B4024 R4.F0.B4023 R4.F0.B4022 R4.F0.B4021 R4.F0.B4020 R4.F0.B4019 R4.F0.B4018 R4.F0.B4017 R4.F0.B4016 R4.F0.B4015 R4.F0.B4014 R4.F0.B4047 R4.F0.B4046 R4.F0.B4045 R4.F0.B4044 R4.F0.B4043 R4.F0.B4042 R4.F0.B4041 R4.F0.B4040 R4.F0.B4039 R4.F0.B4038 R4.F0.B4037 R4.F0.B4036 R4.F0.B4035 R4.F0.B4034 R4.F0.B4033 R4.F0.B4032 R4.F0.B4065 R4.F0.B4064 R4.F0.B4063 R4.F0.B4062 R4.F0.B4061 R4.F0.B4060 R4.F0.B4059 R4.F0.B4058 R4.F0.B4057 R4.F0.B4056 R4.F0.B4055 R4.F0.B4054 R4.F0.B4053 R4.F0.B4052 R4.F0.B4051 R4.F0.B4050 R4.F0.B4083 R4.F0.B4082 R4.F0.B4081 R4.F0.B4080 R4.F0.B4079 R4.F0.B4078 R4.F0.B4077 R4.F0.B4076 R4.F0.B4075 R4.F0.B4074 R4.F0.B4073 R4.F0.B4072 R4.F0.B4071 R4.F0.B4070 R4.F0.B4069 R4.F0.B4068 R4.F0.B4101 R4.F0.B4100 R4.F0.B4099 R4.F0.B4098 R4.F0.B4097 R4.F0.B4096 R4.F0.B4095 R4.F0.B4094 R4.F0.B4093 R4.F0.B4092 R4.F0.B4091 R4.F0.B4090 R4.F0.B4089 R4.F0.B4088 R4.F0.B4087 R4.F0.B4086 R4.F0.B4119 R4.F0.B4118 R4.F0.B4117 R4.F0.B4116 R4.F0.B4115 R4.F0.B4114 R4.F0.B4113 R4.F0.B4112 R4.F0.B4111 R4.F0.B4110 R4.F0.B4109 R4.F0.B4108 R4.F0.B4107 R4.F0.B4106 R4.F0.B4105 R4.F0.B4104 R4.F0.B4137 R4.F0.B4136 R4.F0.B4135 R4.F0.B4134 R4.F0.B4133 R4.F0.B4132 R4.F0.B4131 R4.F0.B4130 R4.F0.B4129 R4.F0.B4128 R4.F0.B4127 R4.F0.B4126 R4.F0.B4125 R4.F0.B4124 R4.F0.B4123 R4.F0.B4122 R4.F0.B4155 R4.F0.B4154 R4.F0.B4153 R4.F0.B4152 R4.F0.B4151 R4.F0.B4150 R4.F0.B4149 R4.F0.B4148 R4.F0.B4147 R4.F0.B4146 R4.F0.B4145 R4.F0.B4144 R4.F0.B4143 R4.F0.B4142 R4.F0.B4141 R4.F0.B4140 R4.F0.B4173 R4.F0.B4172 R4.F0.B4171 R4.F0.B4170 R4.F0.B4169 R4.F0.B4168 R4.F0.B4167 R4.F0.B4166 R4.F0.B4165 R4.F0.B4164 R4.F0.B4163 R4.F0.B4162 R4.F0.B4161 R4.F0.B4160 R4.F0.B4159 R4.F0.B4158 R4.F0.B4191 R4.F0.B4190 R4.F0.B4189 R4.F0.B4188 R4.F0.B4187 R4.F0.B4186 R4.F0.B4185 R4.F0.B4184 R4.F0.B4183 R4.F0.B4182 R4.F0.B4181 R4.F0.B4180 R4.F0.B4179 R4.F0.B4178 R4.F0.B4177 R4.F0.B4176 R4.F0.B4209 R4.F0.B4208 R4.F0.B4207 R4.F0.B4206 R4.F0.B4205 R4.F0.B4204 R4.F0.B4203 R4.F0.B4202 R4.F0.B4201 R4.F0.B4200 R4.F0.B4199 R4.F0.B4198 R4.F0.B4197 R4.F0.B4196 R4.F0.B4195 R4.F0.B4194 R4.F0.B4227 R4.F0.B4226 R4.F0.B4225 R4.F0.B4224 R4.F0.B4223 R4.F0.B4222 R4.F0.B4221 R4.F0.B4220 R4.F0.B4219 R4.F0.B4218 R4.F0.B4217 R4.F0.B4216 R4.F0.B4215 R4.F0.B4214 R4.F0.B4213 R4.F0.B4212 R4.F0.B4245 R4.F0.B4244 R4.F0.B4243 R4.F0.B4242 R4.F0.B4241 R4.F0.B4240 R4.F0.B4239 R4.F0.B4238 R4.F0.B4237 R4.F0.B4236 R4.F0.B4235 R4.F0.B4234 R4.F0.B4233 R4.F0.B4232 R4.F0.B4231 R4.F0.B4230 R4.F0.B4263 R4.F0.B4262 R4.F0.B4261 R4.F0.B4260 R4.F0.B4259 R4.F0.B4258 R4.F0.B4257 R4.F0.B4256 R4.F0.B4255 R4.F0.B4254 R4.F0.B4253 R4.F0.B4252 R4.F0.B4251 R4.F0.B4250 R4.F0.B4249 R4.F0.B4248 R4.F0.B4281 R4.F0.B4280 R4.F0.B4279 R4.F0.B4278 R4.F0.B4277 R4.F0.B4276 R4.F0.B4275 R4.F0.B4274 R4.F0.B4273 R4.F0.B4272 R4.F0.B4271 R4.F0.B4270 R4.F0.B4269 R4.F0.B4268 R4.F0.B4267 R4.F0.B4266 R4.F0.B4299 R4.F0.B4298 R4.F0.B4297 R4.F0.B4296 R4.F0.B4295 R4.F0.B4294 R4.F0.B4293 R4.F0.B4292 R4.F0.B4291 R4.F0.B4290 R4.F0.B4289 R4.F0.B4288 R4.F0.B4287 R4.F0.B4286 R4.F0.B4285 R4.F0.B4284 R4.F0.B4317 R4.F0.B4316 R4.F0.B4315 R4.F0.B4314 R4.F0.B4313 R4.F0.B4312 R4.F0.B4311 R4.F0.B4310 R4.F0.B4309 R4.F0.B4308 R4.F0.B4307 R4.F0.B4306 R4.F0.B4305 R4.F0.B4304 R4.F0.B4303 R4.F0.B4302 R4.F0.B4335 R4.F0.B4334 R4.F0.B4333 R4.F0.B4332 R4.F0.B4331 R4.F0.B4330 R4.F0.B4329 R4.F0.B4328 R4.F0.B4327 R4.F0.B4326 R4.F0.B4325 R4.F0.B4324 R4.F0.B4323 R4.F0.B4322 R4.F0.B4321 R4.F0.B4320 R4.F0.B4353 R4.F0.B4352 R4.F0.B4351 R4.F0.B4350 R4.F0.B4349 R4.F0.B4348 R4.F0.B4347 R4.F0.B4346 R4.F0.B4345 R4.F0.B4344 R4.F0.B4343 R4.F0.B4342 R4.F0.B4341 R4.F0.B4340 R4.F0.B4339 R4.F0.B4338 R4.F0.B4371 R4.F0.B4370 R4.F0.B4369 R4.F0.B4368 R4.F0.B4367 R4.F0.B4366 R4.F0.B4365 R4.F0.B4364 R4.F0.B4363 R4.F0.B4362 R4.F0.B4361 R4.F0.B4360 R4.F0.B4359 R4.F0.B4358 R4.F0.B4357 R4.F0.B4356 R4.F0.B4389 R4.F0.B4388 R4.F0.B4387 R4.F0.B4386 R4.F0.B4385 R4.F0.B4384 R4.F0.B4383 R4.F0.B4382 R4.F0.B4381 R4.F0.B4380 R4.F0.B4379 R4.F0.B4378 R4.F0.B4377 R4.F0.B4376 R4.F0.B4375 R4.F0.B4374 R4.F0.B4407 R4.F0.B4406 R4.F0.B4405 R4.F0.B4404 R4.F0.B4403 R4.F0.B4402 R4.F0.B4401 R4.F0.B4400 R4.F0.B4399 R4.F0.B4398 R4.F0.B4397 R4.F0.B4396 R4.F0.B4395 R4.F0.B4394 R4.F0.B4393 R4.F0.B4392 R4.F0.B4425 R4.F0.B4424 R4.F0.B4423 R4.F0.B4422 R4.F0.B4421 R4.F0.B4420 R4.F0.B4419 R4.F0.B4418 R4.F0.B4417 R4.F0.B4416 R4.F0.B4415 R4.F0.B4414 R4.F0.B4413 R4.F0.B4412 R4.F0.B4411 R4.F0.B4410 R4.F0.B4443 R4.F0.B4442 R4.F0.B4441 R4.F0.B4440 R4.F0.B4439 R4.F0.B4438 R4.F0.B4437 R4.F0.B4436 R4.F0.B4435 R4.F0.B4434 R4.F0.B4433 R4.F0.B4432 R4.F0.B4431 R4.F0.B4430 R4.F0.B4429 R4.F0.B4428 R4.F0.B4461 R4.F0.B4460 R4.F0.B4459 R4.F0.B4458 R4.F0.B4457 R4.F0.B4456 R4.F0.B4455 R4.F0.B4454 R4.F0.B4453 R4.F0.B4452 R4.F0.B4451 R4.F0.B4450 R4.F0.B4449 R4.F0.B4448 R4.F0.B4447 R4.F0.B4446 R4.F0.B4479 R4.F0.B4478 R4.F0.B4477 R4.F0.B4476 R4.F0.B4475 R4.F0.B4474 R4.F0.B4473 R4.F0.B4472 R4.F0.B4471 R4.F0.B4470 R4.F0.B4469 R4.F0.B4468 R4.F0.B4467 R4.F0.B4466 R4.F0.B4465 R4.F0.B4464 R4.F0.B4497 R4.F0.B4496 R4.F0.B4495 R4.F0.B4494 R4.F0.B4493 R4.F0.B4492 R4.F0.B4491 R4.F0.B4490 R4.F0.B4489 R4.F0.B4488 R4.F0.B4487 R4.F0.B4486 R4.F0.B4485 R4.F0.B4484 R4.F0.B4483 R4.F0.B4482 R4.F0.B4515 R4.F0.B4514 R4.F0.B4513 R4.F0.B4512 R4.F0.B4511 R4.F0.B4510 R4.F0.B4509 R4.F0.B4508 R4.F0.B4507 R4.F0.B4506 R4.F0.B4505 R4.F0.B4504 R4.F0.B4503 R4.F0.B4502 R4.F0.B4501 R4.F0.B4500 R4.F0.B4533 R4.F0.B4532 R4.F0.B4531 R4.F0.B4530 R4.F0.B4529 R4.F0.B4528 R4.F0.B4527 R4.F0.B4526 R4.F0.B4525 R4.F0.B4524 R4.F0.B4523 R4.F0.B4522 R4.F0.B4521 R4.F0.B4520 R4.F0.B4519 R4.F0.B4518 R4.F0.B4551 R4.F0.B4550 R4.F0.B4549 R4.F0.B4548 R4.F0.B4547 R4.F0.B4546 R4.F0.B4545 R4.F0.B4544 R4.F0.B4543 R4.F0.B4542 R4.F0.B4541 R4.F0.B4540 R4.F0.B4539 R4.F0.B4538 R4.F0.B4537 R4.F0.B4536 R4.F0.B4569 R4.F0.B4568 R4.F0.B4567 R4.F0.B4566 R4.F0.B4565 R4.F0.B4564 R4.F0.B4563 R4.F0.B4562 R4.F0.B4561 R4.F0.B4560 R4.F0.B4559 R4.F0.B4558 R4.F0.B4557 R4.F0.B4556 R4.F0.B4555 R4.F0.B4554 R4.F0.B4587 R4.F0.B4586 R4.F0.B4585 R4.F0.B4584 R4.F0.B4583 R4.F0.B4582 R4.F0.B4581 R4.F0.B4580 R4.F0.B4579 R4.F0.B4578 R4.F0.B4577 R4.F0.B4576 R4.F0.B4575 R4.F0.B4574 R4.F0.B4573 R4.F0.B4572 R4.F0.B4605 R4.F0.B4604 R4.F0.B4603 R4.F0.B4602 R4.F0.B4601 R4.F0.B4600 R4.F0.B4599 R4.F0.B4598 R4.F0.B4597 R4.F0.B4596 R4.F0.B4595 R4.F0.B4594 R4.F0.B4593 R4.F0.B4592 R4.F0.B4591 R4.F0.B4590 R4.F0.B4623 R4.F0.B4622 R4.F0.B4621 R4.F0.B4620 R4.F0.B4619 R4.F0.B4618 R4.F0.B4617 R4.F0.B4616 R4.F0.B4615 R4.F0.B4614 R4.F0.B4613 R4.F0.B4612 R4.F0.B4611 R4.F0.B4610 R4.F0.B4609 R4.F0.B4608 R4.F0.B4641 R4.F0.B4640 R4.F0.B4639 R4.F0.B4638 R4.F0.B4637 R4.F0.B4636 R4.F0.B4635 R4.F0.B4634 R4.F0.B4633 R4.F0.B4632 R4.F0.B4631 R4.F0.B4630 R4.F0.B4629 R4.F0.B4628 R4.F0.B4627 R4.F0.B4626 R4.F0.B4659 R4.F0.B4658 R4.F0.B4657 R4.F0.B4656 R4.F0.B4655 R4.F0.B4654 R4.F0.B4653 R4.F0.B4652 R4.F0.B4651 R4.F0.B4650 R4.F0.B4649 R4.F0.B4648 R4.F0.B4647 R4.F0.B4646 R4.F0.B4645 R4.F0.B4644 R4.F0.B4677 R4.F0.B4676 R4.F0.B4675 R4.F0.B4674 R4.F0.B4673 R4.F0.B4672 R4.F0.B4671 R4.F0.B4670 R4.F0.B4669 R4.F0.B4668 R4.F0.B4667 R4.F0.B4666 R4.F0.B4665 R4.F0.B4664 R4.F0.B4663 R4.F0.B4662 R4.F0.B4695 R4.F0.B4694 R4.F0.B4693 R4.F0.B4692 R4.F0.B4691 R4.F0.B4690 R4.F0.B4689 R4.F0.B4688 R4.F0.B4687 R4.F0.B4686 R4.F0.B4685 R4.F0.B4684 R4.F0.B4683 R4.F0.B4682 R4.F0.B4681 R4.F0.B4680 R4.F0.B4713 R4.F0.B4712 R4.F0.B4711 R4.F0.B4710 R4.F0.B4709 R4.F0.B4708 R4.F0.B4707 R4.F0.B4706 R4.F0.B4705 R4.F0.B4704 R4.F0.B4703 R4.F0.B4702 R4.F0.B4701 R4.F0.B4700 R4.F0.B4699 R4.F0.B4698 R4.F0.B4731 R4.F0.B4730 R4.F0.B4729 R4.F0.B4728 R4.F0.B4727 R4.F0.B4726 R4.F0.B4725 R4.F0.B4724 R4.F0.B4723 R4.F0.B4722 R4.F0.B4721 R4.F0.B4720 R4.F0.B4719 R4.F0.B4718 R4.F0.B4717 R4.F0.B4716 R4.F0.B4749 R4.F0.B4748 R4.F0.B4747 R4.F0.B4746 R4.F0.B4745 R4.F0.B4744 R4.F0.B4743 R4.F0.B4742 R4.F0.B4741 R4.F0.B4740 R4.F0.B4739 R4.F0.B4738 R4.F0.B4737 R4.F0.B4736 R4.F0.B4735 R4.F0.B4734 R4.F0.B4767 R4.F0.B4766 R4.F0.B4765 R4.F0.B4764 R4.F0.B4763 R4.F0.B4762 R4.F0.B4761 R4.F0.B4760 R4.F0.B4759 R4.F0.B4758 R4.F0.B4757 R4.F0.B4756 R4.F0.B4755 R4.F0.B4754 R4.F0.B4753 R4.F0.B4752 R4.F0.B4785 R4.F0.B4784 R4.F0.B4783 R4.F0.B4782 R4.F0.B4781 R4.F0.B4780 R4.F0.B4779 R4.F0.B4778 R4.F0.B4777 R4.F0.B4776 R4.F0.B4775 R4.F0.B4774 R4.F0.B4773 R4.F0.B4772 R4.F0.B4771 R4.F0.B4770 R4.F0.B4803 R4.F0.B4802 R4.F0.B4801 R4.F0.B4800 R4.F0.B4799 R4.F0.B4798 R4.F0.B4797 R4.F0.B4796 R4.F0.B4795 R4.F0.B4794 R4.F0.B4793 R4.F0.B4792 R4.F0.B4791 R4.F0.B4790 R4.F0.B4789 R4.F0.B4788 R4.F0.B4821 R4.F0.B4820 R4.F0.B4819 R4.F0.B4818 R4.F0.B4817 R4.F0.B4816 R4.F0.B4815 R4.F0.B4814 R4.F0.B4813 R4.F0.B4812 R4.F0.B4811 R4.F0.B4810 R4.F0.B4809 R4.F0.B4808 R4.F0.B4807 R4.F0.B4806 R4.F0.B4839 R4.F0.B4838 R4.F0.B4837 R4.F0.B4836 R4.F0.B4835 R4.F0.B4834 R4.F0.B4833 R4.F0.B4832 R4.F0.B4831 R4.F0.B4830 R4.F0.B4829 R4.F0.B4828 R4.F0.B4827 R4.F0.B4826 R4.F0.B4825 R4.F0.B4824 R4.F0.B4857 R4.F0.B4856 R4.F0.B4855 R4.F0.B4854 R4.F0.B4853 R4.F0.B4852 R4.F0.B4851 R4.F0.B4850 R4.F0.B4849 R4.F0.B4848 R4.F0.B4847 R4.F0.B4846 R4.F0.B4845 R4.F0.B4844 R4.F0.B4843 R4.F0.B4842 R4.F0.B4875 R4.F0.B4874 R4.F0.B4873 R4.F0.B4872 R4.F0.B4871 R4.F0.B4870 R4.F0.B4869 R4.F0.B4868 R4.F0.B4867 R4.F0.B4866 R4.F0.B4865 R4.F0.B4864 R4.F0.B4863 R4.F0.B4862 R4.F0.B4861 R4.F0.B4860 R4.F0.B4893 R4.F0.B4892 R4.F0.B4891 R4.F0.B4890 R4.F0.B4889 R4.F0.B4888 R4.F0.B4887 R4.F0.B4886 R4.F0.B4885 R4.F0.B4884 R4.F0.B4883 R4.F0.B4882 R4.F0.B4881 R4.F0.B4880 R4.F0.B4879 R4.F0.B4878 R4.F0.B4911 R4.F0.B4910 R4.F0.B4909 R4.F0.B4908 R4.F0.B4907 R4.F0.B4906 R4.F0.B4905 R4.F0.B4904 R4.F0.B4903 R4.F0.B4902 R4.F0.B4901 R4.F0.B4900 R4.F0.B4899 R4.F0.B4898 R4.F0.B4897 R4.F0.B4896 R4.F0.B4929 R4.F0.B4928 R4.F0.B4927 R4.F0.B4926 R4.F0.B4925 R4.F0.B4924 R4.F0.B4923 R4.F0.B4922 R4.F0.B4921 R4.F0.B4920 R4.F0.B4919 R4.F0.B4918 R4.F0.B4917 R4.F0.B4916 R4.F0.B4915 R4.F0.B4914 R4.F0.B4947 R4.F0.B4946 R4.F0.B4945 R4.F0.B4944 R4.F0.B4943 R4.F0.B4942 R4.F0.B4941 R4.F0.B4940 R4.F0.B4939 R4.F0.B4938 R4.F0.B4937 R4.F0.B4936 R4.F0.B4935 R4.F0.B4934 R4.F0.B4933 R4.F0.B4932 R4.F0.B4965 R4.F0.B4964 R4.F0.B4963 R4.F0.B4962 R4.F0.B4961 R4.F0.B4960 R4.F0.B4959 R4.F0.B4958 R4.F0.B4957 R4.F0.B4956 R4.F0.B4955 R4.F0.B4954 R4.F0.B4953 R4.F0.B4952 R4.F0.B4951 R4.F0.B4950 R4.F0.B4983 R4.F0.B4982 R4.F0.B4981 R4.F0.B4980 R4.F0.B4979 R4.F0.B4978 R4.F0.B4977 R4.F0.B4976 R4.F0.B4975 R4.F0.B4974 R4.F0.B4973 R4.F0.B4972 R4.F0.B4971 R4.F0.B4970 R4.F0.B4969 R4.F0.B4968 R4.F0.B5001 R4.F0.B5000 R4.F0.B4999 R4.F0.B4998 R4.F0.B4997 R4.F0.B4996 R4.F0.B4995 R4.F0.B4994 R4.F0.B4993 R4.F0.B4992 R4.F0.B4991 R4.F0.B4990 R4.F0.B4989 R4.F0.B4988 R4.F0.B4987 R4.F0.B4986 R4.F0.B5019 R4.F0.B5018 R4.F0.B5017 R4.F0.B5016 R4.F0.B5015 R4.F0.B5014 R4.F0.B5013 R4.F0.B5012 R4.F0.B5011 R4.F0.B5010 R4.F0.B5009 R4.F0.B5008 R4.F0.B5007 R4.F0.B5006 R4.F0.B5005 R4.F0.B5004 R4.F0.B5037 R4.F0.B5036 R4.F0.B5035 R4.F0.B5034 R4.F0.B5033 R4.F0.B5032 R4.F0.B5031 R4.F0.B5030 R4.F0.B5029 R4.F0.B5028 R4.F0.B5027 R4.F0.B5026 R4.F0.B5025 R4.F0.B5024 R4.F0.B5023 R4.F0.B5022 R4.F0.B5055 R4.F0.B5054 R4.F0.B5053 R4.F0.B5052 R4.F0.B5051 R4.F0.B5050 R4.F0.B5049 R4.F0.B5048 R4.F0.B5047 R4.F0.B5046 R4.F0.B5045 R4.F0.B5044 R4.F0.B5043 R4.F0.B5042 R4.F0.B5041 R4.F0.B5040 R4.F0.B5073 R4.F0.B5072 R4.F0.B5071 R4.F0.B5070 R4.F0.B5069 R4.F0.B5068 R4.F0.B5067 R4.F0.B5066 R4.F0.B5065 R4.F0.B5064 R4.F0.B5063 R4.F0.B5062 R4.F0.B5061 R4.F0.B5060 R4.F0.B5059 R4.F0.B5058 R4.F0.B5091 R4.F0.B5090 R4.F0.B5089 R4.F0.B5088 R4.F0.B5087 R4.F0.B5086 R4.F0.B5085 R4.F0.B5084 R4.F0.B5083 R4.F0.B5082 R4.F0.B5081 R4.F0.B5080 R4.F0.B5079 R4.F0.B5078 R4.F0.B5077 R4.F0.B5076 R4.F0.B5109 R4.F0.B5108 R4.F0.B5107 R4.F0.B5106 R4.F0.B5105 R4.F0.B5104 R4.F0.B5103 R4.F0.B5102 R4.F0.B5101 R4.F0.B5100 R4.F0.B5099 R4.F0.B5098 R4.F0.B5097 R4.F0.B5096 R4.F0.B5095 R4.F0.B5094 R4.F0.B5127 R4.F0.B5126 R4.F0.B5125 R4.F0.B5124 R4.F0.B5123 R4.F0.B5122 R4.F0.B5121 R4.F0.B5120 R4.F0.B5119 R4.F0.B5118 R4.F0.B5117 R4.F0.B5116 R4.F0.B5115 R4.F0.B5114 R4.F0.B5113 R4.F0.B5112 R4.F0.B5145 R4.F0.B5144 R4.F0.B5143 R4.F0.B5142 R4.F0.B5141 R4.F0.B5140 R4.F0.B5139 R4.F0.B5138 R4.F0.B5137 R4.F0.B5136 R4.F0.B5135 R4.F0.B5134 R4.F0.B5133 R4.F0.B5132 R4.F0.B5131 R4.F0.B5130 R4.F0.B5163 R4.F0.B5162 R4.F0.B5161 R4.F0.B5160 R4.F0.B5159 R4.F0.B5158 R4.F0.B5157 R4.F0.B5156 R4.F0.B5155 R4.F0.B5154 R4.F0.B5153 R4.F0.B5152 R4.F0.B5151 R4.F0.B5150 R4.F0.B5149 R4.F0.B5148 R4.F0.B5181 R4.F0.B5180 R4.F0.B5179 R4.F0.B5178 R4.F0.B5177 R4.F0.B5176 R4.F0.B5175 R4.F0.B5174 R4.F0.B5173 R4.F0.B5172 R4.F0.B5171 R4.F0.B5170 R4.F0.B5169 R4.F0.B5168 R4.F0.B5167 R4.F0.B5166 R4.F0.B5199 R4.F0.B5198 R4.F0.B5197 R4.F0.B5196 R4.F0.B5195 R4.F0.B5194 R4.F0.B5193 R4.F0.B5192 R4.F0.B5191 R4.F0.B5190 R4.F0.B5189 R4.F0.B5188 R4.F0.B5187 R4.F0.B5186 R4.F0.B5185 R4.F0.B5184 R4.F0.B5217 R4.F0.B5216 R4.F0.B5215 R4.F0.B5214 R4.F0.B5213 R4.F0.B5212 R4.F0.B5211 R4.F0.B5210 R4.F0.B5209 R4.F0.B5208 R4.F0.B5207 R4.F0.B5206 R4.F0.B5205 R4.F0.B5204 R4.F0.B5203 R4.F0.B5202 R4.F0.B5235 R4.F0.B5234 R4.F0.B5233 R4.F0.B5232 R4.F0.B5231 R4.F0.B5230 R4.F0.B5229 R4.F0.B5228 R4.F0.B5227 R4.F0.B5226 R4.F0.B5225 R4.F0.B5224 R4.F0.B5223 R4.F0.B5222 R4.F0.B5221 R4.F0.B5220 R4.F0.B5253 R4.F0.B5252 R4.F0.B5251 R4.F0.B5250 R4.F0.B5249 R4.F0.B5248 R4.F0.B5247 R4.F0.B5246 R4.F0.B5245 R4.F0.B5244 R4.F0.B5243 R4.F0.B5242 R4.F0.B5241 R4.F0.B5240 R4.F0.B5239 R4.F0.B5238 R4.F0.B5271 R4.F0.B5270 R4.F0.B5269 R4.F0.B5268 R4.F0.B5267 R4.F0.B5266 R4.F0.B5265 R4.F0.B5264 R4.F0.B5263 R4.F0.B5262 R4.F0.B5261 R4.F0.B5260 R4.F0.B5259 R4.F0.B5258 R4.F0.B5257 R4.F0.B5256 R4.F0.B5289 R4.F0.B5288 R4.F0.B5287 R4.F0.B5286 R4.F0.B5285 R4.F0.B5284 R4.F0.B5283 R4.F0.B5282 R4.F0.B5281 R4.F0.B5280 R4.F0.B5279 R4.F0.B5278 R4.F0.B5277 R4.F0.B5276 R4.F0.B5275 R4.F0.B5274 R4.F0.B5307 R4.F0.B5306 R4.F0.B5305 R4.F0.B5304 R4.F0.B5303 R4.F0.B5302 R4.F0.B5301 R4.F0.B5300 R4.F0.B5299 R4.F0.B5298 R4.F0.B5297 R4.F0.B5296 R4.F0.B5295 R4.F0.B5294 R4.F0.B5293 R4.F0.B5292 R4.F0.B5325 R4.F0.B5324 R4.F0.B5323 R4.F0.B5322 R4.F0.B5321 R4.F0.B5320 R4.F0.B5319 R4.F0.B5318 R4.F0.B5317 R4.F0.B5316 R4.F0.B5315 R4.F0.B5314 R4.F0.B5313 R4.F0.B5312 R4.F0.B5311 R4.F0.B5310 R4.F0.B5343 R4.F0.B5342 R4.F0.B5341 R4.F0.B5340 R4.F0.B5339 R4.F0.B5338 R4.F0.B5337 R4.F0.B5336 R4.F0.B5335 R4.F0.B5334 R4.F0.B5333 R4.F0.B5332 R4.F0.B5331 R4.F0.B5330 R4.F0.B5329 R4.F0.B5328 R4.F0.B5361 R4.F0.B5360 R4.F0.B5359 R4.F0.B5358 R4.F0.B5357 R4.F0.B5356 R4.F0.B5355 R4.F0.B5354 R4.F0.B5353 R4.F0.B5352 R4.F0.B5351 R4.F0.B5350 R4.F0.B5349 R4.F0.B5348 R4.F0.B5347 R4.F0.B5346 R4.F0.B5379 R4.F0.B5378 R4.F0.B5377 R4.F0.B5376 R4.F0.B5375 R4.F0.B5374 R4.F0.B5373 R4.F0.B5372 R4.F0.B5371 R4.F0.B5370 R4.F0.B5369 R4.F0.B5368 R4.F0.B5367 R4.F0.B5366 R4.F0.B5365 R4.F0.B5364 R4.F0.B5397 R4.F0.B5396 R4.F0.B5395 R4.F0.B5394 R4.F0.B5393 R4.F0.B5392 R4.F0.B5391 R4.F0.B5390 R4.F0.B5389 R4.F0.B5388 R4.F0.B5387 R4.F0.B5386 R4.F0.B5385 R4.F0.B5384 R4.F0.B5383 R4.F0.B5382 R4.F0.B5415 R4.F0.B5414 R4.F0.B5413 R4.F0.B5412 R4.F0.B5411 R4.F0.B5410 R4.F0.B5409 R4.F0.B5408 R4.F0.B5407 R4.F0.B5406 R4.F0.B5405 R4.F0.B5404 R4.F0.B5403 R4.F0.B5402 R4.F0.B5401 R4.F0.B5400 R4.F0.B5433 R4.F0.B5432 R4.F0.B5431 R4.F0.B5430 R4.F0.B5429 R4.F0.B5428 R4.F0.B5427 R4.F0.B5426 R4.F0.B5425 R4.F0.B5424 R4.F0.B5423 R4.F0.B5422 R4.F0.B5421 R4.F0.B5420 R4.F0.B5419 R4.F0.B5418 R4.F0.B5451 R4.F0.B5450 R4.F0.B5449 R4.F0.B5448 R4.F0.B5447 R4.F0.B5446 R4.F0.B5445 R4.F0.B5444 R4.F0.B5443 R4.F0.B5442 R4.F0.B5441 R4.F0.B5440 R4.F0.B5439 R4.F0.B5438 R4.F0.B5437 R4.F0.B5436 R4.F0.B5469 R4.F0.B5468 R4.F0.B5467 R4.F0.B5466 R4.F0.B5465 R4.F0.B5464 R4.F0.B5463 R4.F0.B5462 R4.F0.B5461 R4.F0.B5460 R4.F0.B5459 R4.F0.B5458 R4.F0.B5457 R4.F0.B5456 R4.F0.B5455 R4.F0.B5454 R4.F0.B5487 R4.F0.B5486 R4.F0.B5485 R4.F0.B5484 R4.F0.B5483 R4.F0.B5482 R4.F0.B5481 R4.F0.B5480 R4.F0.B5479 R4.F0.B5478 R4.F0.B5477 R4.F0.B5476 R4.F0.B5475 R4.F0.B5474 R4.F0.B5473 R4.F0.B5472 R4.F0.B5505 R4.F0.B5504 R4.F0.B5503 R4.F0.B5502 R4.F0.B5501 R4.F0.B5500 R4.F0.B5499 R4.F0.B5498 R4.F0.B5497 R4.F0.B5496 R4.F0.B5495 R4.F0.B5494 R4.F0.B5493 R4.F0.B5492 R4.F0.B5491 R4.F0.B5490 R4.F0.B5523 R4.F0.B5522 R4.F0.B5521 R4.F0.B5520 R4.F0.B5519 R4.F0.B5518 R4.F0.B5517 R4.F0.B5516 R4.F0.B5515 R4.F0.B5514 R4.F0.B5513 R4.F0.B5512 R4.F0.B5511 R4.F0.B5510 R4.F0.B5509 R4.F0.B5508 R4.F0.B5541 R4.F0.B5540 R4.F0.B5539 R4.F0.B5538 R4.F0.B5537 R4.F0.B5536 R4.F0.B5535 R4.F0.B5534 R4.F0.B5533 R4.F0.B5532 R4.F0.B5531 R4.F0.B5530 R4.F0.B5529 R4.F0.B5528 R4.F0.B5527 R4.F0.B5526 R4.F0.B5559 R4.F0.B5558 R4.F0.B5557 R4.F0.B5556 R4.F0.B5555 R4.F0.B5554 R4.F0.B5553 R4.F0.B5552 R4.F0.B5551 R4.F0.B5550 R4.F0.B5549 R4.F0.B5548 R4.F0.B5547 R4.F0.B5546 R4.F0.B5545 R4.F0.B5544 R4.F0.B5577 R4.F0.B5576 R4.F0.B5575 R4.F0.B5574 R4.F0.B5573 R4.F0.B5572 R4.F0.B5571 R4.F0.B5570 R4.F0.B5569 R4.F0.B5568 R4.F0.B5567 R4.F0.B5566 R4.F0.B5565 R4.F0.B5564 R4.F0.B5563 R4.F0.B5562 R4.F0.B5595 R4.F0.B5594 R4.F0.B5593 R4.F0.B5592 R4.F0.B5591 R4.F0.B5590 R4.F0.B5589 R4.F0.B5588 R4.F0.B5587 R4.F0.B5586 R4.F0.B5585 R4.F0.B5584 R4.F0.B5583 R4.F0.B5582 R4.F0.B5581 R4.F0.B5580 R4.F0.B5613 R4.F0.B5612 R4.F0.B5611 R4.F0.B5610 R4.F0.B5609 R4.F0.B5608 R4.F0.B5607 R4.F0.B5606 R4.F0.B5605 R4.F0.B5604 R4.F0.B5603 R4.F0.B5602 R4.F0.B5601 R4.F0.B5600 R4.F0.B5599 R4.F0.B5598 R4.F0.B5631 R4.F0.B5630 R4.F0.B5629 R4.F0.B5628 R4.F0.B5627 R4.F0.B5626 R4.F0.B5625 R4.F0.B5624 R4.F0.B5623 R4.F0.B5622 R4.F0.B5621 R4.F0.B5620 R4.F0.B5619 R4.F0.B5618 R4.F0.B5617 R4.F0.B5616 R4.F0.B5649 R4.F0.B5648 R4.F0.B5647 R4.F0.B5646 R4.F0.B5645 R4.F0.B5644 R4.F0.B5643 R4.F0.B5642 R4.F0.B5641 R4.F0.B5640 R4.F0.B5639 R4.F0.B5638 R4.F0.B5637 R4.F0.B5636 R4.F0.B5635 R4.F0.B5634 R4.F0.B5667 R4.F0.B5666 R4.F0.B5665 R4.F0.B5664 R4.F0.B5663 R4.F0.B5662 R4.F0.B5661 R4.F0.B5660 R4.F0.B5659 R4.F0.B5658 R4.F0.B5657 R4.F0.B5656 R4.F0.B5655 R4.F0.B5654 R4.F0.B5653 R4.F0.B5652 R4.F0.B5685 R4.F0.B5684 R4.F0.B5683 R4.F0.B5682 R4.F0.B5681 R4.F0.B5680 R4.F0.B5679 R4.F0.B5678 R4.F0.B5677 R4.F0.B5676 R4.F0.B5675 R4.F0.B5674 R4.F0.B5673 R4.F0.B5672 R4.F0.B5671 R4.F0.B5670 R4.F0.B5703 R4.F0.B5702 R4.F0.B5701 R4.F0.B5700 R4.F0.B5699 R4.F0.B5698 R4.F0.B5697 R4.F0.B5696 R4.F0.B5695 R4.F0.B5694 R4.F0.B5693 R4.F0.B5692 R4.F0.B5691 R4.F0.B5690 R4.F0.B5689 R4.F0.B5688 R4.F0.B5721 R4.F0.B5720 R4.F0.B5719 R4.F0.B5718 R4.F0.B5717 R4.F0.B5716 R4.F0.B5715 R4.F0.B5714 R4.F0.B5713 R4.F0.B5712 R4.F0.B5711 R4.F0.B5710 R4.F0.B5709 R4.F0.B5708 R4.F0.B5707 R4.F0.B5706 R4.F0.B5739 R4.F0.B5738 R4.F0.B5737 R4.F0.B5736 R4.F0.B5735 R4.F0.B5734 R4.F0.B5733 R4.F0.B5732 R4.F0.B5731 R4.F0.B5730 R4.F0.B5729 R4.F0.B5728 R4.F0.B5727 R4.F0.B5726 R4.F0.B5725 R4.F0.B5724 R4.F0.B5757 R4.F0.B5756 R4.F0.B5755 R4.F0.B5754 R4.F0.B5753 R4.F0.B5752 R4.F0.B5751 R4.F0.B5750 R4.F0.B5749 R4.F0.B5748 R4.F0.B5747 R4.F0.B5746 R4.F0.B5745 R4.F0.B5744 R4.F0.B5743 R4.F0.B5742 R4.F0.B5775 R4.F0.B5774 R4.F0.B5773 R4.F0.B5772 R4.F0.B5771 R4.F0.B5770 R4.F0.B5769 R4.F0.B5768 R4.F0.B5767 R4.F0.B5766 R4.F0.B5765 R4.F0.B5764 R4.F0.B5763 R4.F0.B5762 R4.F0.B5761 R4.F0.B5760 R4.F0.B5793 R4.F0.B5792 R4.F0.B5791 R4.F0.B5790 R4.F0.B5789 R4.F0.B5788 R4.F0.B5787 R4.F0.B5786 R4.F0.B5785 R4.F0.B5784 R4.F0.B5783 R4.F0.B5782 R4.F0.B5781 R4.F0.B5780 R4.F0.B5779 R4.F0.B5778 R4.F0.B5811 R4.F0.B5810 R4.F0.B5809 R4.F0.B5808 R4.F0.B5807 R4.F0.B5806 R4.F0.B5805 R4.F0.B5804 R4.F0.B5803 R4.F0.B5802 R4.F0.B5801 R4.F0.B5800 R4.F0.B5799 R4.F0.B5798 R4.F0.B5797 R4.F0.B5796 R4.F0.B5829 R4.F0.B5828 R4.F0.B5827 R4.F0.B5826 R4.F0.B5825 R4.F0.B5824 R4.F0.B5823 R4.F0.B5822 R4.F0.B5821 R4.F0.B5820 R4.F0.B5819 R4.F0.B5818 R4.F0.B5817 R4.F0.B5816 R4.F0.B5815 R4.F0.B5814 R4.F0.B5847 R4.F0.B5846 R4.F0.B5845 R4.F0.B5844 R4.F0.B5843 R4.F0.B5842 R4.F0.B5841 R4.F0.B5840 R4.F0.B5839 R4.F0.B5838 R4.F0.B5837 R4.F0.B5836 R4.F0.B5835 R4.F0.B5834 R4.F0.B5833 R4.F0.B5832 R4.F0.B5865 R4.F0.B5864 R4.F0.B5863 R4.F0.B5862 R4.F0.B5861 R4.F0.B5860 R4.F0.B5859 R4.F0.B5858 R4.F0.B5857 R4.F0.B5856 R4.F0.B5855 R4.F0.B5854 R4.F0.B5853 R4.F0.B5852 R4.F0.B5851 R4.F0.B5850 R4.F0.B5883 R4.F0.B5882 R4.F0.B5881 R4.F0.B5880 R4.F0.B5879 R4.F0.B5878 R4.F0.B5877 R4.F0.B5876 R4.F0.B5875 R4.F0.B5874 R4.F0.B5873 R4.F0.B5872 R4.F0.B5871 R4.F0.B5870 R4.F0.B5869 R4.F0.B5868 R4.F0.B5901 R4.F0.B5900 R4.F0.B5899 R4.F0.B5898 R4.F0.B5897 R4.F0.B5896 R4.F0.B5895 R4.F0.B5894 R4.F0.B5893 R4.F0.B5892 R4.F0.B5891 R4.F0.B5890 R4.F0.B5889 R4.F0.B5888 R4.F0.B5887 R4.F0.B5886 R4.F0.B5919 R4.F0.B5918 R4.F0.B5917 R4.F0.B5916 R4.F0.B5915 R4.F0.B5914 R4.F0.B5913 R4.F0.B5912 R4.F0.B5911 R4.F0.B5910 R4.F0.B5909 R4.F0.B5908 R4.F0.B5907 R4.F0.B5906 R4.F0.B5905 R4.F0.B5904 R4.F0.B5937 R4.F0.B5936 R4.F0.B5935 R4.F0.B5934 R4.F0.B5933 R4.F0.B5932 R4.F0.B5931 R4.F0.B5930 R4.F0.B5929 R4.F0.B5928 R4.F0.B5927 R4.F0.B5926 R4.F0.B5925 R4.F0.B5924 R4.F0.B5923 R4.F0.B5922 R4.F0.B5955 R4.F0.B5954 R4.F0.B5953 R4.F0.B5952 R4.F0.B5951 R4.F0.B5950 R4.F0.B5949 R4.F0.B5948 R4.F0.B5947 R4.F0.B5946 R4.F0.B5945 R4.F0.B5944 R4.F0.B5943 R4.F0.B5942 R4.F0.B5941 R4.F0.B5940 R4.F0.B5973 R4.F0.B5972 R4.F0.B5971 R4.F0.B5970 R4.F0.B5969 R4.F0.B5968 R4.F0.B5967 R4.F0.B5966 R4.F0.B5965 R4.F0.B5964 R4.F0.B5963 R4.F0.B5962 R4.F0.B5961 R4.F0.B5960 R4.F0.B5959 R4.F0.B5958 R4.F0.B5991 R4.F0.B5990 R4.F0.B5989 R4.F0.B5988 R4.F0.B5987 R4.F0.B5986 R4.F0.B5985 R4.F0.B5984 R4.F0.B5983 R4.F0.B5982 R4.F0.B5981 R4.F0.B5980 R4.F0.B5979 R4.F0.B5978 R4.F0.B5977 R4.F0.B5976 R4.F0.B6009 R4.F0.B6008 R4.F0.B6007 R4.F0.B6006 R4.F0.B6005 R4.F0.B6004 R4.F0.B6003 R4.F0.B6002 R4.F0.B6001 R4.F0.B6000 R4.F0.B5999 R4.F0.B5998 R4.F0.B5997 R4.F0.B5996 R4.F0.B5995 R4.F0.B5994 R4.F0.B6027 R4.F0.B6026 R4.F0.B6025 R4.F0.B6024 R4.F0.B6023 R4.F0.B6022 R4.F0.B6021 R4.F0.B6020 R4.F0.B6019 R4.F0.B6018 R4.F0.B6017 R4.F0.B6016 R4.F0.B6015 R4.F0.B6014 R4.F0.B6013 R4.F0.B6012 R4.F0.B6045 R4.F0.B6044 R4.F0.B6043 R4.F0.B6042 R4.F0.B6041 R4.F0.B6040 R4.F0.B6039 R4.F0.B6038 R4.F0.B6037 R4.F0.B6036 R4.F0.B6035 R4.F0.B6034 R4.F0.B6033 R4.F0.B6032 R4.F0.B6031 R4.F0.B6030 R4.F0.B6063 R4.F0.B6062 R4.F0.B6061 R4.F0.B6060 R4.F0.B6059 R4.F0.B6058 R4.F0.B6057 R4.F0.B6056 R4.F0.B6055 R4.F0.B6054 R4.F0.B6053 R4.F0.B6052 R4.F0.B6051 R4.F0.B6050 R4.F0.B6049 R4.F0.B6048 R4.F0.B6081 R4.F0.B6080 R4.F0.B6079 R4.F0.B6078 R4.F0.B6077 R4.F0.B6076 R4.F0.B6075 R4.F0.B6074 R4.F0.B6073 R4.F0.B6072 R4.F0.B6071 R4.F0.B6070 R4.F0.B6069 R4.F0.B6068 R4.F0.B6067 R4.F0.B6066 R4.F0.B6099 R4.F0.B6098 R4.F0.B6097 R4.F0.B6096 R4.F0.B6095 R4.F0.B6094 R4.F0.B6093 R4.F0.B6092 R4.F0.B6091 R4.F0.B6090 R4.F0.B6089 R4.F0.B6088 R4.F0.B6087 R4.F0.B6086 R4.F0.B6085 R4.F0.B6084 R4.F0.B6117 R4.F0.B6116 R4.F0.B6115 R4.F0.B6114 R4.F0.B6113 R4.F0.B6112 R4.F0.B6111 R4.F0.B6110 R4.F0.B6109 R4.F0.B6108 R4.F0.B6107 R4.F0.B6106 R4.F0.B6105 R4.F0.B6104 R4.F0.B6103 R4.F0.B6102 R4.F0.B6135 R4.F0.B6134 R4.F0.B6133 R4.F0.B6132 R4.F0.B6131 R4.F0.B6130 R4.F0.B6129 R4.F0.B6128 R4.F0.B6127 R4.F0.B6126 R4.F0.B6125 R4.F0.B6124 R4.F0.B6123 R4.F0.B6122 R4.F0.B6121 R4.F0.B6120 R4.F0.B6153 R4.F0.B6152 R4.F0.B6151 R4.F0.B6150 R4.F0.B6149 R4.F0.B6148 R4.F0.B6147 R4.F0.B6146 R4.F0.B6145 R4.F0.B6144 R4.F0.B6143 R4.F0.B6142 R4.F0.B6141 R4.F0.B6140 R4.F0.B6139 R4.F0.B6138 R4.F0.B6171 R4.F0.B6170 R4.F0.B6169 R4.F0.B6168 R4.F0.B6167 R4.F0.B6166 R4.F0.B6165 R4.F0.B6164 R4.F0.B6163 R4.F0.B6162 R4.F0.B6161 R4.F0.B6160 R4.F0.B6159 R4.F0.B6158 R4.F0.B6157 R4.F0.B6156 R4.F0.B6189 R4.F0.B6188 R4.F0.B6187 R4.F0.B6186 R4.F0.B6185 R4.F0.B6184 R4.F0.B6183 R4.F0.B6182 R4.F0.B6181 R4.F0.B6180 R4.F0.B6179 R4.F0.B6178 R4.F0.B6177 R4.F0.B6176 R4.F0.B6175 R4.F0.B6174 R4.F0.B6207 R4.F0.B6206 R4.F0.B6205 R4.F0.B6204 R4.F0.B6203 R4.F0.B6202 R4.F0.B6201 R4.F0.B6200 R4.F0.B6199 R4.F0.B6198 R4.F0.B6197 R4.F0.B6196 R4.F0.B6195 R4.F0.B6194 R4.F0.B6193 R4.F0.B6192 R4.F0.B6225 R4.F0.B6224 R4.F0.B6223 R4.F0.B6222 R4.F0.B6221 R4.F0.B6220 R4.F0.B6219 R4.F0.B6218 R4.F0.B6217 R4.F0.B6216 R4.F0.B6215 R4.F0.B6214 R4.F0.B6213 R4.F0.B6212 R4.F0.B6211 R4.F0.B6210 R4.F0.B6243 R4.F0.B6242 R4.F0.B6241 R4.F0.B6240 R4.F0.B6239 R4.F0.B6238 R4.F0.B6237 R4.F0.B6236 R4.F0.B6235 R4.F0.B6234 R4.F0.B6233 R4.F0.B6232 R4.F0.B6231 R4.F0.B6230 R4.F0.B6229 R4.F0.B6228 R4.F0.B6261 R4.F0.B6260 R4.F0.B6259 R4.F0.B6258 R4.F0.B6257 R4.F0.B6256 R4.F0.B6255 R4.F0.B6254 R4.F0.B6253 R4.F0.B6252 R4.F0.B6251 R4.F0.B6250 R4.F0.B6249 R4.F0.B6248 R4.F0.B6247 R4.F0.B6246 R4.F0.B6279 R4.F0.B6278 R4.F0.B6277 R4.F0.B6276 R4.F0.B6275 R4.F0.B6274 R4.F0.B6273 R4.F0.B6272 R4.F0.B6271 R4.F0.B6270 R4.F0.B6269 R4.F0.B6268 R4.F0.B6267 R4.F0.B6266 R4.F0.B6265 R4.F0.B6264 R4.F0.B6297 R4.F0.B6296 R4.F0.B6295 R4.F0.B6294 R4.F0.B6293 R4.F0.B6292 R4.F0.B6291 R4.F0.B6290 R4.F0.B6289 R4.F0.B6288 R4.F0.B6287 R4.F0.B6286 R4.F0.B6285 R4.F0.B6284 R4.F0.B6283 R4.F0.B6282 R4.F0.B6315 R4.F0.B6314 R4.F0.B6313 R4.F0.B6312 R4.F0.B6311 R4.F0.B6310 R4.F0.B6309 R4.F0.B6308 R4.F0.B6307 R4.F0.B6306 R4.F0.B6305 R4.F0.B6304 R4.F0.B6303 R4.F0.B6302 R4.F0.B6301 R4.F0.B6300 R4.F0.B6333 R4.F0.B6332 R4.F0.B6331 R4.F0.B6330 R4.F0.B6329 R4.F0.B6328 R4.F0.B6327 R4.F0.B6326 R4.F0.B6325 R4.F0.B6324 R4.F0.B6323 R4.F0.B6322 R4.F0.B6321 R4.F0.B6320 R4.F0.B6319 R4.F0.B6318 R4.F0.B6351 R4.F0.B6350 R4.F0.B6349 R4.F0.B6348 R4.F0.B6347 R4.F0.B6346 R4.F0.B6345 R4.F0.B6344 R4.F0.B6343 R4.F0.B6342 R4.F0.B6341 R4.F0.B6340 R4.F0.B6339 R4.F0.B6338 R4.F0.B6337 R4.F0.B6336 R4.F0.B6369 R4.F0.B6368 R4.F0.B6367 R4.F0.B6366 R4.F0.B6365 R4.F0.B6364 R4.F0.B6363 R4.F0.B6362 R4.F0.B6361 R4.F0.B6360 R4.F0.B6359 R4.F0.B6358 R4.F0.B6357 R4.F0.B6356 R4.F0.B6355 R4.F0.B6354 R4.F0.B6387 R4.F0.B6386 R4.F0.B6385 R4.F0.B6384 R4.F0.B6383 R4.F0.B6382 R4.F0.B6381 R4.F0.B6380 R4.F0.B6379 R4.F0.B6378 R4.F0.B6377 R4.F0.B6376 R4.F0.B6375 R4.F0.B6374 R4.F0.B6373 R4.F0.B6372 R4.F0.B6405 R4.F0.B6404 R4.F0.B6403 R4.F0.B6402 R4.F0.B6401 R4.F0.B6400 R4.F0.B6399 R4.F0.B6398 R4.F0.B6397 R4.F0.B6396 R4.F0.B6395 R4.F0.B6394 R4.F0.B6393 R4.F0.B6392 R4.F0.B6391 R4.F0.B6390 R4.F0.B6423 R4.F0.B6422 R4.F0.B6421 R4.F0.B6420 R4.F0.B6419 R4.F0.B6418 R4.F0.B6417 R4.F0.B6416 R4.F0.B6415 R4.F0.B6414 R4.F0.B6413 R4.F0.B6412 R4.F0.B6411 R4.F0.B6410 R4.F0.B6409 R4.F0.B6408 R4.F0.B6441 R4.F0.B6440 R4.F0.B6439 R4.F0.B6438 R4.F0.B6437 R4.F0.B6436 R4.F0.B6435 R4.F0.B6434 R4.F0.B6433 R4.F0.B6432 R4.F0.B6431 R4.F0.B6430 R4.F0.B6429 R4.F0.B6428 R4.F0.B6427 R4.F0.B6426 R4.F0.B6459 R4.F0.B6458 R4.F0.B6457 R4.F0.B6456 R4.F0.B6455 R4.F0.B6454 R4.F0.B6453 R4.F0.B6452 R4.F0.B6451 R4.F0.B6450 R4.F0.B6449 R4.F0.B6448 R4.F0.B6447 R4.F0.B6446 R4.F0.B6445 R4.F0.B6444 R4.F0.B6477 R4.F0.B6476 R4.F0.B6475 R4.F0.B6474 R4.F0.B6473 R4.F0.B6472 R4.F0.B6471 R4.F0.B6470 R4.F0.B6469 R4.F0.B6468 R4.F0.B6467 R4.F0.B6466 R4.F0.B6465 R4.F0.B6464 R4.F0.B6463 R4.F0.B6462 R4.F0.B6495 R4.F0.B6494 R4.F0.B6493 R4.F0.B6492 R4.F0.B6491 R4.F0.B6490 R4.F0.B6489 R4.F0.B6488 R4.F0.B6487 R4.F0.B6486 R4.F0.B6485 R4.F0.B6484 R4.F0.B6483 R4.F0.B6482 R4.F0.B6481 R4.F0.B6480 R4.F0.B6513 R4.F0.B6512 R4.F0.B6511 R4.F0.B6510 R4.F0.B6509 R4.F0.B6508 R4.F0.B6507 R4.F0.B6506 R4.F0.B6505 R4.F0.B6504 R4.F0.B6503 R4.F0.B6502 R4.F0.B6501 R4.F0.B6500 R4.F0.B6499 R4.F0.B6498 R4.F0.B6531 R4.F0.B6530 R4.F0.B6529 R4.F0.B6528 R4.F0.B6527 R4.F0.B6526 R4.F0.B6525 R4.F0.B6524 R4.F0.B6523 R4.F0.B6522 R4.F0.B6521 R4.F0.B6520 R4.F0.B6519 R4.F0.B6518 R4.F0.B6517 R4.F0.B6516 R4.F0.B6549 R4.F0.B6548 R4.F0.B6547 R4.F0.B6546 R4.F0.B6545 R4.F0.B6544 R4.F0.B6543 R4.F0.B6542 R4.F0.B6541 R4.F0.B6540 R4.F0.B6539 R4.F0.B6538 R4.F0.B6537 R4.F0.B6536 R4.F0.B6535 R4.F0.B6534 R4.F0.B6567 R4.F0.B6566 R4.F0.B6565 R4.F0.B6564 R4.F0.B6563 R4.F0.B6562 R4.F0.B6561 R4.F0.B6560 R4.F0.B6559 R4.F0.B6558 R4.F0.B6557 R4.F0.B6556 R4.F0.B6555 R4.F0.B6554 R4.F0.B6553 R4.F0.B6552 R4.F0.B6585 R4.F0.B6584 R4.F0.B6583 R4.F0.B6582 R4.F0.B6581 R4.F0.B6580 R4.F0.B6579 R4.F0.B6578 R4.F0.B6577 R4.F0.B6576 R4.F0.B6575 R4.F0.B6574 R4.F0.B6573 R4.F0.B6572 R4.F0.B6571 R4.F0.B6570 R4.F0.B6603 R4.F0.B6602 R4.F0.B6601 R4.F0.B6600 R4.F0.B6599 R4.F0.B6598 R4.F0.B6597 R4.F0.B6596 R4.F0.B6595 R4.F0.B6594 R4.F0.B6593 R4.F0.B6592 R4.F0.B6591 R4.F0.B6590 R4.F0.B6589 R4.F0.B6588 R4.F0.B6621 R4.F0.B6620 R4.F0.B6619 R4.F0.B6618 R4.F0.B6617 R4.F0.B6616 R4.F0.B6615 R4.F0.B6614 R4.F0.B6613 R4.F0.B6612 R4.F0.B6611 R4.F0.B6610 R4.F0.B6609 R4.F0.B6608 R4.F0.B6607 R4.F0.B6606 R4.F0.B6639 R4.F0.B6638 R4.F0.B6637 R4.F0.B6636 R4.F0.B6635 R4.F0.B6634 R4.F0.B6633 R4.F0.B6632 R4.F0.B6631 R4.F0.B6630 R4.F0.B6629 R4.F0.B6628 R4.F0.B6627 R4.F0.B6626 R4.F0.B6625 R4.F0.B6624 R4.F0.B6657 R4.F0.B6656 R4.F0.B6655 R4.F0.B6654 R4.F0.B6653 R4.F0.B6652 R4.F0.B6651 R4.F0.B6650 R4.F0.B6649 R4.F0.B6648 R4.F0.B6647 R4.F0.B6646 R4.F0.B6645 R4.F0.B6644 R4.F0.B6643 R4.F0.B6642 R4.F0.B6675 R4.F0.B6674 R4.F0.B6673 R4.F0.B6672 R4.F0.B6671 R4.F0.B6670 R4.F0.B6669 R4.F0.B6668 R4.F0.B6667 R4.F0.B6666 R4.F0.B6665 R4.F0.B6664 R4.F0.B6663 R4.F0.B6662 R4.F0.B6661 R4.F0.B6660 R4.F0.B6693 R4.F0.B6692 R4.F0.B6691 R4.F0.B6690 R4.F0.B6689 R4.F0.B6688 R4.F0.B6687 R4.F0.B6686 R4.F0.B6685 R4.F0.B6684 R4.F0.B6683 R4.F0.B6682 R4.F0.B6681 R4.F0.B6680 R4.F0.B6679 R4.F0.B6678 R4.F0.B6711 R4.F0.B6710 R4.F0.B6709 R4.F0.B6708 R4.F0.B6707 R4.F0.B6706 R4.F0.B6705 R4.F0.B6704 R4.F0.B6703 R4.F0.B6702 R4.F0.B6701 R4.F0.B6700 R4.F0.B6699 R4.F0.B6698 R4.F0.B6697 R4.F0.B6696 R4.F0.B6729 R4.F0.B6728 R4.F0.B6727 R4.F0.B6726 R4.F0.B6725 R4.F0.B6724 R4.F0.B6723 R4.F0.B6722 R4.F0.B6721 R4.F0.B6720 R4.F0.B6719 R4.F0.B6718 R4.F0.B6717 R4.F0.B6716 R4.F0.B6715 R4.F0.B6714 R4.F0.B6747 R4.F0.B6746 R4.F0.B6745 R4.F0.B6744 R4.F0.B6743 R4.F0.B6742 R4.F0.B6741 R4.F0.B6740 R4.F0.B6739 R4.F0.B6738 R4.F0.B6737 R4.F0.B6736 R4.F0.B6735 R4.F0.B6734 R4.F0.B6733 R4.F0.B6732 R4.F0.B6765 R4.F0.B6764 R4.F0.B6763 R4.F0.B6762 R4.F0.B6761 R4.F0.B6760 R4.F0.B6759 R4.F0.B6758 R4.F0.B6757 R4.F0.B6756 R4.F0.B6755 R4.F0.B6754 R4.F0.B6753 R4.F0.B6752 R4.F0.B6751 R4.F0.B6750 R4.F0.B6783 R4.F0.B6782 R4.F0.B6781 R4.F0.B6780 R4.F0.B6779 R4.F0.B6778 R4.F0.B6777 R4.F0.B6776 R4.F0.B6775 R4.F0.B6774 R4.F0.B6773 R4.F0.B6772 R4.F0.B6771 R4.F0.B6770 R4.F0.B6769 R4.F0.B6768 R4.F0.B6801 R4.F0.B6800 R4.F0.B6799 R4.F0.B6798 R4.F0.B6797 R4.F0.B6796 R4.F0.B6795 R4.F0.B6794 R4.F0.B6793 R4.F0.B6792 R4.F0.B6791 R4.F0.B6790 R4.F0.B6789 R4.F0.B6788 R4.F0.B6787 R4.F0.B6786 R4.F0.B6819 R4.F0.B6818 R4.F0.B6817 R4.F0.B6816 R4.F0.B6815 R4.F0.B6814 R4.F0.B6813 R4.F0.B6812 R4.F0.B6811 R4.F0.B6810 R4.F0.B6809 R4.F0.B6808 R4.F0.B6807 R4.F0.B6806 R4.F0.B6805 R4.F0.B6804 R4.F0.B6837 R4.F0.B6836 R4.F0.B6835 R4.F0.B6834 R4.F0.B6833 R4.F0.B6832 R4.F0.B6831 R4.F0.B6830 R4.F0.B6829 R4.F0.B6828 R4.F0.B6827 R4.F0.B6826 R4.F0.B6825 R4.F0.B6824 R4.F0.B6823 R4.F0.B6822 R4.F0.B6855 R4.F0.B6854 R4.F0.B6853 R4.F0.B6852 R4.F0.B6851 R4.F0.B6850 R4.F0.B6849 R4.F0.B6848 R4.F0.B6847 R4.F0.B6846 R4.F0.B6845 R4.F0.B6844 R4.F0.B6843 R4.F0.B6842 R4.F0.B6841 R4.F0.B6840 R4.F0.B6873 R4.F0.B6872 R4.F0.B6871 R4.F0.B6870 R4.F0.B6869 R4.F0.B6868 R4.F0.B6867 R4.F0.B6866 R4.F0.B6865 R4.F0.B6864 R4.F0.B6863 R4.F0.B6862 R4.F0.B6861 R4.F0.B6860 R4.F0.B6859 R4.F0.B6858 R4.F0.B6891 R4.F0.B6890 R4.F0.B6889 R4.F0.B6888 R4.F0.B6887 R4.F0.B6886 R4.F0.B6885 R4.F0.B6884 R4.F0.B6883 R4.F0.B6882 R4.F0.B6881 R4.F0.B6880 R4.F0.B6879 R4.F0.B6878 R4.F0.B6877 R4.F0.B6876 R4.F0.B6909 R4.F0.B6908 R4.F0.B6907 R4.F0.B6906 R4.F0.B6905 R4.F0.B6904 R4.F0.B6903 R4.F0.B6902 R4.F0.B6901 R4.F0.B6900 R4.F0.B6899 R4.F0.B6898 R4.F0.B6897 R4.F0.B6896 R4.F0.B6895 R4.F0.B6894 R4.F0.B6927 R4.F0.B6926 R4.F0.B6925 R4.F0.B6924 R4.F0.B6923 R4.F0.B6922 R4.F0.B6921 R4.F0.B6920 R4.F0.B6919 R4.F0.B6918 R4.F0.B6917 R4.F0.B6916 R4.F0.B6915 R4.F0.B6914 R4.F0.B6913 R4.F0.B6912 R4.F0.B6945 R4.F0.B6944 R4.F0.B6943 R4.F0.B6942 R4.F0.B6941 R4.F0.B6940 R4.F0.B6939 R4.F0.B6938 R4.F0.B6937 R4.F0.B6936 R4.F0.B6935 R4.F0.B6934 R4.F0.B6933 R4.F0.B6932 R4.F0.B6931 R4.F0.B6930 R4.F0.B6963 R4.F0.B6962 R4.F0.B6961 R4.F0.B6960 R4.F0.B6959 R4.F0.B6958 R4.F0.B6957 R4.F0.B6956 R4.F0.B6955 R4.F0.B6954 R4.F0.B6953 R4.F0.B6952 R4.F0.B6951 R4.F0.B6950 R4.F0.B6949 R4.F0.B6948 R4.F0.B6981 R4.F0.B6980 R4.F0.B6979 R4.F0.B6978 R4.F0.B6977 R4.F0.B6976 R4.F0.B6975 R4.F0.B6974 R4.F0.B6973 R4.F0.B6972 R4.F0.B6971 R4.F0.B6970 R4.F0.B6969 R4.F0.B6968 R4.F0.B6967 R4.F0.B6966 R4.F0.B6999 R4.F0.B6998 R4.F0.B6997 R4.F0.B6996 R4.F0.B6995 R4.F0.B6994 R4.F0.B6993 R4.F0.B6992 R4.F0.B6991 R4.F0.B6990 R4.F0.B6989 R4.F0.B6988 R4.F0.B6987 R4.F0.B6986 R4.F0.B6985 R4.F0.B6984 R4.F0.B7017 R4.F0.B7016 R4.F0.B7015 R4.F0.B7014 R4.F0.B7013 R4.F0.B7012 R4.F0.B7011 R4.F0.B7010 R4.F0.B7009 R4.F0.B7008 R4.F0.B7007 R4.F0.B7006 R4.F0.B7005 R4.F0.B7004 R4.F0.B7003 R4.F0.B7002 R4.F0.B7035 R4.F0.B7034 R4.F0.B7033 R4.F0.B7032 R4.F0.B7031 R4.F0.B7030 R4.F0.B7029 R4.F0.B7028 R4.F0.B7027 R4.F0.B7026 R4.F0.B7025 R4.F0.B7024 R4.F0.B7023 R4.F0.B7022 R4.F0.B7021 R4.F0.B7020 R4.F0.B7053 R4.F0.B7052 R4.F0.B7051 R4.F0.B7050 R4.F0.B7049 R4.F0.B7048 R4.F0.B7047 R4.F0.B7046 R4.F0.B7045 R4.F0.B7044 R4.F0.B7043 R4.F0.B7042 R4.F0.B7041 R4.F0.B7040 R4.F0.B7039 R4.F0.B7038 R4.F0.B7071 R4.F0.B7070 R4.F0.B7069 R4.F0.B7068 R4.F0.B7067 R4.F0.B7066 R4.F0.B7065 R4.F0.B7064 R4.F0.B7063 R4.F0.B7062 R4.F0.B7061 R4.F0.B7060 R4.F0.B7059 R4.F0.B7058 R4.F0.B7057 R4.F0.B7056 R4.F0.B7089 R4.F0.B7088 R4.F0.B7087 R4.F0.B7086 R4.F0.B7085 R4.F0.B7084 R4.F0.B7083 R4.F0.B7082 R4.F0.B7081 R4.F0.B7080 R4.F0.B7079 R4.F0.B7078 R4.F0.B7077 R4.F0.B7076 R4.F0.B7075 R4.F0.B7074 R4.F0.B7107 R4.F0.B7106 R4.F0.B7105 R4.F0.B7104 R4.F0.B7103 R4.F0.B7102 R4.F0.B7101 R4.F0.B7100 R4.F0.B7099 R4.F0.B7098 R4.F0.B7097 R4.F0.B7096 R4.F0.B7095 R4.F0.B7094 R4.F0.B7093 R4.F0.B7092 R4.F0.B7125 R4.F0.B7124 R4.F0.B7123 R4.F0.B7122 R4.F0.B7121 R4.F0.B7120 R4.F0.B7119 R4.F0.B7118 R4.F0.B7117 R4.F0.B7116 R4.F0.B7115 R4.F0.B7114 R4.F0.B7113 R4.F0.B7112 R4.F0.B7111 R4.F0.B7110 R4.F0.B7143 R4.F0.B7142 R4.F0.B7141 R4.F0.B7140 R4.F0.B7139 R4.F0.B7138 R4.F0.B7137 R4.F0.B7136 R4.F0.B7135 R4.F0.B7134 R4.F0.B7133 R4.F0.B7132 R4.F0.B7131 R4.F0.B7130 R4.F0.B7129 R4.F0.B7128 R4.F0.B7161 R4.F0.B7160 R4.F0.B7159 R4.F0.B7158 R4.F0.B7157 R4.F0.B7156 R4.F0.B7155 R4.F0.B7154 R4.F0.B7153 R4.F0.B7152 R4.F0.B7151 R4.F0.B7150 R4.F0.B7149 R4.F0.B7148 R4.F0.B7147 R4.F0.B7146 R4.F0.B7179 R4.F0.B7178 R4.F0.B7177 R4.F0.B7176 R4.F0.B7175 R4.F0.B7174 R4.F0.B7173 R4.F0.B7172 R4.F0.B7171 R4.F0.B7170 R4.F0.B7169 R4.F0.B7168 R4.F0.B7167 R4.F0.B7166 R4.F0.B7165 R4.F0.B7164 R4.F0.B7197 R4.F0.B7196 R4.F0.B7195 R4.F0.B7194 R4.F0.B7193 R4.F0.B7192 R4.F0.B7191 R4.F0.B7190 R4.F0.B7189 R4.F0.B7188 R4.F0.B7187 R4.F0.B7186 R4.F0.B7185 R4.F0.B7184 R4.F0.B7183 R4.F0.B7182 R4.F0.B7215 R4.F0.B7214 R4.F0.B7213 R4.F0.B7212 R4.F0.B7211 R4.F0.B7210 R4.F0.B7209 R4.F0.B7208 R4.F0.B7207 R4.F0.B7206 R4.F0.B7205 R4.F0.B7204 R4.F0.B7203 R4.F0.B7202 R4.F0.B7201 R4.F0.B7200 R4.F0.B7233 R4.F0.B7232 R4.F0.B7231 R4.F0.B7230 R4.F0.B7229 R4.F0.B7228 R4.F0.B7227 R4.F0.B7226 R4.F0.B7225 R4.F0.B7224 R4.F0.B7223 R4.F0.B7222 R4.F0.B7221 R4.F0.B7220 R4.F0.B7219 R4.F0.B7218 R4.F0.B7251 R4.F0.B7250 R4.F0.B7249 R4.F0.B7248 R4.F0.B7247 R4.F0.B7246 R4.F0.B7245 R4.F0.B7244 R4.F0.B7243 R4.F0.B7242 R4.F0.B7241 R4.F0.B7240 R4.F0.B7239 R4.F0.B7238 R4.F0.B7237 R4.F0.B7236 R4.F0.B7269 R4.F0.B7268 R4.F0.B7267 R4.F0.B7266 R4.F0.B7265 R4.F0.B7264 R4.F0.B7263 R4.F0.B7262 R4.F0.B7261 R4.F0.B7260 R4.F0.B7259 R4.F0.B7258 R4.F0.B7257 R4.F0.B7256 R4.F0.B7255 R4.F0.B7254 R4.F0.B7287 R4.F0.B7286 R4.F0.B7285 R4.F0.B7284 R4.F0.B7283 R4.F0.B7282 R4.F0.B7281 R4.F0.B7280 R4.F0.B7279 R4.F0.B7278 R4.F0.B7277 R4.F0.B7276 R4.F0.B7275 R4.F0.B7274 R4.F0.B7273 R4.F0.B7272 R4.F0.B7305 R4.F0.B7304 R4.F0.B7303 R4.F0.B7302 R4.F0.B7301 R4.F0.B7300 R4.F0.B7299 R4.F0.B7298 R4.F0.B7297 R4.F0.B7296 R4.F0.B7295 R4.F0.B7294 R4.F0.B7293 R4.F0.B7292 R4.F0.B7291 R4.F0.B7290 R4.F0.B7323 R4.F0.B7322 R4.F0.B7321 R4.F0.B7320 R4.F0.B7319 R4.F0.B7318 R4.F0.B7317 R4.F0.B7316 R4.F0.B7315 R4.F0.B7314 R4.F0.B7313 R4.F0.B7312 R4.F0.B7311 R4.F0.B7310 R4.F0.B7309 R4.F0.B7308 R4.F0.B7341 R4.F0.B7340 R4.F0.B7339 R4.F0.B7338 R4.F0.B7337 R4.F0.B7336 R4.F0.B7335 R4.F0.B7334 R4.F0.B7333 R4.F0.B7332 R4.F0.B7331 R4.F0.B7330 R4.F0.B7329 R4.F0.B7328 R4.F0.B7327 R4.F0.B7326 R4.F0.B7359 R4.F0.B7358 R4.F0.B7357 R4.F0.B7356 R4.F0.B7355 R4.F0.B7354 R4.F0.B7353 R4.F0.B7352 R4.F0.B7351 R4.F0.B7350 R4.F0.B7349 R4.F0.B7348 R4.F0.B7347 R4.F0.B7346 R4.F0.B7345 R4.F0.B7344 R4.F0.B7377 R4.F0.B7376 R4.F0.B7375 R4.F0.B7374 R4.F0.B7373 R4.F0.B7372 R4.F0.B7371 R4.F0.B7370 R4.F0.B7369 R4.F0.B7368 R4.F0.B7367 R4.F0.B7366 R4.F0.B7365 R4.F0.B7364 R4.F0.B7363 R4.F0.B7362 R4.F0.B7395 R4.F0.B7394 R4.F0.B7393 R4.F0.B7392 R4.F0.B7391 R4.F0.B7390 R4.F0.B7389 R4.F0.B7388 R4.F0.B7387 R4.F0.B7386 R4.F0.B7385 R4.F0.B7384 R4.F0.B7383 R4.F0.B7382 R4.F0.B7381 R4.F0.B7380 R4.F0.B7413 R4.F0.B7412 R4.F0.B7411 R4.F0.B7410 R4.F0.B7409 R4.F0.B7408 R4.F0.B7407 R4.F0.B7406 R4.F0.B7405 R4.F0.B7404 R4.F0.B7403 R4.F0.B7402 R4.F0.B7401 R4.F0.B7400 R4.F0.B7399 R4.F0.B7398 R4.F0.B7431 R4.F0.B7430 R4.F0.B7429 R4.F0.B7428 R4.F0.B7427 R4.F0.B7426 R4.F0.B7425 R4.F0.B7424 R4.F0.B7423 R4.F0.B7422 R4.F0.B7421 R4.F0.B7420 R4.F0.B7419 R4.F0.B7418 R4.F0.B7417 R4.F0.B7416 R4.F0.B7449 R4.F0.B7448 R4.F0.B7447 R4.F0.B7446 R4.F0.B7445 R4.F0.B7444 R4.F0.B7443 R4.F0.B7442 R4.F0.B7441 R4.F0.B7440 R4.F0.B7439 R4.F0.B7438 R4.F0.B7437 R4.F0.B7436 R4.F0.B7435 R4.F0.B7434 R4.F0.B7467 R4.F0.B7466 R4.F0.B7465 R4.F0.B7464 R4.F0.B7463 R4.F0.B7462 R4.F0.B7461 R4.F0.B7460 R4.F0.B7459 R4.F0.B7458 R4.F0.B7457 R4.F0.B7456 R4.F0.B7455 R4.F0.B7454 R4.F0.B7453 R4.F0.B7452 R4.F0.B7485 R4.F0.B7484 R4.F0.B7483 R4.F0.B7482 R4.F0.B7481 R4.F0.B7480 R4.F0.B7479 R4.F0.B7478 R4.F0.B7477 R4.F0.B7476 R4.F0.B7475 R4.F0.B7474 R4.F0.B7473 R4.F0.B7472 R4.F0.B7471 R4.F0.B7470 R4.F0.B7503 R4.F0.B7502 R4.F0.B7501 R4.F0.B7500 R4.F0.B7499 R4.F0.B7498 R4.F0.B7497 R4.F0.B7496 R4.F0.B7495 R4.F0.B7494 R4.F0.B7493 R4.F0.B7492 R4.F0.B7491 R4.F0.B7490 R4.F0.B7489 R4.F0.B7488 R4.F0.B7521 R4.F0.B7520 R4.F0.B7519 R4.F0.B7518 R4.F0.B7517 R4.F0.B7516 R4.F0.B7515 R4.F0.B7514 R4.F0.B7513 R4.F0.B7512 R4.F0.B7511 R4.F0.B7510 R4.F0.B7509 R4.F0.B7508 R4.F0.B7507 R4.F0.B7506 R4.F0.B7539 R4.F0.B7538 R4.F0.B7537 R4.F0.B7536 R4.F0.B7535 R4.F0.B7534 R4.F0.B7533 R4.F0.B7532 R4.F0.B7531 R4.F0.B7530 R4.F0.B7529 R4.F0.B7528 R4.F0.B7527 R4.F0.B7526 R4.F0.B7525 R4.F0.B7524 R4.F0.B7557 R4.F0.B7556 R4.F0.B7555 R4.F0.B7554 R4.F0.B7553 R4.F0.B7552 R4.F0.B7551 R4.F0.B7550 R4.F0.B7549 R4.F0.B7548 R4.F0.B7547 R4.F0.B7546 R4.F0.B7545 R4.F0.B7544 R4.F0.B7543 R4.F0.B7542 R4.F0.B7575 R4.F0.B7574 R4.F0.B7573 R4.F0.B7572 R4.F0.B7571 R4.F0.B7570 R4.F0.B7569 R4.F0.B7568 R4.F0.B7567 R4.F0.B7566 R4.F0.B7565 R4.F0.B7564 R4.F0.B7563 R4.F0.B7562 R4.F0.B7561 R4.F0.B7560 R4.F0.B7593 R4.F0.B7592 R4.F0.B7591 R4.F0.B7590 R4.F0.B7589 R4.F0.B7588 R4.F0.B7587 R4.F0.B7586 R4.F0.B7585 R4.F0.B7584 R4.F0.B7583 R4.F0.B7582 R4.F0.B7581 R4.F0.B7580 R4.F0.B7579 R4.F0.B7578 R4.F0.B7611 R4.F0.B7610 R4.F0.B7609 R4.F0.B7608 R4.F0.B7607 R4.F0.B7606 R4.F0.B7605 R4.F0.B7604 R4.F0.B7603 R4.F0.B7602 R4.F0.B7601 R4.F0.B7600 R4.F0.B7599 R4.F0.B7598 R4.F0.B7597 R4.F0.B7596 R4.F0.B7629 R4.F0.B7628 R4.F0.B7627 R4.F0.B7626 R4.F0.B7625 R4.F0.B7624 R4.F0.B7623 R4.F0.B7622 R4.F0.B7621 R4.F0.B7620 R4.F0.B7619 R4.F0.B7618 R4.F0.B7617 R4.F0.B7616 R4.F0.B7615 R4.F0.B7614 R4.F0.B7647 R4.F0.B7646 R4.F0.B7645 R4.F0.B7644 R4.F0.B7643 R4.F0.B7642 R4.F0.B7641 R4.F0.B7640 R4.F0.B7639 R4.F0.B7638 R4.F0.B7637 R4.F0.B7636 R4.F0.B7635 R4.F0.B7634 R4.F0.B7633 R4.F0.B7632 R4.F0.B7665 R4.F0.B7664 R4.F0.B7663 R4.F0.B7662 R4.F0.B7661 R4.F0.B7660 R4.F0.B7659 R4.F0.B7658 R4.F0.B7657 R4.F0.B7656 R4.F0.B7655 R4.F0.B7654 R4.F0.B7653 R4.F0.B7652 R4.F0.B7651 R4.F0.B7650 R4.F0.B7683 R4.F0.B7682 R4.F0.B7681 R4.F0.B7680 R4.F0.B7679 R4.F0.B7678 R4.F0.B7677 R4.F0.B7676 R4.F0.B7675 R4.F0.B7674 R4.F0.B7673 R4.F0.B7672 R4.F0.B7671 R4.F0.B7670 R4.F0.B7669 R4.F0.B7668 R4.F0.B7701 R4.F0.B7700 R4.F0.B7699 R4.F0.B7698 R4.F0.B7697 R4.F0.B7696 R4.F0.B7695 R4.F0.B7694 R4.F0.B7693 R4.F0.B7692 R4.F0.B7691 R4.F0.B7690 R4.F0.B7689 R4.F0.B7688 R4.F0.B7687 R4.F0.B7686 R4.F0.B7719 R4.F0.B7718 R4.F0.B7717 R4.F0.B7716 R4.F0.B7715 R4.F0.B7714 R4.F0.B7713 R4.F0.B7712 R4.F0.B7711 R4.F0.B7710 R4.F0.B7709 R4.F0.B7708 R4.F0.B7707 R4.F0.B7706 R4.F0.B7705 R4.F0.B7704 R4.F0.B7737 R4.F0.B7736 R4.F0.B7735 R4.F0.B7734 R4.F0.B7733 R4.F0.B7732 R4.F0.B7731 R4.F0.B7730 R4.F0.B7729 R4.F0.B7728 R4.F0.B7727 R4.F0.B7726 R4.F0.B7725 R4.F0.B7724 R4.F0.B7723 R4.F0.B7722 R4.F0.B7755 R4.F0.B7754 R4.F0.B7753 R4.F0.B7752 R4.F0.B7751 R4.F0.B7750 R4.F0.B7749 R4.F0.B7748 R4.F0.B7747 R4.F0.B7746 R4.F0.B7745 R4.F0.B7744 R4.F0.B7743 R4.F0.B7742 R4.F0.B7741 R4.F0.B7740 R4.F0.B7773 R4.F0.B7772 R4.F0.B7771 R4.F0.B7770 R4.F0.B7769 R4.F0.B7768 R4.F0.B7767 R4.F0.B7766 R4.F0.B7765 R4.F0.B7764 R4.F0.B7763 R4.F0.B7762 R4.F0.B7761 R4.F0.B7760 R4.F0.B7759 R4.F0.B7758 R4.F0.B7791 R4.F0.B7790 R4.F0.B7789 R4.F0.B7788 R4.F0.B7787 R4.F0.B7786 R4.F0.B7785 R4.F0.B7784 R4.F0.B7783 R4.F0.B7782 R4.F0.B7781 R4.F0.B7780 R4.F0.B7779 R4.F0.B7778 R4.F0.B7777 R4.F0.B7776 R4.F0.B7809 R4.F0.B7808 R4.F0.B7807 R4.F0.B7806 R4.F0.B7805 R4.F0.B7804 R4.F0.B7803 R4.F0.B7802 R4.F0.B7801 R4.F0.B7800 R4.F0.B7799 R4.F0.B7798 R4.F0.B7797 R4.F0.B7796 R4.F0.B7795 R4.F0.B7794 R4.F0.B7827 R4.F0.B7826 R4.F0.B7825 R4.F0.B7824 R4.F0.B7823 R4.F0.B7822 R4.F0.B7821 R4.F0.B7820 R4.F0.B7819 R4.F0.B7818 R4.F0.B7817 R4.F0.B7816 R4.F0.B7815 R4.F0.B7814 R4.F0.B7813 R4.F0.B7812 R4.F0.B7845 R4.F0.B7844 R4.F0.B7843 R4.F0.B7842 R4.F0.B7841 R4.F0.B7840 R4.F0.B7839 R4.F0.B7838 R4.F0.B7837 R4.F0.B7836 R4.F0.B7835 R4.F0.B7834 R4.F0.B7833 R4.F0.B7832 R4.F0.B7831 R4.F0.B7830 R4.F0.B7863 R4.F0.B7862 R4.F0.B7861 R4.F0.B7860 R4.F0.B7859 R4.F0.B7858 R4.F0.B7857 R4.F0.B7856 R4.F0.B7855 R4.F0.B7854 R4.F0.B7853 R4.F0.B7852 R4.F0.B7851 R4.F0.B7850 R4.F0.B7849 R4.F0.B7848 R4.F0.B7881 R4.F0.B7880 R4.F0.B7879 R4.F0.B7878 R4.F0.B7877 R4.F0.B7876 R4.F0.B7875 R4.F0.B7874 R4.F0.B7873 R4.F0.B7872 R4.F0.B7871 R4.F0.B7870 R4.F0.B7869 R4.F0.B7868 R4.F0.B7867 R4.F0.B7866 R4.F0.B7899 R4.F0.B7898 R4.F0.B7897 R4.F0.B7896 R4.F0.B7895 R4.F0.B7894 R4.F0.B7893 R4.F0.B7892 R4.F0.B7891 R4.F0.B7890 R4.F0.B7889 R4.F0.B7888 R4.F0.B7887 R4.F0.B7886 R4.F0.B7885 R4.F0.B7884 R4.F0.B7917 R4.F0.B7916 R4.F0.B7915 R4.F0.B7914 R4.F0.B7913 R4.F0.B7912 R4.F0.B7911 R4.F0.B7910 R4.F0.B7909 R4.F0.B7908 R4.F0.B7907 R4.F0.B7906 R4.F0.B7905 R4.F0.B7904 R4.F0.B7903 R4.F0.B7902 R4.F0.B7935 R4.F0.B7934 R4.F0.B7933 R4.F0.B7932 R4.F0.B7931 R4.F0.B7930 R4.F0.B7929 R4.F0.B7928 R4.F0.B7927 R4.F0.B7926 R4.F0.B7925 R4.F0.B7924 R4.F0.B7923 R4.F0.B7922 R4.F0.B7921 R4.F0.B7920 R4.F0.B7953 R4.F0.B7952 R4.F0.B7951 R4.F0.B7950 R4.F0.B7949 R4.F0.B7948 R4.F0.B7947 R4.F0.B7946 R4.F0.B7945 R4.F0.B7944 R4.F0.B7943 R4.F0.B7942 R4.F0.B7941 R4.F0.B7940 R4.F0.B7939 R4.F0.B7938 R4.F0.B7971 R4.F0.B7970 R4.F0.B7969 R4.F0.B7968 R4.F0.B7967 R4.F0.B7966 R4.F0.B7965 R4.F0.B7964 R4.F0.B7963 R4.F0.B7962 R4.F0.B7961 R4.F0.B7960 R4.F0.B7959 R4.F0.B7958 R4.F0.B7957 R4.F0.B7956 R4.F0.B7989 R4.F0.B7988 R4.F0.B7987 R4.F0.B7986 R4.F0.B7985 R4.F0.B7984 R4.F0.B7983 R4.F0.B7982 R4.F0.B7981 R4.F0.B7980 R4.F0.B7979 R4.F0.B7978 R4.F0.B7977 R4.F0.B7976 R4.F0.B7975 R4.F0.B7974 R4.F0.B8007 R4.F0.B8006 R4.F0.B8005 R4.F0.B8004 R4.F0.B8003 R4.F0.B8002 R4.F0.B8001 R4.F0.B8000 R4.F0.B7999 R4.F0.B7998 R4.F0.B7997 R4.F0.B7996 R4.F0.B7995 R4.F0.B7994 R4.F0.B7993 R4.F0.B7992 R4.F0.B8025 R4.F0.B8024 R4.F0.B8023 R4.F0.B8022 R4.F0.B8021 R4.F0.B8020 R4.F0.B8019 R4.F0.B8018 R4.F0.B8017 R4.F0.B8016 R4.F0.B8015 R4.F0.B8014 R4.F0.B8013 R4.F0.B8012 R4.F0.B8011 R4.F0.B8010 R4.F0.B8043 R4.F0.B8042 R4.F0.B8041 R4.F0.B8040 R4.F0.B8039 R4.F0.B8038 R4.F0.B8037 R4.F0.B8036 R4.F0.B8035 R4.F0.B8034 R4.F0.B8033 R4.F0.B8032 R4.F0.B8031 R4.F0.B8030 R4.F0.B8029 R4.F0.B8028 R4.F0.B8061 R4.F0.B8060 R4.F0.B8059 R4.F0.B8058 R4.F0.B8057 R4.F0.B8056 R4.F0.B8055 R4.F0.B8054 R4.F0.B8053 R4.F0.B8052 R4.F0.B8051 R4.F0.B8050 R4.F0.B8049 R4.F0.B8048 R4.F0.B8047 R4.F0.B8046 R4.F0.B8079 R4.F0.B8078 R4.F0.B8077 R4.F0.B8076 R4.F0.B8075 R4.F0.B8074 R4.F0.B8073 R4.F0.B8072 R4.F0.B8071 R4.F0.B8070 R4.F0.B8069 R4.F0.B8068 R4.F0.B8067 R4.F0.B8066 R4.F0.B8065 R4.F0.B8064 R4.F0.B8097 R4.F0.B8096 R4.F0.B8095 R4.F0.B8094 R4.F0.B8093 R4.F0.B8092 R4.F0.B8091 R4.F0.B8090 R4.F0.B8089 R4.F0.B8088 R4.F0.B8087 R4.F0.B8086 R4.F0.B8085 R4.F0.B8084 R4.F0.B8083 R4.F0.B8082 R4.F0.B8115 R4.F0.B8114 R4.F0.B8113 R4.F0.B8112 R4.F0.B8111 R4.F0.B8110 R4.F0.B8109 R4.F0.B8108 R4.F0.B8107 R4.F0.B8106 R4.F0.B8105 R4.F0.B8104 R4.F0.B8103 R4.F0.B8102 R4.F0.B8101 R4.F0.B8100 R4.F0.B8133 R4.F0.B8132 R4.F0.B8131 R4.F0.B8130 R4.F0.B8129 R4.F0.B8128 R4.F0.B8127 R4.F0.B8126 R4.F0.B8125 R4.F0.B8124 R4.F0.B8123 R4.F0.B8122 R4.F0.B8121 R4.F0.B8120 R4.F0.B8119 R4.F0.B8118 R4.F0.B8151 R4.F0.B8150 R4.F0.B8149 R4.F0.B8148 R4.F0.B8147 R4.F0.B8146 R4.F0.B8145 R4.F0.B8144 R4.F0.B8143 R4.F0.B8142 R4.F0.B8141 R4.F0.B8140 R4.F0.B8139 R4.F0.B8138 R4.F0.B8137 R4.F0.B8136 R4.F0.B8169 R4.F0.B8168 R4.F0.B8167 R4.F0.B8166 R4.F0.B8165 R4.F0.B8164 R4.F0.B8163 R4.F0.B8162 R4.F0.B8161 R4.F0.B8160 R4.F0.B8159 R4.F0.B8158 R4.F0.B8157 R4.F0.B8156 R4.F0.B8155 R4.F0.B8154 R4.F0.B8187 R4.F0.B8186 R4.F0.B8185 R4.F0.B8184 R4.F0.B8183 R4.F0.B8182 R4.F0.B8181 R4.F0.B8180 R4.F0.B8179 R4.F0.B8178 R4.F0.B8177 R4.F0.B8176 R4.F0.B8175 R4.F0.B8174 R4.F0.B8173 R4.F0.B8172 R4.F0.B8205 R4.F0.B8204 R4.F0.B8203 R4.F0.B8202 R4.F0.B8201 R4.F0.B8200 R4.F0.B8199 R4.F0.B8198 R4.F0.B8197 R4.F0.B8196 R4.F0.B8195 R4.F0.B8194 R4.F0.B8193 R4.F0.B8192 R4.F0.B8191 R4.F0.B8190 R4.F0.B8223 R4.F0.B8222 R4.F0.B8221 R4.F0.B8220 R4.F0.B8219 R4.F0.B8218 R4.F0.B8217 R4.F0.B8216 R4.F0.B8215 R4.F0.B8214 R4.F0.B8213 R4.F0.B8212 R4.F0.B8211 R4.F0.B8210 R4.F0.B8209 R4.F0.B8208 R4.F0.B8241 R4.F0.B8240 R4.F0.B8239 R4.F0.B8238 R4.F0.B8237 R4.F0.B8236 R4.F0.B8235 R4.F0.B8234 R4.F0.B8233 R4.F0.B8232 R4.F0.B8231 R4.F0.B8230 R4.F0.B8229 R4.F0.B8228 R4.F0.B8227 R4.F0.B8226 R4.F0.B8259 R4.F0.B8258 R4.F0.B8257 R4.F0.B8256 R4.F0.B8255 R4.F0.B8254 R4.F0.B8253 R4.F0.B8252 R4.F0.B8251 R4.F0.B8250 R4.F0.B8249 R4.F0.B8248 R4.F0.B8247 R4.F0.B8246 R4.F0.B8245 R4.F0.B8244 R4.F0.B8277 R4.F0.B8276 R4.F0.B8275 R4.F0.B8274 R4.F0.B8273 R4.F0.B8272 R4.F0.B8271 R4.F0.B8270 R4.F0.B8269 R4.F0.B8268 R4.F0.B8267 R4.F0.B8266 R4.F0.B8265 R4.F0.B8264 R4.F0.B8263 R4.F0.B8262 R4.F0.B8295 R4.F0.B8294 R4.F0.B8293 R4.F0.B8292 R4.F0.B8291 R4.F0.B8290 R4.F0.B8289 R4.F0.B8288 R4.F0.B8287 R4.F0.B8286 R4.F0.B8285 R4.F0.B8284 R4.F0.B8283 R4.F0.B8282 R4.F0.B8281 R4.F0.B8280 R4.F0.B8313 R4.F0.B8312 R4.F0.B8311 R4.F0.B8310 R4.F0.B8309 R4.F0.B8308 R4.F0.B8307 R4.F0.B8306 R4.F0.B8305 R4.F0.B8304 R4.F0.B8303 R4.F0.B8302 R4.F0.B8301 R4.F0.B8300 R4.F0.B8299 R4.F0.B8298 R4.F0.B8331 R4.F0.B8330 R4.F0.B8329 R4.F0.B8328 R4.F0.B8327 R4.F0.B8326 R4.F0.B8325 R4.F0.B8324 R4.F0.B8323 R4.F0.B8322 R4.F0.B8321 R4.F0.B8320 R4.F0.B8319 R4.F0.B8318 R4.F0.B8317 R4.F0.B8316 R4.F0.B8349 R4.F0.B8348 R4.F0.B8347 R4.F0.B8346 R4.F0.B8345 R4.F0.B8344 R4.F0.B8343 R4.F0.B8342 R4.F0.B8341 R4.F0.B8340 R4.F0.B8339 R4.F0.B8338 R4.F0.B8337 R4.F0.B8336 R4.F0.B8335 R4.F0.B8334 R4.F0.B8367 R4.F0.B8366 R4.F0.B8365 R4.F0.B8364 R4.F0.B8363 R4.F0.B8362 R4.F0.B8361 R4.F0.B8360 R4.F0.B8359 R4.F0.B8358 R4.F0.B8357 R4.F0.B8356 R4.F0.B8355 R4.F0.B8354 R4.F0.B8353 R4.F0.B8352 R4.F0.B8385 R4.F0.B8384 R4.F0.B8383 R4.F0.B8382 R4.F0.B8381 R4.F0.B8380 R4.F0.B8379 R4.F0.B8378 R4.F0.B8377 R4.F0.B8376 R4.F0.B8375 R4.F0.B8374 R4.F0.B8373 R4.F0.B8372 R4.F0.B8371 R4.F0.B8370 R4.F0.B8403 R4.F0.B8402 R4.F0.B8401 R4.F0.B8400 R4.F0.B8399 R4.F0.B8398 R4.F0.B8397 R4.F0.B8396 R4.F0.B8395 R4.F0.B8394 R4.F0.B8393 R4.F0.B8392 R4.F0.B8391 R4.F0.B8390 R4.F0.B8389 R4.F0.B8388 R4.F0.B8421 R4.F0.B8420 R4.F0.B8419 R4.F0.B8418 R4.F0.B8417 R4.F0.B8416 R4.F0.B8415 R4.F0.B8414 R4.F0.B8413 R4.F0.B8412 R4.F0.B8411 R4.F0.B8410 R4.F0.B8409 R4.F0.B8408 R4.F0.B8407 R4.F0.B8406 R4.F0.B8439 R4.F0.B8438 R4.F0.B8437 R4.F0.B8436 R4.F0.B8435 R4.F0.B8434 R4.F0.B8433 R4.F0.B8432 R4.F0.B8431 R4.F0.B8430 R4.F0.B8429 R4.F0.B8428 R4.F0.B8427 R4.F0.B8426 R4.F0.B8425 R4.F0.B8424 R4.F0.B8457 R4.F0.B8456 R4.F0.B8455 R4.F0.B8454 R4.F0.B8453 R4.F0.B8452 R4.F0.B8451 R4.F0.B8450 R4.F0.B8449 R4.F0.B8448 R4.F0.B8447 R4.F0.B8446 R4.F0.B8445 R4.F0.B8444 R4.F0.B8443 R4.F0.B8442 R4.F0.B8475 R4.F0.B8474 R4.F0.B8473 R4.F0.B8472 R4.F0.B8471 R4.F0.B8470 R4.F0.B8469 R4.F0.B8468 R4.F0.B8467 R4.F0.B8466 R4.F0.B8465 R4.F0.B8464 R4.F0.B8463 R4.F0.B8462 R4.F0.B8461 R4.F0.B8460 R4.F0.B8493 R4.F0.B8492 R4.F0.B8491 R4.F0.B8490 R4.F0.B8489 R4.F0.B8488 R4.F0.B8487 R4.F0.B8486 R4.F0.B8485 R4.F0.B8484 R4.F0.B8483 R4.F0.B8482 R4.F0.B8481 R4.F0.B8480 R4.F0.B8479 R4.F0.B8478 R4.F0.B8511 R4.F0.B8510 R4.F0.B8509 R4.F0.B8508 R4.F0.B8507 R4.F0.B8506 R4.F0.B8505 R4.F0.B8504 R4.F0.B8503 R4.F0.B8502 R4.F0.B8501 R4.F0.B8500 R4.F0.B8499 R4.F0.B8498 R4.F0.B8497 R4.F0.B8496 R4.F0.B8529 R4.F0.B8528 R4.F0.B8527 R4.F0.B8526 R4.F0.B8525 R4.F0.B8524 R4.F0.B8523 R4.F0.B8522 R4.F0.B8521 R4.F0.B8520 R4.F0.B8519 R4.F0.B8518 R4.F0.B8517 R4.F0.B8516 R4.F0.B8515 R4.F0.B8514 R4.F0.B8547 R4.F0.B8546 R4.F0.B8545 R4.F0.B8544 R4.F0.B8543 R4.F0.B8542 R4.F0.B8541 R4.F0.B8540 R4.F0.B8539 R4.F0.B8538 R4.F0.B8537 R4.F0.B8536 R4.F0.B8535 R4.F0.B8534 R4.F0.B8533 R4.F0.B8532 R4.F0.B8565 R4.F0.B8564 R4.F0.B8563 R4.F0.B8562 R4.F0.B8561 R4.F0.B8560 R4.F0.B8559 R4.F0.B8558 R4.F0.B8557 R4.F0.B8556 R4.F0.B8555 R4.F0.B8554 R4.F0.B8553 R4.F0.B8552 R4.F0.B8551 R4.F0.B8550 R4.F0.B8583 R4.F0.B8582 R4.F0.B8581 R4.F0.B8580 R4.F0.B8579 R4.F0.B8578 R4.F0.B8577 R4.F0.B8576 R4.F0.B8575 R4.F0.B8574 R4.F0.B8573 R4.F0.B8572 R4.F0.B8571 R4.F0.B8570 R4.F0.B8569 R4.F0.B8568 R4.F0.B8601 R4.F0.B8600 R4.F0.B8599 R4.F0.B8598 R4.F0.B8597 R4.F0.B8596 R4.F0.B8595 R4.F0.B8594 R4.F0.B8593 R4.F0.B8592 R4.F0.B8591 R4.F0.B8590 R4.F0.B8589 R4.F0.B8588 R4.F0.B8587 R4.F0.B8586 R4.F0.B8619 R4.F0.B8618 R4.F0.B8617 R4.F0.B8616 R4.F0.B8615 R4.F0.B8614 R4.F0.B8613 R4.F0.B8612 R4.F0.B8611 R4.F0.B8610 R4.F0.B8609 R4.F0.B8608 R4.F0.B8607 R4.F0.B8606 R4.F0.B8605 R4.F0.B8604 R4.F0.B8637 R4.F0.B8636 R4.F0.B8635 R4.F0.B8634 R4.F0.B8633 R4.F0.B8632 R4.F0.B8631 R4.F0.B8630 R4.F0.B8629 R4.F0.B8628 R4.F0.B8627 R4.F0.B8626 R4.F0.B8625 R4.F0.B8624 R4.F0.B8623 R4.F0.B8622 R4.F0.B8655 R4.F0.B8654 R4.F0.B8653 R4.F0.B8652 R4.F0.B8651 R4.F0.B8650 R4.F0.B8649 R4.F0.B8648 R4.F0.B8647 R4.F0.B8646 R4.F0.B8645 R4.F0.B8644 R4.F0.B8643 R4.F0.B8642 R4.F0.B8641 R4.F0.B8640 R4.F0.B8673 R4.F0.B8672 R4.F0.B8671 R4.F0.B8670 R4.F0.B8669 R4.F0.B8668 R4.F0.B8667 R4.F0.B8666 R4.F0.B8665 R4.F0.B8664 R4.F0.B8663 R4.F0.B8662 R4.F0.B8661 R4.F0.B8660 R4.F0.B8659 R4.F0.B8658 R4.F0.B8691 R4.F0.B8690 R4.F0.B8689 R4.F0.B8688 R4.F0.B8687 R4.F0.B8686 R4.F0.B8685 R4.F0.B8684 R4.F0.B8683 R4.F0.B8682 R4.F0.B8681 R4.F0.B8680 R4.F0.B8679 R4.F0.B8678 R4.F0.B8677 R4.F0.B8676 R4.F0.B8709 R4.F0.B8708 R4.F0.B8707 R4.F0.B8706 R4.F0.B8705 R4.F0.B8704 R4.F0.B8703 R4.F0.B8702 R4.F0.B8701 R4.F0.B8700 R4.F0.B8699 R4.F0.B8698 R4.F0.B8697 R4.F0.B8696 R4.F0.B8695 R4.F0.B8694 R4.F0.B8727 R4.F0.B8726 R4.F0.B8725 R4.F0.B8724 R4.F0.B8723 R4.F0.B8722 R4.F0.B8721 R4.F0.B8720 R4.F0.B8719 R4.F0.B8718 R4.F0.B8717 R4.F0.B8716 R4.F0.B8715 R4.F0.B8714 R4.F0.B8713 R4.F0.B8712 R4.F0.B8745 R4.F0.B8744 R4.F0.B8743 R4.F0.B8742 R4.F0.B8741 R4.F0.B8740 R4.F0.B8739 R4.F0.B8738 R4.F0.B8737 R4.F0.B8736 R4.F0.B8735 R4.F0.B8734 R4.F0.B8733 R4.F0.B8732 R4.F0.B8731 R4.F0.B8730 R4.F0.B8763 R4.F0.B8762 R4.F0.B8761 R4.F0.B8760 R4.F0.B8759 R4.F0.B8758 R4.F0.B8757 R4.F0.B8756 R4.F0.B8755 R4.F0.B8754 R4.F0.B8753 R4.F0.B8752 R4.F0.B8751 R4.F0.B8750 R4.F0.B8749 R4.F0.B8748 R4.F0.B8781 R4.F0.B8780 R4.F0.B8779 R4.F0.B8778 R4.F0.B8777 R4.F0.B8776 R4.F0.B8775 R4.F0.B8774 R4.F0.B8773 R4.F0.B8772 R4.F0.B8771 R4.F0.B8770 R4.F0.B8769 R4.F0.B8768 R4.F0.B8767 R4.F0.B8766 R4.F0.B8799 R4.F0.B8798 R4.F0.B8797 R4.F0.B8796 R4.F0.B8795 R4.F0.B8794 R4.F0.B8793 R4.F0.B8792 R4.F0.B8791 R4.F0.B8790 R4.F0.B8789 R4.F0.B8788 R4.F0.B8787 R4.F0.B8786 R4.F0.B8785 R4.F0.B8784 R4.F0.B8817 R4.F0.B8816 R4.F0.B8815 R4.F0.B8814 R4.F0.B8813 R4.F0.B8812 R4.F0.B8811 R4.F0.B8810 R4.F0.B8809 R4.F0.B8808 R4.F0.B8807 R4.F0.B8806 R4.F0.B8805 R4.F0.B8804 R4.F0.B8803 R4.F0.B8802 R4.F0.B8835 R4.F0.B8834 R4.F0.B8833 R4.F0.B8832 R4.F0.B8831 R4.F0.B8830 R4.F0.B8829 R4.F0.B8828 R4.F0.B8827 R4.F0.B8826 R4.F0.B8825 R4.F0.B8824 R4.F0.B8823 R4.F0.B8822 R4.F0.B8821 R4.F0.B8820 R4.F0.B8853 R4.F0.B8852 R4.F0.B8851 R4.F0.B8850 R4.F0.B8849 R4.F0.B8848 R4.F0.B8847 R4.F0.B8846 R4.F0.B8845 R4.F0.B8844 R4.F0.B8843 R4.F0.B8842 R4.F0.B8841 R4.F0.B8840 R4.F0.B8839 R4.F0.B8838 R4.F0.B8871 R4.F0.B8870 R4.F0.B8869 R4.F0.B8868 R4.F0.B8867 R4.F0.B8866 R4.F0.B8865 R4.F0.B8864 R4.F0.B8863 R4.F0.B8862 R4.F0.B8861 R4.F0.B8860 R4.F0.B8859 R4.F0.B8858 R4.F0.B8857 R4.F0.B8856 R4.F0.B8889 R4.F0.B8888 R4.F0.B8887 R4.F0.B8886 R4.F0.B8885 R4.F0.B8884 R4.F0.B8883 R4.F0.B8882 R4.F0.B8881 R4.F0.B8880 R4.F0.B8879 R4.F0.B8878 R4.F0.B8877 R4.F0.B8876 R4.F0.B8875 R4.F0.B8874 R4.F0.B8907 R4.F0.B8906 R4.F0.B8905 R4.F0.B8904 R4.F0.B8903 R4.F0.B8902 R4.F0.B8901 R4.F0.B8900 R4.F0.B8899 R4.F0.B8898 R4.F0.B8897 R4.F0.B8896 R4.F0.B8895 R4.F0.B8894 R4.F0.B8893 R4.F0.B8892 R4.F0.B8925 R4.F0.B8924 R4.F0.B8923 R4.F0.B8922 R4.F0.B8921 R4.F0.B8920 R4.F0.B8919 R4.F0.B8918 R4.F0.B8917 R4.F0.B8916 R4.F0.B8915 R4.F0.B8914 R4.F0.B8913 R4.F0.B8912 R4.F0.B8911 R4.F0.B8910 R4.F0.B8943 R4.F0.B8942 R4.F0.B8941 R4.F0.B8940 R4.F0.B8939 R4.F0.B8938 R4.F0.B8937 R4.F0.B8936 R4.F0.B8935 R4.F0.B8934 R4.F0.B8933 R4.F0.B8932 R4.F0.B8931 R4.F0.B8930 R4.F0.B8929 R4.F0.B8928 R4.F0.B8961 R4.F0.B8960 R4.F0.B8959 R4.F0.B8958 R4.F0.B8957 R4.F0.B8956 R4.F0.B8955 R4.F0.B8954 R4.F0.B8953 R4.F0.B8952 R4.F0.B8951 R4.F0.B8950 R4.F0.B8949 R4.F0.B8948 R4.F0.B8947 R4.F0.B8946 R4.F0.B8979 R4.F0.B8978 R4.F0.B8977 R4.F0.B8976 R4.F0.B8975 R4.F0.B8974 R4.F0.B8973 R4.F0.B8972 R4.F0.B8971 R4.F0.B8970 R4.F0.B8969 R4.F0.B8968 R4.F0.B8967 R4.F0.B8966 R4.F0.B8965 R4.F0.B8964 R4.F0.B8997 R4.F0.B8996 R4.F0.B8995 R4.F0.B8994 R4.F0.B8993 R4.F0.B8992 R4.F0.B8991 R4.F0.B8990 R4.F0.B8989 R4.F0.B8988 R4.F0.B8987 R4.F0.B8986 R4.F0.B8985 R4.F0.B8984 R4.F0.B8983 R4.F0.B8982 R4.F0.B9015 R4.F0.B9014 R4.F0.B9013 R4.F0.B9012 R4.F0.B9011 R4.F0.B9010 R4.F0.B9009 R4.F0.B9008 R4.F0.B9007 R4.F0.B9006 R4.F0.B9005 R4.F0.B9004 R4.F0.B9003 R4.F0.B9002 R4.F0.B9001 R4.F0.B9000 R4.F0.B9033 R4.F0.B9032 R4.F0.B9031 R4.F0.B9030 R4.F0.B9029 R4.F0.B9028 R4.F0.B9027 R4.F0.B9026 R4.F0.B9025 R4.F0.B9024 R4.F0.B9023 R4.F0.B9022 R4.F0.B9021 R4.F0.B9020 R4.F0.B9019 R4.F0.B9018 R4.F0.B9051 R4.F0.B9050 R4.F0.B9049 R4.F0.B9048 R4.F0.B9047 R4.F0.B9046 R4.F0.B9045 R4.F0.B9044 R4.F0.B9043 R4.F0.B9042 R4.F0.B9041 R4.F0.B9040 R4.F0.B9039 R4.F0.B9038 R4.F0.B9037 R4.F0.B9036 R4.F0.B9069 R4.F0.B9068 R4.F0.B9067 R4.F0.B9066 R4.F0.B9065 R4.F0.B9064 R4.F0.B9063 R4.F0.B9062 R4.F0.B9061 R4.F0.B9060 R4.F0.B9059 R4.F0.B9058 R4.F0.B9057 R4.F0.B9056 R4.F0.B9055 R4.F0.B9054 R4.F0.B9087 R4.F0.B9086 R4.F0.B9085 R4.F0.B9084 R4.F0.B9083 R4.F0.B9082 R4.F0.B9081 R4.F0.B9080 R4.F0.B9079 R4.F0.B9078 R4.F0.B9077 R4.F0.B9076 R4.F0.B9075 R4.F0.B9074 R4.F0.B9073 R4.F0.B9072 R4.F0.B9105 R4.F0.B9104 R4.F0.B9103 R4.F0.B9102 R4.F0.B9101 R4.F0.B9100 R4.F0.B9099 R4.F0.B9098 R4.F0.B9097 R4.F0.B9096 R4.F0.B9095 R4.F0.B9094 R4.F0.B9093 R4.F0.B9092 R4.F0.B9091 R4.F0.B9090 R4.F0.B9123 R4.F0.B9122 R4.F0.B9121 R4.F0.B9120 R4.F0.B9119 R4.F0.B9118 R4.F0.B9117 R4.F0.B9116 R4.F0.B9115 R4.F0.B9114 R4.F0.B9113 R4.F0.B9112 R4.F0.B9111 R4.F0.B9110 R4.F0.B9109 R4.F0.B9108 R4.F0.B9141 R4.F0.B9140 R4.F0.B9139 R4.F0.B9138 R4.F0.B9137 R4.F0.B9136 R4.F0.B9135 R4.F0.B9134 R4.F0.B9133 R4.F0.B9132 R4.F0.B9131 R4.F0.B9130 R4.F0.B9129 R4.F0.B9128 R4.F0.B9127 R4.F0.B9126 R4.F0.B9159 R4.F0.B9158 R4.F0.B9157 R4.F0.B9156 R4.F0.B9155 R4.F0.B9154 R4.F0.B9153 R4.F0.B9152 R4.F0.B9151 R4.F0.B9150 R4.F0.B9149 R4.F0.B9148 R4.F0.B9147 R4.F0.B9146 R4.F0.B9145 R4.F0.B9144 R4.F0.B9177 R4.F0.B9176 R4.F0.B9175 R4.F0.B9174 R4.F0.B9173 R4.F0.B9172 R4.F0.B9171 R4.F0.B9170 R4.F0.B9169 R4.F0.B9168 R4.F0.B9167 R4.F0.B9166 R4.F0.B9165 R4.F0.B9164 R4.F0.B9163 R4.F0.B9162 R4.F0.B9195 R4.F0.B9194 R4.F0.B9193 R4.F0.B9192 R4.F0.B9191 R4.F0.B9190 R4.F0.B9189 R4.F0.B9188 R4.F0.B9187 R4.F0.B9186 R4.F0.B9185 R4.F0.B9184 R4.F0.B9183 R4.F0.B9182 R4.F0.B9181 R4.F0.B9180 R4.F0.B9213 R4.F0.B9212 R4.F0.B9211 R4.F0.B9210 R4.F0.B9209 R4.F0.B9208 R4.F0.B9207 R4.F0.B9206 R4.F0.B9205 R4.F0.B9204 R4.F0.B9203 R4.F0.B9202 R4.F0.B9201 R4.F0.B9200 R4.F0.B9199 R4.F0.B9198 R4.F0.B9231 R4.F0.B9230 R4.F0.B9229 R4.F0.B9228 R4.F0.B9227 R4.F0.B9226 R4.F0.B9225 R4.F0.B9224 R4.F0.B9223 R4.F0.B9222 R4.F0.B9221 R4.F0.B9220 R4.F0.B9219 R4.F0.B9218 R4.F0.B9217 R4.F0.B9216 R4.F0.B9249 R4.F0.B9248 R4.F0.B9247 R4.F0.B9246 R4.F0.B9245 R4.F0.B9244 R4.F0.B9243 R4.F0.B9242 R4.F0.B9241 R4.F0.B9240 R4.F0.B9239 R4.F0.B9238 R4.F0.B9237 R4.F0.B9236 R4.F0.B9235 R4.F0.B9234 R4.F0.B9267 R4.F0.B9266 R4.F0.B9265 R4.F0.B9264 R4.F0.B9263 R4.F0.B9262 R4.F0.B9261 R4.F0.B9260 R4.F0.B9259 R4.F0.B9258 R4.F0.B9257 R4.F0.B9256 R4.F0.B9255 R4.F0.B9254 R4.F0.B9253 R4.F0.B9252 R4.F0.B9285 R4.F0.B9284 R4.F0.B9283 R4.F0.B9282 R4.F0.B9281 R4.F0.B9280 R4.F0.B9279 R4.F0.B9278 R4.F0.B9277 R4.F0.B9276 R4.F0.B9275 R4.F0.B9274 R4.F0.B9273 R4.F0.B9272 R4.F0.B9271 R4.F0.B9270 R4.F0.B9303 R4.F0.B9302 R4.F0.B9301 R4.F0.B9300 R4.F0.B9299 R4.F0.B9298 R4.F0.B9297 R4.F0.B9296 R4.F0.B9295 R4.F0.B9294 R4.F0.B9293 R4.F0.B9292 R4.F0.B9291 R4.F0.B9290 R4.F0.B9289 R4.F0.B9288 R4.F0.B9321 R4.F0.B9320 R4.F0.B9319 R4.F0.B9318 R4.F0.B9317 R4.F0.B9316 R4.F0.B9315 R4.F0.B9314 R4.F0.B9313 R4.F0.B9312 R4.F0.B9311 R4.F0.B9310 R4.F0.B9309 R4.F0.B9308 R4.F0.B9307 R4.F0.B9306 R4.F0.B9339 R4.F0.B9338 R4.F0.B9337 R4.F0.B9336 R4.F0.B9335 R4.F0.B9334 R4.F0.B9333 R4.F0.B9332 R4.F0.B9331 R4.F0.B9330 R4.F0.B9329 R4.F0.B9328 R4.F0.B9327 R4.F0.B9326 R4.F0.B9325 R4.F0.B9324 R4.F0.B9357 R4.F0.B9356 R4.F0.B9355 R4.F0.B9354 R4.F0.B9353 R4.F0.B9352 R4.F0.B9351 R4.F0.B9350 R4.F0.B9349 R4.F0.B9348 R4.F0.B9347 R4.F0.B9346 R4.F0.B9345 R4.F0.B9344 R4.F0.B9343 R4.F0.B9342 inv 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM_H[1]:DATAP: R4.F0.B161 R4.F0.B160 R4.F0.B179 R4.F0.B178 R4.F0.B197 R4.F0.B196 R4.F0.B215 R4.F0.B214 R4.F0.B233 R4.F0.B232 R4.F0.B251 R4.F0.B250 R4.F0.B269 R4.F0.B268 R4.F0.B287 R4.F0.B286 R4.F0.B305 R4.F0.B304 R4.F0.B323 R4.F0.B322 R4.F0.B341 R4.F0.B340 R4.F0.B359 R4.F0.B358 R4.F0.B377 R4.F0.B376 R4.F0.B395 R4.F0.B394 R4.F0.B413 R4.F0.B412 R4.F0.B431 R4.F0.B430 R4.F0.B449 R4.F0.B448 R4.F0.B467 R4.F0.B466 R4.F0.B485 R4.F0.B484 R4.F0.B503 R4.F0.B502 R4.F0.B521 R4.F0.B520 R4.F0.B539 R4.F0.B538 R4.F0.B557 R4.F0.B556 R4.F0.B575 R4.F0.B574 R4.F0.B593 R4.F0.B592 R4.F0.B611 R4.F0.B610 R4.F0.B629 R4.F0.B628 R4.F0.B647 R4.F0.B646 R4.F0.B665 R4.F0.B664 R4.F0.B683 R4.F0.B682 R4.F0.B701 R4.F0.B700 R4.F0.B719 R4.F0.B718 R4.F0.B737 R4.F0.B736 R4.F0.B755 R4.F0.B754 R4.F0.B773 R4.F0.B772 R4.F0.B791 R4.F0.B790 R4.F0.B809 R4.F0.B808 R4.F0.B827 R4.F0.B826 R4.F0.B845 R4.F0.B844 R4.F0.B863 R4.F0.B862 R4.F0.B881 R4.F0.B880 R4.F0.B899 R4.F0.B898 R4.F0.B917 R4.F0.B916 R4.F0.B935 R4.F0.B934 R4.F0.B953 R4.F0.B952 R4.F0.B971 R4.F0.B970 R4.F0.B989 R4.F0.B988 R4.F0.B1007 R4.F0.B1006 R4.F0.B1025 R4.F0.B1024 R4.F0.B1043 R4.F0.B1042 R4.F0.B1061 R4.F0.B1060 R4.F0.B1079 R4.F0.B1078 R4.F0.B1097 R4.F0.B1096 R4.F0.B1115 R4.F0.B1114 R4.F0.B1133 R4.F0.B1132 R4.F0.B1151 R4.F0.B1150 R4.F0.B1169 R4.F0.B1168 R4.F0.B1187 R4.F0.B1186 R4.F0.B1205 R4.F0.B1204 R4.F0.B1223 R4.F0.B1222 R4.F0.B1241 R4.F0.B1240 R4.F0.B1259 R4.F0.B1258 R4.F0.B1277 R4.F0.B1276 R4.F0.B1295 R4.F0.B1294 R4.F0.B1313 R4.F0.B1312 R4.F0.B1331 R4.F0.B1330 R4.F0.B1349 R4.F0.B1348 R4.F0.B1367 R4.F0.B1366 R4.F0.B1385 R4.F0.B1384 R4.F0.B1403 R4.F0.B1402 R4.F0.B1421 R4.F0.B1420 R4.F0.B1439 R4.F0.B1438 R4.F0.B1457 R4.F0.B1456 R4.F0.B1475 R4.F0.B1474 R4.F0.B1493 R4.F0.B1492 R4.F0.B1511 R4.F0.B1510 R4.F0.B1529 R4.F0.B1528 R4.F0.B1547 R4.F0.B1546 R4.F0.B1565 R4.F0.B1564 R4.F0.B1583 R4.F0.B1582 R4.F0.B1601 R4.F0.B1600 R4.F0.B1619 R4.F0.B1618 R4.F0.B1637 R4.F0.B1636 R4.F0.B1655 R4.F0.B1654 R4.F0.B1673 R4.F0.B1672 R4.F0.B1691 R4.F0.B1690 R4.F0.B1709 R4.F0.B1708 R4.F0.B1727 R4.F0.B1726 R4.F0.B1745 R4.F0.B1744 R4.F0.B1763 R4.F0.B1762 R4.F0.B1781 R4.F0.B1780 R4.F0.B1799 R4.F0.B1798 R4.F0.B1817 R4.F0.B1816 R4.F0.B1835 R4.F0.B1834 R4.F0.B1853 R4.F0.B1852 R4.F0.B1871 R4.F0.B1870 R4.F0.B1889 R4.F0.B1888 R4.F0.B1907 R4.F0.B1906 R4.F0.B1925 R4.F0.B1924 R4.F0.B1943 R4.F0.B1942 R4.F0.B1961 R4.F0.B1960 R4.F0.B1979 R4.F0.B1978 R4.F0.B1997 R4.F0.B1996 R4.F0.B2015 R4.F0.B2014 R4.F0.B2033 R4.F0.B2032 R4.F0.B2051 R4.F0.B2050 R4.F0.B2069 R4.F0.B2068 R4.F0.B2087 R4.F0.B2086 R4.F0.B2105 R4.F0.B2104 R4.F0.B2123 R4.F0.B2122 R4.F0.B2141 R4.F0.B2140 R4.F0.B2159 R4.F0.B2158 R4.F0.B2177 R4.F0.B2176 R4.F0.B2195 R4.F0.B2194 R4.F0.B2213 R4.F0.B2212 R4.F0.B2231 R4.F0.B2230 R4.F0.B2249 R4.F0.B2248 R4.F0.B2267 R4.F0.B2266 R4.F0.B2285 R4.F0.B2284 R4.F0.B2303 R4.F0.B2302 R4.F0.B2321 R4.F0.B2320 R4.F0.B2339 R4.F0.B2338 R4.F0.B2357 R4.F0.B2356 R4.F0.B2375 R4.F0.B2374 R4.F0.B2393 R4.F0.B2392 R4.F0.B2411 R4.F0.B2410 R4.F0.B2429 R4.F0.B2428 R4.F0.B2447 R4.F0.B2446 R4.F0.B2465 R4.F0.B2464 R4.F0.B2483 R4.F0.B2482 R4.F0.B2501 R4.F0.B2500 R4.F0.B2519 R4.F0.B2518 R4.F0.B2537 R4.F0.B2536 R4.F0.B2555 R4.F0.B2554 R4.F0.B2573 R4.F0.B2572 R4.F0.B2591 R4.F0.B2590 R4.F0.B2609 R4.F0.B2608 R4.F0.B2627 R4.F0.B2626 R4.F0.B2645 R4.F0.B2644 R4.F0.B2663 R4.F0.B2662 R4.F0.B2681 R4.F0.B2680 R4.F0.B2699 R4.F0.B2698 R4.F0.B2717 R4.F0.B2716 R4.F0.B2735 R4.F0.B2734 R4.F0.B2753 R4.F0.B2752 R4.F0.B2771 R4.F0.B2770 R4.F0.B2789 R4.F0.B2788 R4.F0.B2807 R4.F0.B2806 R4.F0.B2825 R4.F0.B2824 R4.F0.B2843 R4.F0.B2842 R4.F0.B2861 R4.F0.B2860 R4.F0.B2879 R4.F0.B2878 R4.F0.B2897 R4.F0.B2896 R4.F0.B2915 R4.F0.B2914 R4.F0.B2933 R4.F0.B2932 R4.F0.B2951 R4.F0.B2950 R4.F0.B2969 R4.F0.B2968 R4.F0.B2987 R4.F0.B2986 R4.F0.B3005 R4.F0.B3004 R4.F0.B3023 R4.F0.B3022 R4.F0.B3041 R4.F0.B3040 R4.F0.B3059 R4.F0.B3058 R4.F0.B3077 R4.F0.B3076 R4.F0.B3095 R4.F0.B3094 R4.F0.B3113 R4.F0.B3112 R4.F0.B3131 R4.F0.B3130 R4.F0.B3149 R4.F0.B3148 R4.F0.B3167 R4.F0.B3166 R4.F0.B3185 R4.F0.B3184 R4.F0.B3203 R4.F0.B3202 R4.F0.B3221 R4.F0.B3220 R4.F0.B3239 R4.F0.B3238 R4.F0.B3257 R4.F0.B3256 R4.F0.B3275 R4.F0.B3274 R4.F0.B3293 R4.F0.B3292 R4.F0.B3311 R4.F0.B3310 R4.F0.B3329 R4.F0.B3328 R4.F0.B3347 R4.F0.B3346 R4.F0.B3365 R4.F0.B3364 R4.F0.B3383 R4.F0.B3382 R4.F0.B3401 R4.F0.B3400 R4.F0.B3419 R4.F0.B3418 R4.F0.B3437 R4.F0.B3436 R4.F0.B3455 R4.F0.B3454 R4.F0.B3473 R4.F0.B3472 R4.F0.B3491 R4.F0.B3490 R4.F0.B3509 R4.F0.B3508 R4.F0.B3527 R4.F0.B3526 R4.F0.B3545 R4.F0.B3544 R4.F0.B3563 R4.F0.B3562 R4.F0.B3581 R4.F0.B3580 R4.F0.B3599 R4.F0.B3598 R4.F0.B3617 R4.F0.B3616 R4.F0.B3635 R4.F0.B3634 R4.F0.B3653 R4.F0.B3652 R4.F0.B3671 R4.F0.B3670 R4.F0.B3689 R4.F0.B3688 R4.F0.B3707 R4.F0.B3706 R4.F0.B3725 R4.F0.B3724 R4.F0.B3743 R4.F0.B3742 R4.F0.B3761 R4.F0.B3760 R4.F0.B3779 R4.F0.B3778 R4.F0.B3797 R4.F0.B3796 R4.F0.B3815 R4.F0.B3814 R4.F0.B3833 R4.F0.B3832 R4.F0.B3851 R4.F0.B3850 R4.F0.B3869 R4.F0.B3868 R4.F0.B3887 R4.F0.B3886 R4.F0.B3905 R4.F0.B3904 R4.F0.B3923 R4.F0.B3922 R4.F0.B3941 R4.F0.B3940 R4.F0.B3959 R4.F0.B3958 R4.F0.B3977 R4.F0.B3976 R4.F0.B3995 R4.F0.B3994 R4.F0.B4013 R4.F0.B4012 R4.F0.B4031 R4.F0.B4030 R4.F0.B4049 R4.F0.B4048 R4.F0.B4067 R4.F0.B4066 R4.F0.B4085 R4.F0.B4084 R4.F0.B4103 R4.F0.B4102 R4.F0.B4121 R4.F0.B4120 R4.F0.B4139 R4.F0.B4138 R4.F0.B4157 R4.F0.B4156 R4.F0.B4175 R4.F0.B4174 R4.F0.B4193 R4.F0.B4192 R4.F0.B4211 R4.F0.B4210 R4.F0.B4229 R4.F0.B4228 R4.F0.B4247 R4.F0.B4246 R4.F0.B4265 R4.F0.B4264 R4.F0.B4283 R4.F0.B4282 R4.F0.B4301 R4.F0.B4300 R4.F0.B4319 R4.F0.B4318 R4.F0.B4337 R4.F0.B4336 R4.F0.B4355 R4.F0.B4354 R4.F0.B4373 R4.F0.B4372 R4.F0.B4391 R4.F0.B4390 R4.F0.B4409 R4.F0.B4408 R4.F0.B4427 R4.F0.B4426 R4.F0.B4445 R4.F0.B4444 R4.F0.B4463 R4.F0.B4462 R4.F0.B4481 R4.F0.B4480 R4.F0.B4499 R4.F0.B4498 R4.F0.B4517 R4.F0.B4516 R4.F0.B4535 R4.F0.B4534 R4.F0.B4553 R4.F0.B4552 R4.F0.B4571 R4.F0.B4570 R4.F0.B4589 R4.F0.B4588 R4.F0.B4607 R4.F0.B4606 R4.F0.B4625 R4.F0.B4624 R4.F0.B4643 R4.F0.B4642 R4.F0.B4661 R4.F0.B4660 R4.F0.B4679 R4.F0.B4678 R4.F0.B4697 R4.F0.B4696 R4.F0.B4715 R4.F0.B4714 R4.F0.B4733 R4.F0.B4732 R4.F0.B4751 R4.F0.B4750 R4.F0.B4769 R4.F0.B4768 R4.F0.B4787 R4.F0.B4786 R4.F0.B4805 R4.F0.B4804 R4.F0.B4823 R4.F0.B4822 R4.F0.B4841 R4.F0.B4840 R4.F0.B4859 R4.F0.B4858 R4.F0.B4877 R4.F0.B4876 R4.F0.B4895 R4.F0.B4894 R4.F0.B4913 R4.F0.B4912 R4.F0.B4931 R4.F0.B4930 R4.F0.B4949 R4.F0.B4948 R4.F0.B4967 R4.F0.B4966 R4.F0.B4985 R4.F0.B4984 R4.F0.B5003 R4.F0.B5002 R4.F0.B5021 R4.F0.B5020 R4.F0.B5039 R4.F0.B5038 R4.F0.B5057 R4.F0.B5056 R4.F0.B5075 R4.F0.B5074 R4.F0.B5093 R4.F0.B5092 R4.F0.B5111 R4.F0.B5110 R4.F0.B5129 R4.F0.B5128 R4.F0.B5147 R4.F0.B5146 R4.F0.B5165 R4.F0.B5164 R4.F0.B5183 R4.F0.B5182 R4.F0.B5201 R4.F0.B5200 R4.F0.B5219 R4.F0.B5218 R4.F0.B5237 R4.F0.B5236 R4.F0.B5255 R4.F0.B5254 R4.F0.B5273 R4.F0.B5272 R4.F0.B5291 R4.F0.B5290 R4.F0.B5309 R4.F0.B5308 R4.F0.B5327 R4.F0.B5326 R4.F0.B5345 R4.F0.B5344 R4.F0.B5363 R4.F0.B5362 R4.F0.B5381 R4.F0.B5380 R4.F0.B5399 R4.F0.B5398 R4.F0.B5417 R4.F0.B5416 R4.F0.B5435 R4.F0.B5434 R4.F0.B5453 R4.F0.B5452 R4.F0.B5471 R4.F0.B5470 R4.F0.B5489 R4.F0.B5488 R4.F0.B5507 R4.F0.B5506 R4.F0.B5525 R4.F0.B5524 R4.F0.B5543 R4.F0.B5542 R4.F0.B5561 R4.F0.B5560 R4.F0.B5579 R4.F0.B5578 R4.F0.B5597 R4.F0.B5596 R4.F0.B5615 R4.F0.B5614 R4.F0.B5633 R4.F0.B5632 R4.F0.B5651 R4.F0.B5650 R4.F0.B5669 R4.F0.B5668 R4.F0.B5687 R4.F0.B5686 R4.F0.B5705 R4.F0.B5704 R4.F0.B5723 R4.F0.B5722 R4.F0.B5741 R4.F0.B5740 R4.F0.B5759 R4.F0.B5758 R4.F0.B5777 R4.F0.B5776 R4.F0.B5795 R4.F0.B5794 R4.F0.B5813 R4.F0.B5812 R4.F0.B5831 R4.F0.B5830 R4.F0.B5849 R4.F0.B5848 R4.F0.B5867 R4.F0.B5866 R4.F0.B5885 R4.F0.B5884 R4.F0.B5903 R4.F0.B5902 R4.F0.B5921 R4.F0.B5920 R4.F0.B5939 R4.F0.B5938 R4.F0.B5957 R4.F0.B5956 R4.F0.B5975 R4.F0.B5974 R4.F0.B5993 R4.F0.B5992 R4.F0.B6011 R4.F0.B6010 R4.F0.B6029 R4.F0.B6028 R4.F0.B6047 R4.F0.B6046 R4.F0.B6065 R4.F0.B6064 R4.F0.B6083 R4.F0.B6082 R4.F0.B6101 R4.F0.B6100 R4.F0.B6119 R4.F0.B6118 R4.F0.B6137 R4.F0.B6136 R4.F0.B6155 R4.F0.B6154 R4.F0.B6173 R4.F0.B6172 R4.F0.B6191 R4.F0.B6190 R4.F0.B6209 R4.F0.B6208 R4.F0.B6227 R4.F0.B6226 R4.F0.B6245 R4.F0.B6244 R4.F0.B6263 R4.F0.B6262 R4.F0.B6281 R4.F0.B6280 R4.F0.B6299 R4.F0.B6298 R4.F0.B6317 R4.F0.B6316 R4.F0.B6335 R4.F0.B6334 R4.F0.B6353 R4.F0.B6352 R4.F0.B6371 R4.F0.B6370 R4.F0.B6389 R4.F0.B6388 R4.F0.B6407 R4.F0.B6406 R4.F0.B6425 R4.F0.B6424 R4.F0.B6443 R4.F0.B6442 R4.F0.B6461 R4.F0.B6460 R4.F0.B6479 R4.F0.B6478 R4.F0.B6497 R4.F0.B6496 R4.F0.B6515 R4.F0.B6514 R4.F0.B6533 R4.F0.B6532 R4.F0.B6551 R4.F0.B6550 R4.F0.B6569 R4.F0.B6568 R4.F0.B6587 R4.F0.B6586 R4.F0.B6605 R4.F0.B6604 R4.F0.B6623 R4.F0.B6622 R4.F0.B6641 R4.F0.B6640 R4.F0.B6659 R4.F0.B6658 R4.F0.B6677 R4.F0.B6676 R4.F0.B6695 R4.F0.B6694 R4.F0.B6713 R4.F0.B6712 R4.F0.B6731 R4.F0.B6730 R4.F0.B6749 R4.F0.B6748 R4.F0.B6767 R4.F0.B6766 R4.F0.B6785 R4.F0.B6784 R4.F0.B6803 R4.F0.B6802 R4.F0.B6821 R4.F0.B6820 R4.F0.B6839 R4.F0.B6838 R4.F0.B6857 R4.F0.B6856 R4.F0.B6875 R4.F0.B6874 R4.F0.B6893 R4.F0.B6892 R4.F0.B6911 R4.F0.B6910 R4.F0.B6929 R4.F0.B6928 R4.F0.B6947 R4.F0.B6946 R4.F0.B6965 R4.F0.B6964 R4.F0.B6983 R4.F0.B6982 R4.F0.B7001 R4.F0.B7000 R4.F0.B7019 R4.F0.B7018 R4.F0.B7037 R4.F0.B7036 R4.F0.B7055 R4.F0.B7054 R4.F0.B7073 R4.F0.B7072 R4.F0.B7091 R4.F0.B7090 R4.F0.B7109 R4.F0.B7108 R4.F0.B7127 R4.F0.B7126 R4.F0.B7145 R4.F0.B7144 R4.F0.B7163 R4.F0.B7162 R4.F0.B7181 R4.F0.B7180 R4.F0.B7199 R4.F0.B7198 R4.F0.B7217 R4.F0.B7216 R4.F0.B7235 R4.F0.B7234 R4.F0.B7253 R4.F0.B7252 R4.F0.B7271 R4.F0.B7270 R4.F0.B7289 R4.F0.B7288 R4.F0.B7307 R4.F0.B7306 R4.F0.B7325 R4.F0.B7324 R4.F0.B7343 R4.F0.B7342 R4.F0.B7361 R4.F0.B7360 R4.F0.B7379 R4.F0.B7378 R4.F0.B7397 R4.F0.B7396 R4.F0.B7415 R4.F0.B7414 R4.F0.B7433 R4.F0.B7432 R4.F0.B7451 R4.F0.B7450 R4.F0.B7469 R4.F0.B7468 R4.F0.B7487 R4.F0.B7486 R4.F0.B7505 R4.F0.B7504 R4.F0.B7523 R4.F0.B7522 R4.F0.B7541 R4.F0.B7540 R4.F0.B7559 R4.F0.B7558 R4.F0.B7577 R4.F0.B7576 R4.F0.B7595 R4.F0.B7594 R4.F0.B7613 R4.F0.B7612 R4.F0.B7631 R4.F0.B7630 R4.F0.B7649 R4.F0.B7648 R4.F0.B7667 R4.F0.B7666 R4.F0.B7685 R4.F0.B7684 R4.F0.B7703 R4.F0.B7702 R4.F0.B7721 R4.F0.B7720 R4.F0.B7739 R4.F0.B7738 R4.F0.B7757 R4.F0.B7756 R4.F0.B7775 R4.F0.B7774 R4.F0.B7793 R4.F0.B7792 R4.F0.B7811 R4.F0.B7810 R4.F0.B7829 R4.F0.B7828 R4.F0.B7847 R4.F0.B7846 R4.F0.B7865 R4.F0.B7864 R4.F0.B7883 R4.F0.B7882 R4.F0.B7901 R4.F0.B7900 R4.F0.B7919 R4.F0.B7918 R4.F0.B7937 R4.F0.B7936 R4.F0.B7955 R4.F0.B7954 R4.F0.B7973 R4.F0.B7972 R4.F0.B7991 R4.F0.B7990 R4.F0.B8009 R4.F0.B8008 R4.F0.B8027 R4.F0.B8026 R4.F0.B8045 R4.F0.B8044 R4.F0.B8063 R4.F0.B8062 R4.F0.B8081 R4.F0.B8080 R4.F0.B8099 R4.F0.B8098 R4.F0.B8117 R4.F0.B8116 R4.F0.B8135 R4.F0.B8134 R4.F0.B8153 R4.F0.B8152 R4.F0.B8171 R4.F0.B8170 R4.F0.B8189 R4.F0.B8188 R4.F0.B8207 R4.F0.B8206 R4.F0.B8225 R4.F0.B8224 R4.F0.B8243 R4.F0.B8242 R4.F0.B8261 R4.F0.B8260 R4.F0.B8279 R4.F0.B8278 R4.F0.B8297 R4.F0.B8296 R4.F0.B8315 R4.F0.B8314 R4.F0.B8333 R4.F0.B8332 R4.F0.B8351 R4.F0.B8350 R4.F0.B8369 R4.F0.B8368 R4.F0.B8387 R4.F0.B8386 R4.F0.B8405 R4.F0.B8404 R4.F0.B8423 R4.F0.B8422 R4.F0.B8441 R4.F0.B8440 R4.F0.B8459 R4.F0.B8458 R4.F0.B8477 R4.F0.B8476 R4.F0.B8495 R4.F0.B8494 R4.F0.B8513 R4.F0.B8512 R4.F0.B8531 R4.F0.B8530 R4.F0.B8549 R4.F0.B8548 R4.F0.B8567 R4.F0.B8566 R4.F0.B8585 R4.F0.B8584 R4.F0.B8603 R4.F0.B8602 R4.F0.B8621 R4.F0.B8620 R4.F0.B8639 R4.F0.B8638 R4.F0.B8657 R4.F0.B8656 R4.F0.B8675 R4.F0.B8674 R4.F0.B8693 R4.F0.B8692 R4.F0.B8711 R4.F0.B8710 R4.F0.B8729 R4.F0.B8728 R4.F0.B8747 R4.F0.B8746 R4.F0.B8765 R4.F0.B8764 R4.F0.B8783 R4.F0.B8782 R4.F0.B8801 R4.F0.B8800 R4.F0.B8819 R4.F0.B8818 R4.F0.B8837 R4.F0.B8836 R4.F0.B8855 R4.F0.B8854 R4.F0.B8873 R4.F0.B8872 R4.F0.B8891 R4.F0.B8890 R4.F0.B8909 R4.F0.B8908 R4.F0.B8927 R4.F0.B8926 R4.F0.B8945 R4.F0.B8944 R4.F0.B8963 R4.F0.B8962 R4.F0.B8981 R4.F0.B8980 R4.F0.B8999 R4.F0.B8998 R4.F0.B9017 R4.F0.B9016 R4.F0.B9035 R4.F0.B9034 R4.F0.B9053 R4.F0.B9052 R4.F0.B9071 R4.F0.B9070 R4.F0.B9089 R4.F0.B9088 R4.F0.B9107 R4.F0.B9106 R4.F0.B9125 R4.F0.B9124 R4.F0.B9143 R4.F0.B9142 R4.F0.B9161 R4.F0.B9160 R4.F0.B9179 R4.F0.B9178 R4.F0.B9197 R4.F0.B9196 R4.F0.B9215 R4.F0.B9214 R4.F0.B9233 R4.F0.B9232 R4.F0.B9251 R4.F0.B9250 R4.F0.B9269 R4.F0.B9268 R4.F0.B9287 R4.F0.B9286 R4.F0.B9305 R4.F0.B9304 R4.F0.B9323 R4.F0.B9322 R4.F0.B9341 R4.F0.B9340 R4.F0.B9359 R4.F0.B9358 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM_H[1]:DATA_WIDTH_A: R3.F24.B51 R3.F24.B53 R3.F24.B55
		111: 0
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM_H[1]:DATA_WIDTH_B: R3.F24.B52 R3.F24.B56 R3.F24.B54
		111: 0
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM_H[1]:DDEL_A: R2.F24.B39 R2.F24.B37 R2.F24.B36 inv 000
	BRAM_H[1]:DDEL_B: R3.F24.B39 R3.F24.B40 R3.F24.B41 inv 000
	BRAM_H[1]:DOA_REG: R3.F24.B45
		0: 0
		1: 1
	BRAM_H[1]:DOB_REG: R3.F24.B46
		0: 0
		1: 1
	BRAM_H[1]:ENWEAKWRITEA: R3.F23.B55 inv 0
	BRAM_H[1]:ENWEAKWRITEB: R3.F23.B46 inv 0
	BRAM_H[1]:EN_RSTRAM_A: R3.F24.B38 inv 0
	BRAM_H[1]:EN_RSTRAM_B: R2.F24.B41 inv 0
	BRAM_H[1]:INIT_A: R3.F22.B36 R2.F22.B28 R3.F22.B60 R3.F22.B54 R3.F22.B48 R3.F22.B41 R3.F22.B30 R3.F22.B23 R3.F22.B17 R3.F22.B12 R2.F22.B52 R2.F22.B46 R2.F22.B40 R2.F22.B33 R2.F22.B22 R2.F22.B15 R2.F22.B9 R2.F22.B4 inv 000000000000000000
	BRAM_H[1]:INIT_B: R3.F22.B39 R2.F22.B31 R3.F22.B63 R3.F22.B57 R3.F22.B51 R3.F22.B45 R3.F22.B33 R3.F22.B26 R3.F22.B21 R3.F22.B15 R2.F22.B54 R2.F22.B48 R2.F22.B43 R2.F22.B37 R2.F22.B24 R2.F22.B18 R2.F22.B12 R2.F22.B7 inv 000000000000000000
	BRAM_H[1]:INV.CLKAWRCLK: R3.F23.B58 inv 1
	BRAM_H[1]:INV.CLKBRDCLK: R3.F23.B56 inv 1
	BRAM_H[1]:INV.ENAWREN: R2.F24.B32 inv 1
	BRAM_H[1]:INV.ENBRDEN: R2.F24.B31 inv 1
	BRAM_H[1]:INV.REGCEA: R3.F23.B61 inv 1
	BRAM_H[1]:INV.REGCEBREGCE: R3.F23.B51 inv 1
	BRAM_H[1]:INV.RSTA: R3.F23.B59 inv 0
	BRAM_H[1]:INV.RSTBRST: R3.F23.B53 inv 1
	BRAM_H[1]:INV.WEAWEL0: R3.F23.B62 inv 1
	BRAM_H[1]:INV.WEAWEL1: R3.F23.B60 inv 1
	BRAM_H[1]:INV.WEBWEU0: R3.F23.B52 inv 1
	BRAM_H[1]:INV.WEBWEU1: R3.F23.B54 inv 1
	BRAM_H[1]:MODE: R3.F23.B49
		1: RAMB16BWER
		0: RAMB8BWER
	BRAM_H[1]:RAM_MODE: R3.F23.B47 R3.F23.B48
		10: SDP
		00: SP
		01: TDP
	BRAM_H[1]:RSTTYPE: R3.F24.B48 R3.F24.B47
		11: ASYNC
		00: SYNC
	BRAM_H[1]:RST_PRIORITY_A: R3.F24.B49
		1: CE
		0: SR
	BRAM_H[1]:RST_PRIORITY_B: R3.F24.B50
		1: CE
		0: SR
	BRAM_H[1]:SRVAL_A: R3.F22.B34 R2.F22.B26 R3.F22.B58 R3.F22.B52 R3.F22.B46 R3.F22.B40 R3.F22.B28 R3.F22.B22 R3.F22.B16 R3.F22.B10 R2.F22.B50 R2.F22.B44 R2.F22.B38 R2.F22.B32 R2.F22.B20 R2.F22.B14 R2.F22.B8 R2.F22.B1 inv 000000000000000000
	BRAM_H[1]:SRVAL_B: R3.F22.B37 R2.F22.B29 R3.F22.B61 R3.F22.B55 R3.F22.B49 R3.F22.B43 R3.F22.B31 R3.F22.B24 R3.F22.B18 R3.F22.B13 R2.F22.B53 R2.F22.B47 R2.F22.B41 R2.F22.B34 R2.F22.B23 R2.F22.B16 R2.F22.B10 R2.F22.B5 inv 000000000000000000
	BRAM_H[1]:WDEL_A: R2.F24.B34 R2.F24.B40 R2.F24.B35 inv 100
	BRAM_H[1]:WDEL_B: R3.F24.B43 R3.F24.B37 R3.F24.B42 inv 100
	BRAM_H[1]:WEAKWRITEVALA: R3.F23.B50 inv 0
	BRAM_H[1]:WEAKWRITEVALB: R3.F23.B45 inv 0
	BRAM_H[1]:WRITE_MODE_A: R3.F24.B57 R3.F24.B59
		10: NO_CHANGE
		01: READ_FIRST
		00: WRITE_FIRST
	BRAM_H[1]:WRITE_MODE_B: R3.F24.B58 R3.F24.B60
		10: NO_CHANGE
		01: READ_FIRST
		00: WRITE_FIRST
}

bstile CLEXL {
	SLICE[0]:A5FFSRINIT: R0.F20.B16 inv 0
	SLICE[0]:A6LUT: R0.F23.B26 R0.F23.B27 R0.F24.B26 R0.F24.B27 R0.F23.B24 R0.F23.B25 R0.F24.B24 R0.F24.B25 R0.F23.B28 R0.F23.B29 R0.F24.B28 R0.F24.B29 R0.F23.B30 R0.F23.B31 R0.F24.B30 R0.F24.B31 R0.F23.B18 R0.F23.B19 R0.F24.B18 R0.F24.B19 R0.F23.B16 R0.F23.B17 R0.F24.B16 R0.F24.B17 R0.F23.B20 R0.F23.B21 R0.F24.B20 R0.F24.B21 R0.F23.B22 R0.F23.B23 R0.F24.B22 R0.F24.B23 R0.F23.B10 R0.F23.B11 R0.F24.B10 R0.F24.B11 R0.F23.B8 R0.F23.B9 R0.F24.B8 R0.F24.B9 R0.F23.B12 R0.F23.B13 R0.F24.B12 R0.F24.B13 R0.F23.B14 R0.F23.B15 R0.F24.B14 R0.F24.B15 R0.F23.B2 R0.F23.B3 R0.F24.B2 R0.F24.B3 R0.F23.B0 R0.F23.B1 R0.F24.B0 R0.F24.B1 R0.F23.B4 R0.F23.B5 R0.F24.B4 R0.F24.B5 R0.F23.B6 R0.F23.B7 R0.F24.B6 R0.F24.B7 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[0]:ACY0: R0.F25.B9
		0: AX
		1: O5
	SLICE[0]:AFFMUX: R0.F25.B5 R0.F25.B6 R0.F25.B7 R0.F25.B4
		1010: AX
		0111: CY
		1011: F7
		0001: O5
		0000: O6
		0110: XOR
	SLICE[0]:AFFSRINIT: R0.F25.B8 inv 0
	SLICE[0]:AOUTMUX: R0.F25.B2 R0.F25.B3 R0.F25.B1 R0.F25.B0
		0100: A5Q
		1010: CY
		1100: F7
		0000: NONE
		1001: O5
		0001: O6
		0010: XOR
	SLICE[0]:B5FFSRINIT: R0.F20.B23 inv 0
	SLICE[0]:B6LUT: R0.F21.B5 R0.F21.B4 R0.F22.B5 R0.F22.B4 R0.F21.B7 R0.F21.B6 R0.F22.B7 R0.F22.B6 R0.F21.B3 R0.F21.B2 R0.F22.B3 R0.F22.B2 R0.F21.B1 R0.F21.B0 R0.F22.B1 R0.F22.B0 R0.F21.B13 R0.F21.B12 R0.F22.B13 R0.F22.B12 R0.F21.B15 R0.F21.B14 R0.F22.B15 R0.F22.B14 R0.F21.B11 R0.F21.B10 R0.F22.B11 R0.F22.B10 R0.F21.B9 R0.F21.B8 R0.F22.B9 R0.F22.B8 R0.F21.B21 R0.F21.B20 R0.F22.B21 R0.F22.B20 R0.F21.B23 R0.F21.B22 R0.F22.B23 R0.F22.B22 R0.F21.B19 R0.F21.B18 R0.F22.B19 R0.F22.B18 R0.F21.B17 R0.F21.B16 R0.F22.B17 R0.F22.B16 R0.F21.B29 R0.F21.B28 R0.F22.B29 R0.F22.B28 R0.F21.B31 R0.F21.B30 R0.F22.B31 R0.F22.B30 R0.F21.B27 R0.F21.B26 R0.F22.B27 R0.F22.B26 R0.F21.B25 R0.F21.B24 R0.F22.B25 R0.F22.B24 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[0]:BCY0: R0.F25.B15
		0: BX
		1: O5
	SLICE[0]:BFFMUX: R0.F25.B24 R0.F25.B27 R0.F25.B26 R0.F25.B25
		1010: BX
		0111: CY
		1011: F8
		0001: O5
		0000: O6
		0110: XOR
	SLICE[0]:BFFSRINIT: R0.F25.B10 inv 0
	SLICE[0]:BOUTMUX: R0.F25.B23 R0.F25.B22 R0.F25.B21 R0.F25.B20
		0100: B5Q
		1010: CY
		1100: F8
		0000: NONE
		1001: O5
		0001: O6
		0010: XOR
	SLICE[0]:C5FFSRINIT: R0.F20.B42 inv 0
	SLICE[0]:C6LUT: R0.F23.B58 R0.F23.B59 R0.F24.B58 R0.F24.B59 R0.F23.B56 R0.F23.B57 R0.F24.B56 R0.F24.B57 R0.F23.B60 R0.F23.B61 R0.F24.B60 R0.F24.B61 R0.F23.B62 R0.F23.B63 R0.F24.B62 R0.F24.B63 R0.F23.B50 R0.F23.B51 R0.F24.B50 R0.F24.B51 R0.F23.B48 R0.F23.B49 R0.F24.B48 R0.F24.B49 R0.F23.B52 R0.F23.B53 R0.F24.B52 R0.F24.B53 R0.F23.B54 R0.F23.B55 R0.F24.B54 R0.F24.B55 R0.F23.B42 R0.F23.B43 R0.F24.B42 R0.F24.B43 R0.F23.B40 R0.F23.B41 R0.F24.B40 R0.F24.B41 R0.F23.B44 R0.F23.B45 R0.F24.B44 R0.F24.B45 R0.F23.B46 R0.F23.B47 R0.F24.B46 R0.F24.B47 R0.F23.B34 R0.F23.B35 R0.F24.B34 R0.F24.B35 R0.F23.B32 R0.F23.B33 R0.F24.B32 R0.F24.B33 R0.F23.B36 R0.F23.B37 R0.F24.B36 R0.F24.B37 R0.F23.B38 R0.F23.B39 R0.F24.B38 R0.F24.B39 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[0]:CCY0: R0.F25.B49
		0: CX
		1: O5
	SLICE[0]:CFFMUX: R0.F25.B43 R0.F25.B40 R0.F25.B41 R0.F25.B42
		1010: CX
		0111: CY
		1011: F7
		0001: O5
		0000: O6
		0110: XOR
	SLICE[0]:CFFSRINIT: R0.F25.B51 inv 0
	SLICE[0]:COUTMUX: R0.F25.B44 R0.F25.B45 R0.F25.B47 R0.F25.B46
		0100: C5Q
		1010: CY
		1100: F7
		0000: NONE
		1001: O5
		0001: O6
		0010: XOR
	SLICE[0]:CYINIT: R0.F25.B12
		1: CIN
		0: PRECYINIT
	SLICE[0]:D5FFSRINIT: R0.F20.B47 inv 0
	SLICE[0]:D6LUT: R0.F21.B37 R0.F21.B36 R0.F22.B37 R0.F22.B36 R0.F21.B39 R0.F21.B38 R0.F22.B39 R0.F22.B38 R0.F21.B35 R0.F21.B34 R0.F22.B35 R0.F22.B34 R0.F21.B33 R0.F21.B32 R0.F22.B33 R0.F22.B32 R0.F21.B45 R0.F21.B44 R0.F22.B45 R0.F22.B44 R0.F21.B47 R0.F21.B46 R0.F22.B47 R0.F22.B46 R0.F21.B43 R0.F21.B42 R0.F22.B43 R0.F22.B42 R0.F21.B41 R0.F21.B40 R0.F22.B41 R0.F22.B40 R0.F21.B53 R0.F21.B52 R0.F22.B53 R0.F22.B52 R0.F21.B55 R0.F21.B54 R0.F22.B55 R0.F22.B54 R0.F21.B51 R0.F21.B50 R0.F22.B51 R0.F22.B50 R0.F21.B49 R0.F21.B48 R0.F22.B49 R0.F22.B48 R0.F21.B61 R0.F21.B60 R0.F22.B61 R0.F22.B60 R0.F21.B63 R0.F21.B62 R0.F22.B63 R0.F22.B62 R0.F21.B59 R0.F21.B58 R0.F22.B59 R0.F22.B58 R0.F21.B57 R0.F21.B56 R0.F22.B57 R0.F22.B56 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[0]:DCY0: R0.F25.B55
		0: DX
		1: O5
	SLICE[0]:DFFMUX: R0.F25.B58 R0.F25.B57 R0.F25.B56 R0.F25.B59
		0111: CY
		1010: DX
		0001: O5
		0000: O6
		0110: XOR
	SLICE[0]:DFFSRINIT: R0.F25.B52 inv 0
	SLICE[0]:DOUTMUX: R0.F25.B61 R0.F25.B60 R0.F25.B62 R0.F25.B63
		1010: CY
		0100: D5Q
		0000: NONE
		1001: O5
		0001: O6
		0010: XOR
	SLICE[0]:FF_CE_ENABLE: R0.F25.B35 inv 0
	SLICE[0]:FF_LATCH: R0.F25.B38 inv 0
	SLICE[0]:FF_SR_ENABLE: R0.F25.B37 inv 0
	SLICE[0]:FF_SR_SYNC: R0.F25.B36 inv 0
	SLICE[0]:INV.CLK: R0.F25.B28 inv 0
	SLICE[0]:PRECYINIT: R0.F25.B11 R0.F25.B14
		00: 0
		10: 1
		01: AX
	SLICE[1]:A5FFSRINIT: R0.F20.B17 inv 0
	SLICE[1]:A6LUT: R0.F26.B5 R0.F26.B4 R0.F27.B5 R0.F27.B4 R0.F26.B7 R0.F26.B6 R0.F27.B7 R0.F27.B6 R0.F26.B3 R0.F26.B2 R0.F27.B3 R0.F27.B2 R0.F26.B1 R0.F26.B0 R0.F27.B1 R0.F27.B0 R0.F26.B13 R0.F26.B12 R0.F27.B13 R0.F27.B12 R0.F26.B15 R0.F26.B14 R0.F27.B15 R0.F27.B14 R0.F26.B11 R0.F26.B10 R0.F27.B11 R0.F27.B10 R0.F26.B9 R0.F26.B8 R0.F27.B9 R0.F27.B8 R0.F26.B21 R0.F26.B20 R0.F27.B21 R0.F27.B20 R0.F26.B23 R0.F26.B22 R0.F27.B23 R0.F27.B22 R0.F26.B19 R0.F26.B18 R0.F27.B19 R0.F27.B18 R0.F26.B17 R0.F26.B16 R0.F27.B17 R0.F27.B16 R0.F26.B29 R0.F26.B28 R0.F27.B29 R0.F27.B28 R0.F26.B31 R0.F26.B30 R0.F27.B31 R0.F27.B30 R0.F26.B27 R0.F26.B26 R0.F27.B27 R0.F27.B26 R0.F26.B25 R0.F26.B24 R0.F27.B25 R0.F27.B24 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[1]:AFFMUX: R0.F25.B18
		1: AX
		0: O6
	SLICE[1]:AFFSRINIT: R0.F25.B13 inv 0
	SLICE[1]:AOUTMUX: R0.F25.B16
		0: A5Q
		1: O5
	SLICE[1]:B5FFSRINIT: R0.F20.B21 inv 0
	SLICE[1]:B6LUT: R0.F28.B5 R0.F28.B4 R0.F29.B5 R0.F29.B4 R0.F28.B7 R0.F28.B6 R0.F29.B7 R0.F29.B6 R0.F28.B3 R0.F28.B2 R0.F29.B3 R0.F29.B2 R0.F28.B1 R0.F28.B0 R0.F29.B1 R0.F29.B0 R0.F28.B13 R0.F28.B12 R0.F29.B13 R0.F29.B12 R0.F28.B15 R0.F28.B14 R0.F29.B15 R0.F29.B14 R0.F28.B11 R0.F28.B10 R0.F29.B11 R0.F29.B10 R0.F28.B9 R0.F28.B8 R0.F29.B9 R0.F29.B8 R0.F28.B21 R0.F28.B20 R0.F29.B21 R0.F29.B20 R0.F28.B23 R0.F28.B22 R0.F29.B23 R0.F29.B22 R0.F28.B19 R0.F28.B18 R0.F29.B19 R0.F29.B18 R0.F28.B17 R0.F28.B16 R0.F29.B17 R0.F29.B16 R0.F28.B29 R0.F28.B28 R0.F29.B29 R0.F29.B28 R0.F28.B31 R0.F28.B30 R0.F29.B31 R0.F29.B30 R0.F28.B27 R0.F28.B26 R0.F29.B27 R0.F29.B26 R0.F28.B25 R0.F28.B24 R0.F29.B25 R0.F29.B24 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[1]:BFFMUX: R0.F25.B19
		1: BX
		0: O6
	SLICE[1]:BFFSRINIT: R0.F25.B17 inv 0
	SLICE[1]:BOUTMUX: R0.F25.B48
		0: B5Q
		1: O5
	SLICE[1]:C5FFSRINIT: R0.F20.B40 inv 0
	SLICE[1]:C6LUT: R0.F26.B58 R0.F26.B59 R0.F27.B58 R0.F27.B59 R0.F26.B56 R0.F26.B57 R0.F27.B56 R0.F27.B57 R0.F26.B60 R0.F26.B61 R0.F27.B60 R0.F27.B61 R0.F26.B62 R0.F26.B63 R0.F27.B62 R0.F27.B63 R0.F26.B50 R0.F26.B51 R0.F27.B50 R0.F27.B51 R0.F26.B48 R0.F26.B49 R0.F27.B48 R0.F27.B49 R0.F26.B52 R0.F26.B53 R0.F27.B52 R0.F27.B53 R0.F26.B54 R0.F26.B55 R0.F27.B54 R0.F27.B55 R0.F26.B42 R0.F26.B43 R0.F27.B42 R0.F27.B43 R0.F26.B40 R0.F26.B41 R0.F27.B40 R0.F27.B41 R0.F26.B44 R0.F26.B45 R0.F27.B44 R0.F27.B45 R0.F26.B46 R0.F26.B47 R0.F27.B46 R0.F27.B47 R0.F26.B34 R0.F26.B35 R0.F27.B34 R0.F27.B35 R0.F26.B32 R0.F26.B33 R0.F27.B32 R0.F27.B33 R0.F26.B36 R0.F26.B37 R0.F27.B36 R0.F27.B37 R0.F26.B38 R0.F26.B39 R0.F27.B38 R0.F27.B39 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[1]:CFFMUX: R0.F25.B33
		1: CX
		0: O6
	SLICE[1]:CFFSRINIT: R0.F20.B41 inv 0
	SLICE[1]:COUTMUX: R0.F25.B53
		0: C5Q
		1: O5
	SLICE[1]:D5FFSRINIT: R0.F20.B46 inv 0
	SLICE[1]:D6LUT: R0.F28.B58 R0.F28.B59 R0.F29.B58 R0.F29.B59 R0.F28.B56 R0.F28.B57 R0.F29.B56 R0.F29.B57 R0.F28.B60 R0.F28.B61 R0.F29.B60 R0.F29.B61 R0.F28.B62 R0.F28.B63 R0.F29.B62 R0.F29.B63 R0.F28.B50 R0.F28.B51 R0.F29.B50 R0.F29.B51 R0.F28.B48 R0.F28.B49 R0.F29.B48 R0.F29.B49 R0.F28.B52 R0.F28.B53 R0.F29.B52 R0.F29.B53 R0.F28.B54 R0.F28.B55 R0.F29.B54 R0.F29.B55 R0.F28.B42 R0.F28.B43 R0.F29.B42 R0.F29.B43 R0.F28.B40 R0.F28.B41 R0.F29.B40 R0.F29.B41 R0.F28.B44 R0.F28.B45 R0.F29.B44 R0.F29.B45 R0.F28.B46 R0.F28.B47 R0.F29.B46 R0.F29.B47 R0.F28.B34 R0.F28.B35 R0.F29.B34 R0.F29.B35 R0.F28.B32 R0.F28.B33 R0.F29.B32 R0.F29.B33 R0.F28.B36 R0.F28.B37 R0.F29.B36 R0.F29.B37 R0.F28.B38 R0.F28.B39 R0.F29.B38 R0.F29.B39 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[1]:DFFMUX: R0.F25.B34
		1: DX
		0: O6
	SLICE[1]:DFFSRINIT: R0.F25.B50 inv 0
	SLICE[1]:DOUTMUX: R0.F25.B54
		0: D5Q
		1: O5
	SLICE[1]:FF_CE_ENABLE: R0.F25.B32 inv 0
	SLICE[1]:FF_LATCH: R0.F25.B29 inv 0
	SLICE[1]:FF_SR_ENABLE: R0.F25.B31 inv 0
	SLICE[1]:FF_SR_SYNC: R0.F25.B30 inv 0
	SLICE[1]:INV.CLK: R0.F25.B39 inv 0
}

bstile CLEXM {
	SLICE[0]:A5FFSRINIT: R0.F20.B16 inv 0
	SLICE[0]:A6LUT: R0.F24.B2 R0.F24.B3 R0.F25.B2 R0.F25.B3 R0.F24.B1 R0.F24.B0 R0.F25.B1 R0.F25.B0 R0.F24.B5 R0.F24.B4 R0.F25.B5 R0.F25.B4 R0.F24.B6 R0.F24.B7 R0.F25.B6 R0.F25.B7 R0.F24.B10 R0.F24.B11 R0.F25.B10 R0.F25.B11 R0.F24.B9 R0.F24.B8 R0.F25.B9 R0.F25.B8 R0.F24.B13 R0.F24.B12 R0.F25.B13 R0.F25.B12 R0.F24.B14 R0.F24.B15 R0.F25.B14 R0.F25.B15 R0.F24.B18 R0.F24.B19 R0.F25.B18 R0.F25.B19 R0.F24.B17 R0.F24.B16 R0.F25.B17 R0.F25.B16 R0.F24.B21 R0.F24.B20 R0.F25.B21 R0.F25.B20 R0.F24.B22 R0.F24.B23 R0.F25.B22 R0.F25.B23 R0.F24.B26 R0.F24.B27 R0.F25.B26 R0.F25.B27 R0.F24.B25 R0.F24.B24 R0.F25.B25 R0.F25.B24 R0.F24.B29 R0.F24.B28 R0.F25.B29 R0.F25.B28 R0.F24.B30 R0.F24.B31 R0.F25.B30 R0.F25.B31 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[0]:ACY0: R0.F26.B9
		0: AX
		1: O5
	SLICE[0]:ADI1MUX: R0.F23.B2
		0: ALT
		1: AX
	SLICE[0]:AFFMUX: R0.F26.B5 R0.F26.B6 R0.F26.B7 R0.F26.B4
		1010: AX
		0111: CY
		1011: F7
		0001: O5
		0000: O6
		0110: XOR
	SLICE[0]:AFFSRINIT: R0.F20.B18 inv 0
	SLICE[0]:AOUTMUX: R0.F26.B2 R0.F26.B3 R0.F26.B1 R0.F26.B0
		0100: A5Q
		1010: CY
		1100: F7
		0000: NONE
		1001: O5
		0001: O6
		0010: XOR
	SLICE[0]:ARAMMODE: R0.F23.B13 R0.F23.B1 R0.F23.B12
		011: RAM32
		001: RAM64
		110: SRL16
		100: SRL32
	SLICE[0]:B5FFSRINIT: R0.F20.B23 inv 0
	SLICE[0]:B6LUT: R0.F21.B29 R0.F21.B28 R0.F22.B29 R0.F22.B28 R0.F21.B30 R0.F21.B31 R0.F22.B30 R0.F22.B31 R0.F21.B26 R0.F21.B27 R0.F22.B26 R0.F22.B27 R0.F21.B25 R0.F21.B24 R0.F22.B25 R0.F22.B24 R0.F21.B21 R0.F21.B20 R0.F22.B21 R0.F22.B20 R0.F21.B22 R0.F21.B23 R0.F22.B22 R0.F22.B23 R0.F21.B18 R0.F21.B19 R0.F22.B18 R0.F22.B19 R0.F21.B17 R0.F21.B16 R0.F22.B17 R0.F22.B16 R0.F21.B13 R0.F21.B12 R0.F22.B13 R0.F22.B12 R0.F21.B14 R0.F21.B15 R0.F22.B14 R0.F22.B15 R0.F21.B10 R0.F21.B11 R0.F22.B10 R0.F22.B11 R0.F21.B9 R0.F21.B8 R0.F22.B9 R0.F22.B8 R0.F21.B5 R0.F21.B4 R0.F22.B5 R0.F22.B4 R0.F21.B6 R0.F21.B7 R0.F22.B6 R0.F22.B7 R0.F21.B2 R0.F21.B3 R0.F22.B2 R0.F22.B3 R0.F21.B1 R0.F21.B0 R0.F22.B1 R0.F22.B0 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[0]:BCY0: R0.F26.B15
		0: BX
		1: O5
	SLICE[0]:BDI1MUX: R0.F23.B7
		0: ALT
		1: BX
	SLICE[0]:BFFMUX: R0.F26.B24 R0.F26.B27 R0.F26.B26 R0.F26.B25
		1010: BX
		0111: CY
		1011: F8
		0001: O5
		0000: O6
		0110: XOR
	SLICE[0]:BFFSRINIT: R0.F26.B10 inv 0
	SLICE[0]:BOUTMUX: R0.F26.B23 R0.F26.B22 R0.F26.B21 R0.F26.B20
		0100: B5Q
		1010: CY
		1100: F8
		0000: NONE
		1001: O5
		0001: O6
		0010: XOR
	SLICE[0]:BRAMMODE: R0.F23.B18 R0.F23.B8 R0.F23.B19
		011: RAM32
		001: RAM64
		110: SRL16
		100: SRL32
	SLICE[0]:C5FFSRINIT: R0.F20.B42 inv 0
	SLICE[0]:C6LUT: R0.F24.B34 R0.F24.B35 R0.F25.B34 R0.F25.B35 R0.F24.B33 R0.F24.B32 R0.F25.B33 R0.F25.B32 R0.F24.B37 R0.F24.B36 R0.F25.B37 R0.F25.B36 R0.F24.B38 R0.F24.B39 R0.F25.B38 R0.F25.B39 R0.F24.B42 R0.F24.B43 R0.F25.B42 R0.F25.B43 R0.F24.B41 R0.F24.B40 R0.F25.B41 R0.F25.B40 R0.F24.B45 R0.F24.B44 R0.F25.B45 R0.F25.B44 R0.F24.B46 R0.F24.B47 R0.F25.B46 R0.F25.B47 R0.F24.B50 R0.F24.B51 R0.F25.B50 R0.F25.B51 R0.F24.B49 R0.F24.B48 R0.F25.B49 R0.F25.B48 R0.F24.B53 R0.F24.B52 R0.F25.B53 R0.F25.B52 R0.F24.B54 R0.F24.B55 R0.F25.B54 R0.F25.B55 R0.F24.B58 R0.F24.B59 R0.F25.B58 R0.F25.B59 R0.F24.B57 R0.F24.B56 R0.F25.B57 R0.F25.B56 R0.F24.B61 R0.F24.B60 R0.F25.B61 R0.F25.B60 R0.F24.B62 R0.F24.B63 R0.F25.B62 R0.F25.B63 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[0]:CCY0: R0.F26.B49
		0: CX
		1: O5
	SLICE[0]:CDI1MUX: R0.F23.B57
		0: ALT
		1: CX
	SLICE[0]:CFFMUX: R0.F26.B43 R0.F26.B40 R0.F26.B41 R0.F26.B42
		1010: CX
		0111: CY
		1011: F7
		0001: O5
		0000: O6
		0110: XOR
	SLICE[0]:CFFSRINIT: R0.F26.B51 inv 0
	SLICE[0]:COUTMUX: R0.F26.B44 R0.F26.B45 R0.F26.B47 R0.F26.B46
		0100: C5Q
		1010: CY
		1100: F7
		0000: NONE
		1001: O5
		0001: O6
		0010: XOR
	SLICE[0]:CRAMMODE: R0.F23.B51 R0.F23.B56 R0.F23.B52
		011: RAM32
		001: RAM64
		110: SRL16
		100: SRL32
	SLICE[0]:CYINIT: R0.F26.B12
		1: CIN
		0: PRECYINIT
	SLICE[0]:D5FFSRINIT: R0.F20.B47 inv 0
	SLICE[0]:D6LUT: R0.F21.B61 R0.F21.B60 R0.F22.B61 R0.F22.B60 R0.F21.B62 R0.F21.B63 R0.F22.B62 R0.F22.B63 R0.F21.B58 R0.F21.B59 R0.F22.B58 R0.F22.B59 R0.F21.B57 R0.F21.B56 R0.F22.B57 R0.F22.B56 R0.F21.B53 R0.F21.B52 R0.F22.B53 R0.F22.B52 R0.F21.B54 R0.F21.B55 R0.F22.B54 R0.F22.B55 R0.F21.B50 R0.F21.B51 R0.F22.B50 R0.F22.B51 R0.F21.B49 R0.F21.B48 R0.F22.B49 R0.F22.B48 R0.F21.B45 R0.F21.B44 R0.F22.B45 R0.F22.B44 R0.F21.B46 R0.F21.B47 R0.F22.B46 R0.F22.B47 R0.F21.B42 R0.F21.B43 R0.F22.B42 R0.F22.B43 R0.F21.B41 R0.F21.B40 R0.F22.B41 R0.F22.B40 R0.F21.B37 R0.F21.B36 R0.F22.B37 R0.F22.B36 R0.F21.B38 R0.F21.B39 R0.F22.B38 R0.F22.B39 R0.F21.B34 R0.F21.B35 R0.F22.B34 R0.F22.B35 R0.F21.B33 R0.F21.B32 R0.F22.B33 R0.F22.B32 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[0]:DCY0: R0.F26.B55
		0: DX
		1: O5
	SLICE[0]:DFFMUX: R0.F26.B58 R0.F26.B57 R0.F26.B56 R0.F26.B59
		0111: CY
		1010: DX
		1011: MC31
		0001: O5
		0000: O6
		0110: XOR
	SLICE[0]:DFFSRINIT: R0.F26.B52 inv 0
	SLICE[0]:DOUTMUX: R0.F26.B61 R0.F26.B60 R0.F26.B62 R0.F26.B63
		1010: CY
		0100: D5Q
		1100: MC31
		0000: NONE
		1001: O5
		0001: O6
		0010: XOR
	SLICE[0]:DRAMMODE: R0.F23.B46 R0.F23.B62 R0.F23.B45
		011: RAM32
		001: RAM64
		110: SRL16
		100: SRL32
	SLICE[0]:FF_CE_ENABLE: R0.F26.B35 inv 0
	SLICE[0]:FF_LATCH: R0.F26.B38 inv 0
	SLICE[0]:FF_SR_ENABLE: R0.F26.B37 inv 0
	SLICE[0]:FF_SR_SYNC: R0.F26.B36 inv 0
	SLICE[0]:INV.CLK: R0.F26.B28 inv 0
	SLICE[0]:PRECYINIT: R0.F26.B11 R0.F26.B14
		00: 0
		10: 1
		01: AX
	SLICE[0]:WA7USED: R0.F23.B25 inv 0
	SLICE[0]:WA8USED: R0.F23.B26 inv 0
	SLICE[0]:WEMUX: R0.F23.B23
		1: CE
		0: WE
	SLICE[1]:A5FFSRINIT: R0.F20.B17 inv 0
	SLICE[1]:A6LUT: R0.F27.B5 R0.F27.B4 R0.F28.B5 R0.F28.B4 R0.F27.B7 R0.F27.B6 R0.F28.B7 R0.F28.B6 R0.F27.B3 R0.F27.B2 R0.F28.B3 R0.F28.B2 R0.F27.B1 R0.F27.B0 R0.F28.B1 R0.F28.B0 R0.F27.B13 R0.F27.B12 R0.F28.B13 R0.F28.B12 R0.F27.B15 R0.F27.B14 R0.F28.B15 R0.F28.B14 R0.F27.B11 R0.F27.B10 R0.F28.B11 R0.F28.B10 R0.F27.B9 R0.F27.B8 R0.F28.B9 R0.F28.B8 R0.F27.B21 R0.F27.B20 R0.F28.B21 R0.F28.B20 R0.F27.B23 R0.F27.B22 R0.F28.B23 R0.F28.B22 R0.F27.B19 R0.F27.B18 R0.F28.B19 R0.F28.B18 R0.F27.B17 R0.F27.B16 R0.F28.B17 R0.F28.B16 R0.F27.B29 R0.F27.B28 R0.F28.B29 R0.F28.B28 R0.F27.B31 R0.F27.B30 R0.F28.B31 R0.F28.B30 R0.F27.B27 R0.F27.B26 R0.F28.B27 R0.F28.B26 R0.F27.B25 R0.F27.B24 R0.F28.B25 R0.F28.B24 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[1]:AFFMUX: R0.F26.B18
		1: AX
		0: O6
	SLICE[1]:AFFSRINIT: R0.F26.B13 inv 0
	SLICE[1]:AOUTMUX: R0.F26.B16
		0: A5Q
		1: O5
	SLICE[1]:B5FFSRINIT: R0.F20.B21 inv 0
	SLICE[1]:B6LUT: R0.F29.B5 R0.F29.B4 R0.F30.B5 R0.F30.B4 R0.F29.B7 R0.F29.B6 R0.F30.B7 R0.F30.B6 R0.F29.B3 R0.F29.B2 R0.F30.B3 R0.F30.B2 R0.F29.B1 R0.F29.B0 R0.F30.B1 R0.F30.B0 R0.F29.B13 R0.F29.B12 R0.F30.B13 R0.F30.B12 R0.F29.B15 R0.F29.B14 R0.F30.B15 R0.F30.B14 R0.F29.B11 R0.F29.B10 R0.F30.B11 R0.F30.B10 R0.F29.B9 R0.F29.B8 R0.F30.B9 R0.F30.B8 R0.F29.B21 R0.F29.B20 R0.F30.B21 R0.F30.B20 R0.F29.B23 R0.F29.B22 R0.F30.B23 R0.F30.B22 R0.F29.B19 R0.F29.B18 R0.F30.B19 R0.F30.B18 R0.F29.B17 R0.F29.B16 R0.F30.B17 R0.F30.B16 R0.F29.B29 R0.F29.B28 R0.F30.B29 R0.F30.B28 R0.F29.B31 R0.F29.B30 R0.F30.B31 R0.F30.B30 R0.F29.B27 R0.F29.B26 R0.F30.B27 R0.F30.B26 R0.F29.B25 R0.F29.B24 R0.F30.B25 R0.F30.B24 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[1]:BFFMUX: R0.F26.B19
		1: BX
		0: O6
	SLICE[1]:BFFSRINIT: R0.F26.B17 inv 0
	SLICE[1]:BOUTMUX: R0.F26.B48
		0: B5Q
		1: O5
	SLICE[1]:C5FFSRINIT: R0.F20.B40 inv 0
	SLICE[1]:C6LUT: R0.F27.B58 R0.F27.B59 R0.F28.B58 R0.F28.B59 R0.F27.B56 R0.F27.B57 R0.F28.B56 R0.F28.B57 R0.F27.B60 R0.F27.B61 R0.F28.B60 R0.F28.B61 R0.F27.B62 R0.F27.B63 R0.F28.B62 R0.F28.B63 R0.F27.B50 R0.F27.B51 R0.F28.B50 R0.F28.B51 R0.F27.B48 R0.F27.B49 R0.F28.B48 R0.F28.B49 R0.F27.B52 R0.F27.B53 R0.F28.B52 R0.F28.B53 R0.F27.B54 R0.F27.B55 R0.F28.B54 R0.F28.B55 R0.F27.B42 R0.F27.B43 R0.F28.B42 R0.F28.B43 R0.F27.B40 R0.F27.B41 R0.F28.B40 R0.F28.B41 R0.F27.B44 R0.F27.B45 R0.F28.B44 R0.F28.B45 R0.F27.B46 R0.F27.B47 R0.F28.B46 R0.F28.B47 R0.F27.B34 R0.F27.B35 R0.F28.B34 R0.F28.B35 R0.F27.B32 R0.F27.B33 R0.F28.B32 R0.F28.B33 R0.F27.B36 R0.F27.B37 R0.F28.B36 R0.F28.B37 R0.F27.B38 R0.F27.B39 R0.F28.B38 R0.F28.B39 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[1]:CFFMUX: R0.F26.B33
		1: CX
		0: O6
	SLICE[1]:CFFSRINIT: R0.F20.B41 inv 0
	SLICE[1]:COUTMUX: R0.F26.B53
		0: C5Q
		1: O5
	SLICE[1]:D5FFSRINIT: R0.F20.B46 inv 0
	SLICE[1]:D6LUT: R0.F29.B58 R0.F29.B59 R0.F30.B58 R0.F30.B59 R0.F29.B56 R0.F29.B57 R0.F30.B56 R0.F30.B57 R0.F29.B60 R0.F29.B61 R0.F30.B60 R0.F30.B61 R0.F29.B62 R0.F29.B63 R0.F30.B62 R0.F30.B63 R0.F29.B50 R0.F29.B51 R0.F30.B50 R0.F30.B51 R0.F29.B48 R0.F29.B49 R0.F30.B48 R0.F30.B49 R0.F29.B52 R0.F29.B53 R0.F30.B52 R0.F30.B53 R0.F29.B54 R0.F29.B55 R0.F30.B54 R0.F30.B55 R0.F29.B42 R0.F29.B43 R0.F30.B42 R0.F30.B43 R0.F29.B40 R0.F29.B41 R0.F30.B40 R0.F30.B41 R0.F29.B44 R0.F29.B45 R0.F30.B44 R0.F30.B45 R0.F29.B46 R0.F29.B47 R0.F30.B46 R0.F30.B47 R0.F29.B34 R0.F29.B35 R0.F30.B34 R0.F30.B35 R0.F29.B32 R0.F29.B33 R0.F30.B32 R0.F30.B33 R0.F29.B36 R0.F29.B37 R0.F30.B36 R0.F30.B37 R0.F29.B38 R0.F29.B39 R0.F30.B38 R0.F30.B39 inv 0000000000000000000000000000000000000000000000000000000000000000
	SLICE[1]:DFFMUX: R0.F26.B34
		1: DX
		0: O6
	SLICE[1]:DFFSRINIT: R0.F26.B50 inv 0
	SLICE[1]:DOUTMUX: R0.F26.B54
		0: D5Q
		1: O5
	SLICE[1]:FF_CE_ENABLE: R0.F26.B32 inv 0
	SLICE[1]:FF_LATCH: R0.F26.B29 inv 0
	SLICE[1]:FF_SR_ENABLE: R0.F26.B31 inv 0
	SLICE[1]:FF_SR_SYNC: R0.F26.B30 inv 0
	SLICE[1]:INV.CLK: R0.F26.B39 inv 0
}

bstile CMT_DCM {
	DCM[0]:CLKDV_COUNT_FALL: R6.F30.B19 R6.F30.B18 R6.F30.B17 R6.F30.B15 inv 0000
	DCM[0]:CLKDV_COUNT_FALL_2: R6.F30.B10 R6.F30.B61 R6.F30.B60 R6.F30.B9 inv 0000
	DCM[0]:CLKDV_COUNT_MAX: R6.F30.B14 R6.F30.B13 R6.F30.B12 R6.F30.B11 inv 0000
	DCM[0]:CLKDV_MODE: R6.F30.B8
		0: HALF
		1: INT
	DCM[0]:CLKDV_PHASE_FALL: R5.F30.B56 R5.F30.B63 inv 00
	DCM[0]:CLKDV_PHASE_RISE: R5.F30.B55 R6.F30.B0 inv 00
	DCM[0]:CLKFB_IOB: R6.F30.B20 inv 0
	DCM[0]:CLKFXDV_DIVIDE: R3.F30.B4 R3.F30.B3 R3.F30.B2
		010: 16
		101: 2
		001: 32
		100: 4
		011: 8
		000: NONE
	DCM[0]:CLKFX_DIVIDE: R5.F30.B15 R5.F30.B16 R5.F30.B19 R5.F30.B20 R5.F30.B23 R5.F30.B24 R5.F30.B26 R5.F30.B27 inv 00000000
	DCM[0]:CLKFX_MULTIPLY: R5.F30.B0 R5.F30.B1 R5.F30.B3 R5.F30.B5 R5.F30.B7 R5.F30.B8 R5.F30.B11 R5.F30.B12 inv 00000000
	DCM[0]:CLKIN_DIVIDE_BY_2: R6.F30.B31 inv 0
	DCM[0]:CLKIN_IOB: R6.F30.B16 inv 0
	DCM[0]:CLKOUT_PHASE_SHIFT: R1.F30.B27 R2.F30.B60 R1.F30.B58
		011: FIXED
		001: NONE
		110: VARIABLE
	DCM[0]:CLK_FEEDBACK: R3.F30.B1
		0: 1X
		1: 2X
	DCM[0]:DESKEW_ADJUST: R6.F30.B23 R6.F30.B24 R6.F30.B25 R6.F30.B26 inv 0000
	DCM[0]:DFS_C: R3.F30.B4 R3.F30.B3 R3.F30.B2 inv 000
	DCM[0]:DFS_ENABLE: R4.F30.B42 inv 0
	DCM[0]:DFS_FEEDBACK: R4.F30.B50 inv 0
	DCM[0]:DFS_FREQUENCY_MODE: R4.F30.B48
		1: HIGH
		0: LOW
	DCM[0]:DFS_S: R5.F30.B10 R5.F30.B13 R5.F30.B29 R5.F30.B31 R5.F30.B32 R5.F30.B33 R5.F30.B35 R5.F30.B36 R5.F30.B38 R5.F30.B39 R5.F30.B40 R3.F30.B14 R3.F30.B15 R3.F30.B18 R3.F30.B19 R3.F30.B22 R3.F30.B23 R3.F30.B25 R3.F30.B26 R3.F30.B29 R3.F30.B31 R3.F30.B33 R3.F30.B34 R3.F30.B37 R3.F30.B38 R3.F30.B40 R3.F30.B41 R3.F30.B44 R3.F30.B46 R3.F30.B48 R3.F30.B49 R3.F30.B52 R3.F30.B53 R3.F30.B56 R3.F30.B57 R3.F30.B59 R3.F30.B61 R3.F30.B63 R4.F30.B0 R4.F30.B3 R4.F30.B4 R4.F30.B7 R4.F30.B8 R4.F30.B11 R4.F30.B12 R4.F30.B15 R4.F30.B16 R4.F30.B18 R4.F30.B19 R4.F30.B22 R4.F30.B23 R4.F30.B25 R4.F30.B27 R4.F30.B30 R4.F30.B31 R4.F30.B33 R4.F30.B34 R4.F30.B37 R4.F30.B39 R4.F30.B41 R4.F30.B42 R4.F30.B45 R4.F30.B46 R4.F30.B48 R4.F30.B50 R4.F30.B52 R4.F30.B54 R4.F30.B56 R4.F30.B57 R4.F30.B60 R4.F30.B61 R5.F30.B0 R5.F30.B1 R5.F30.B3 R5.F30.B5 R5.F30.B7 R5.F30.B8 R5.F30.B11 R5.F30.B12 R5.F30.B15 R5.F30.B16 R5.F30.B19 R5.F30.B20 R5.F30.B23 R5.F30.B24 R5.F30.B26 R5.F30.B27 inv 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM[0]:DLL_C: R2.F30.B55 R2.F30.B56 R2.F30.B57 R2.F30.B58 R2.F30.B63 R3.F30.B0 R6.F30.B6 R6.F30.B5 R6.F30.B4 R5.F30.B61 R5.F30.B60 R5.F30.B59 R5.F30.B41 R3.F30.B1 R6.F30.B8 R5.F30.B56 R5.F30.B63 R5.F30.B55 R6.F30.B0 R6.F30.B10 R6.F30.B61 R6.F30.B60 R6.F30.B9 R6.F30.B19 R6.F30.B18 R6.F30.B17 R6.F30.B15 R6.F30.B14 R6.F30.B13 R6.F30.B12 R6.F30.B11 R5.F30.B57 inv 00000000000000000000000000000000
	DCM[0]:DLL_ENABLE: R2.F30.B59 inv 0
	DCM[0]:DLL_FREQUENCY_MODE: R1.F30.B49
		1: HIGH
		0: LOW
	DCM[0]:DLL_S: R1.F30.B1 R1.F30.B2 R1.F30.B3 R1.F30.B5 R1.F30.B7 R1.F30.B8 R1.F30.B11 R1.F30.B12 R1.F30.B15 R1.F30.B16 R1.F30.B19 R1.F30.B20 R1.F30.B22 R2.F30.B60 R1.F30.B26 R1.F30.B27 R1.F30.B30 R1.F30.B31 R1.F30.B33 R1.F30.B34 R1.F30.B38 R1.F30.B39 R1.F30.B41 R1.F30.B42 R1.F30.B45 R1.F30.B46 R1.F30.B49 R2.F30.B59 R1.F30.B53 R1.F30.B54 R1.F30.B56 R1.F30.B58 inv 00000000000000000000000000000000
	DCM[0]:DUTY_CYCLE_CORRECTION: R5.F30.B57 inv 0
	DCM[0]:ENABLE.CLK0: R5.F30.B41 inv 0
	DCM[0]:ENABLE.CLK180: R5.F30.B59 inv 0
	DCM[0]:ENABLE.CLK270: R5.F30.B61 inv 0
	DCM[0]:ENABLE.CLK2X: R6.F30.B4 inv 0
	DCM[0]:ENABLE.CLK2X180: R6.F30.B5 inv 0
	DCM[0]:ENABLE.CLK90: R5.F30.B60 inv 0
	DCM[0]:ENABLE.CLKDV: R6.F30.B6 inv 0
	DCM[0]:ENABLE.CLKFX: R4.F30.B46 inv 0
	DCM[0]:ENABLE.CONCUR: R4.F30.B45 inv 0
	DCM[0]:INTERFACE: R6.F30.B42 R6.F30.B41 R6.F30.B40 R6.F30.B39 R6.F30.B38 R6.F30.B37 R6.F30.B36 R6.F30.B35 R6.F30.B34 R6.F30.B52 R6.F30.B33 R6.F30.B55 R6.F30.B30 R6.F30.B59 R6.F30.B29 R6.F30.B28 R6.F30.B32 R6.F30.B56 R6.F30.B50 R6.F30.B51 R6.F30.B54 R6.F30.B2 R6.F30.B3 R6.F30.B57 R6.F30.B49 R6.F30.B48 R5.F30.B51 R5.F30.B52 R5.F30.B53 R6.F30.B1 R6.F30.B7 R6.F30.B16 R6.F30.B20 R6.F30.B23 R6.F30.B24 R6.F30.B25 R6.F30.B26 R6.F30.B47 R6.F30.B27 R6.F30.B31 inv 0000000000000000000000000000000000000000
	DCM[0]:INV.CTLGO: R6.F30.B53 inv 0
	DCM[0]:INV.CTLMODE: R5.F30.B44 inv 0
	DCM[0]:INV.CTLOSC1: R6.F30.B58 inv 0
	DCM[0]:INV.CTLOSC2: R6.F30.B62 inv 0
	DCM[0]:INV.CTLSEL0: R5.F30.B46 inv 0
	DCM[0]:INV.CTLSEL1: R5.F30.B45 inv 0
	DCM[0]:INV.CTLSEL2: R5.F30.B43 inv 0
	DCM[0]:INV.FREEZEDFS: R5.F30.B49 inv 0
	DCM[0]:INV.FREEZEDLL: R6.F30.B63 inv 0
	DCM[0]:INV.PSEN: R5.F30.B48 inv 0
	DCM[0]:INV.PSINCDEC: R5.F30.B47 inv 0
	DCM[0]:INV.RST: R5.F30.B22 inv 0
	DCM[0]:INV.SKEWIN: R6.F30.B41 inv 0
	DCM[0]:INV.SKEWRST: R6.F30.B42 inv 0
	DCM[0]:INV.STSADRS0: R5.F30.B25 inv 0
	DCM[0]:INV.STSADRS1: R5.F30.B28 inv 0
	DCM[0]:INV.STSADRS2: R5.F30.B30 inv 0
	DCM[0]:INV.STSADRS3: R5.F30.B34 inv 0
	DCM[0]:INV.STSADRS4: R5.F30.B37 inv 0
	DCM[0]:NO_FEEDBACK: R1.F30.B42 inv 0
	DCM[0]:OPT_INV: R5.F30.B21 R5.F30.B18 R5.F30.B17 inv 000
	DCM[0]:PHASE_SHIFT: R1.F30.B7 R1.F30.B8 R1.F30.B11 R1.F30.B12 R1.F30.B15 R1.F30.B16 R1.F30.B19 R1.F30.B20 inv 00000000
	DCM[0]:PHASE_SHIFT_NEGATIVE: R1.F30.B22 inv 0
	DCM[0]:PROG_ENABLE: R4.F30.B39 inv 0
	DCM[0]:SPREAD_SPECTRUM: R4.F30.B3 R3.F30.B22 R5.F30.B38 R5.F30.B40 R4.F30.B8 R5.F30.B39 R5.F30.B13 R5.F30.B33 R4.F30.B31 R4.F30.B30 R4.F30.B15 R4.F30.B7 R3.F30.B26
		0000000111111: CENTER_HIGH_SPREAD
		0000001111111: CENTER_LOW_SPREAD
		0000000000001: DCM
		0000000011111: NONE
		0001110000001: VIDEO_LINK_M0
		0010110000001: VIDEO_LINK_M1
		1110010000000: VIDEO_LINK_M2
	DCM[0]:STARTUP_WAIT: R5.F30.B53 inv 0
	DCM[1]:CLKDV_COUNT_FALL: R10.F30.B6 R10.F30.B3 R10.F30.B2 R9.F30.B63 inv 0000
	DCM[1]:CLKDV_COUNT_FALL_2: R10.F30.B14 R10.F30.B13 R10.F30.B10 R10.F30.B9 inv 0000
	DCM[1]:CLKDV_COUNT_MAX: R9.F30.B62 R9.F30.B59 R9.F30.B58 R9.F30.B52 inv 0000
	DCM[1]:CLKDV_MODE: R10.F30.B25
		0: HALF
		1: INT
	DCM[1]:CLKDV_PHASE_FALL: R10.F30.B22 R10.F30.B21 inv 00
	DCM[1]:CLKDV_PHASE_RISE: R10.F30.B18 R10.F30.B17 inv 00
	DCM[1]:CLKFB_IOB: R11.F30.B2 inv 0
	DCM[1]:CLKFXDV_DIVIDE: R11.F30.B39 R11.F30.B38 R11.F30.B37
		010: 16
		101: 2
		001: 32
		100: 4
		011: 8
		000: NONE
	DCM[1]:CLKFX_DIVIDE: R9.F30.B27 R9.F30.B26 R9.F30.B23 R9.F30.B22 R9.F30.B19 R9.F30.B18 R9.F30.B16 R9.F30.B15 inv 00000000
	DCM[1]:CLKFX_MULTIPLY: R9.F30.B42 R9.F30.B41 R9.F30.B39 R9.F30.B38 R9.F30.B35 R9.F30.B34 R9.F30.B31 R9.F30.B30 inv 00000000
	DCM[1]:CLKIN_DIVIDE_BY_2: R10.F30.B51 inv 0
	DCM[1]:CLKIN_IOB: R11.F30.B3 inv 0
	DCM[1]:CLKOUT_PHASE_SHIFT: R13.F30.B15 R11.F30.B43 R12.F30.B48
		011: FIXED
		001: NONE
		110: VARIABLE
	DCM[1]:CLK_FEEDBACK: R11.F30.B45
		0: 1X
		1: 2X
	DCM[1]:DESKEW_ADJUST: R10.F30.B63 R10.F30.B61 R10.F30.B59 R10.F30.B57 inv 0000
	DCM[1]:DFS_C: R11.F30.B39 R11.F30.B38 R11.F30.B37 inv 000
	DCM[1]:DFS_ENABLE: R10.F30.B0 inv 0
	DCM[1]:DFS_FEEDBACK: R9.F30.B56 inv 0
	DCM[1]:DFS_FREQUENCY_MODE: R9.F30.B57
		1: HIGH
		0: LOW
	DCM[1]:DFS_S: R9.F30.B20 R9.F30.B17 R9.F30.B13 R9.F30.B11 R9.F30.B10 R9.F30.B8 R9.F30.B7 R9.F30.B6 R9.F30.B5 R9.F30.B3 R9.F30.B2 R11.F30.B28 R11.F30.B27 R11.F30.B24 R11.F30.B23 R11.F30.B20 R11.F30.B19 R11.F30.B16 R11.F30.B15 R11.F30.B13 R11.F30.B12 R11.F30.B9 R11.F30.B8 R11.F30.B5 R11.F30.B4 R11.F30.B1 R11.F30.B0 R10.F30.B62 R10.F30.B60 R10.F30.B58 R10.F30.B56 R10.F30.B54 R10.F30.B53 R10.F30.B50 R10.F30.B49 R10.F30.B47 R10.F30.B45 R10.F30.B42 R10.F30.B41 R10.F30.B39 R10.F30.B38 R10.F30.B35 R10.F30.B34 R10.F30.B31 R10.F30.B30 R10.F30.B27 R10.F30.B26 R10.F30.B24 R10.F30.B23 R10.F30.B20 R10.F30.B19 R10.F30.B16 R10.F30.B15 R10.F30.B12 R10.F30.B11 R10.F30.B8 R10.F30.B7 R10.F30.B5 R10.F30.B4 R10.F30.B1 R10.F30.B0 R9.F30.B61 R9.F30.B60 R9.F30.B57 R9.F30.B56 R9.F30.B54 R9.F30.B53 R9.F30.B50 R9.F30.B49 R9.F30.B46 R9.F30.B45 R9.F30.B42 R9.F30.B41 R9.F30.B39 R9.F30.B38 R9.F30.B35 R9.F30.B34 R9.F30.B31 R9.F30.B30 R9.F30.B27 R9.F30.B26 R9.F30.B23 R9.F30.B22 R9.F30.B19 R9.F30.B18 R9.F30.B16 R9.F30.B15 inv 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCM[1]:DLL_C: R10.F30.B48 R10.F30.B46 R10.F30.B44 R10.F30.B43 R11.F30.B41 R11.F30.B40 R10.F30.B40 R10.F30.B37 R10.F30.B36 R10.F30.B33 R10.F30.B32 R10.F30.B29 R10.F30.B28 R11.F30.B45 R10.F30.B25 R10.F30.B22 R10.F30.B21 R10.F30.B18 R10.F30.B17 R10.F30.B14 R10.F30.B13 R10.F30.B10 R10.F30.B9 R10.F30.B6 R10.F30.B3 R10.F30.B2 R9.F30.B63 R9.F30.B62 R9.F30.B59 R9.F30.B58 R9.F30.B52 R9.F30.B51 inv 00000000000000000000000000000000
	DCM[1]:DLL_ENABLE: R11.F30.B42 inv 0
	DCM[1]:DLL_FREQUENCY_MODE: R12.F30.B57
		1: HIGH
		0: LOW
	DCM[1]:DLL_S: R13.F30.B41 R13.F30.B40 R13.F30.B39 R13.F30.B38 R13.F30.B35 R13.F30.B34 R13.F30.B31 R13.F30.B30 R13.F30.B27 R13.F30.B26 R13.F30.B23 R13.F30.B22 R13.F30.B19 R11.F30.B43 R13.F30.B16 R13.F30.B15 R13.F30.B12 R13.F30.B11 R13.F30.B8 R13.F30.B7 R13.F30.B4 R13.F30.B3 R13.F30.B0 R12.F30.B63 R12.F30.B61 R12.F30.B60 R12.F30.B57 R11.F30.B42 R12.F30.B53 R12.F30.B52 R12.F30.B49 R12.F30.B48 inv 00000000000000000000000000000000
	DCM[1]:DUTY_CYCLE_CORRECTION: R9.F30.B51 inv 0
	DCM[1]:ENABLE.CLK0: R10.F30.B28 inv 0
	DCM[1]:ENABLE.CLK180: R10.F30.B29 inv 0
	DCM[1]:ENABLE.CLK270: R10.F30.B33 inv 0
	DCM[1]:ENABLE.CLK2X: R10.F30.B36 inv 0
	DCM[1]:ENABLE.CLK2X180: R10.F30.B37 inv 0
	DCM[1]:ENABLE.CLK90: R10.F30.B32 inv 0
	DCM[1]:ENABLE.CLKDV: R10.F30.B40 inv 0
	DCM[1]:ENABLE.CLKFX: R9.F30.B60 inv 0
	DCM[1]:ENABLE.CONCUR: R9.F30.B61 inv 0
	DCM[1]:INTERFACE: R6.F30.B46 R6.F30.B45 R6.F30.B44 R6.F30.B43 R5.F30.B58 R5.F30.B50 R11.F30.B53 R11.F30.B52 R11.F30.B51 R11.F30.B50 R11.F30.B49 R11.F30.B48 R11.F30.B47 R11.F30.B46 R11.F30.B36 R11.F30.B35 R11.F30.B32 R11.F30.B31 R11.F30.B30 R11.F30.B29 R11.F30.B26 R11.F30.B25 R11.F30.B22 R11.F30.B21 R11.F30.B18 R11.F30.B17 R11.F30.B14 R11.F30.B11 R11.F30.B10 R11.F30.B7 R11.F30.B6 R11.F30.B3 R11.F30.B2 R10.F30.B63 R10.F30.B61 R10.F30.B59 R10.F30.B57 R10.F30.B55 R10.F30.B52 R10.F30.B51 inv 0000000000000000000000000000000000000000
	DCM[1]:INV.CTLGO: R9.F30.B21 inv 0
	DCM[1]:INV.CTLMODE: R9.F30.B14 inv 0
	DCM[1]:INV.CTLOSC1: R9.F30.B9 inv 0
	DCM[1]:INV.CTLOSC2: R9.F30.B12 inv 0
	DCM[1]:INV.CTLSEL0: R9.F30.B24 inv 0
	DCM[1]:INV.CTLSEL1: R9.F30.B25 inv 0
	DCM[1]:INV.CTLSEL2: R9.F30.B28 inv 0
	DCM[1]:INV.FREEZEDFS: R9.F30.B43 inv 0
	DCM[1]:INV.FREEZEDLL: R9.F30.B40 inv 0
	DCM[1]:INV.PSEN: R9.F30.B47 inv 0
	DCM[1]:INV.PSINCDEC: R9.F30.B44 inv 0
	DCM[1]:INV.RST: R9.F30.B48 inv 0
	DCM[1]:INV.SKEWIN: R6.F30.B45 inv 0
	DCM[1]:INV.SKEWRST: R6.F30.B46 inv 0
	DCM[1]:INV.STSADRS0: R9.F30.B29 inv 0
	DCM[1]:INV.STSADRS1: R9.F30.B32 inv 0
	DCM[1]:INV.STSADRS2: R9.F30.B33 inv 0
	DCM[1]:INV.STSADRS3: R9.F30.B36 inv 0
	DCM[1]:INV.STSADRS4: R9.F30.B37 inv 0
	DCM[1]:NO_FEEDBACK: R12.F30.B63 inv 0
	DCM[1]:OPT_INV: R9.F30.B4 R9.F30.B1 R9.F30.B0 inv 000
	DCM[1]:PHASE_SHIFT: R13.F30.B35 R13.F30.B34 R13.F30.B31 R13.F30.B30 R13.F30.B27 R13.F30.B26 R13.F30.B23 R13.F30.B22 inv 00000000
	DCM[1]:PHASE_SHIFT_NEGATIVE: R13.F30.B19 inv 0
	DCM[1]:PROG_ENABLE: R10.F30.B4 inv 0
	DCM[1]:SPREAD_SPECTRUM: R11.F30.B20 R10.F30.B39 R9.F30.B5 R9.F30.B2 R10.F30.B34 R9.F30.B3 R9.F30.B17 R9.F30.B8 R10.F30.B35 R10.F30.B27 R10.F30.B12 R10.F30.B11 R11.F30.B15
		0000000111111: CENTER_HIGH_SPREAD
		0000001111111: CENTER_LOW_SPREAD
		0000000000001: DCM
		0000000011111: NONE
		0001110000001: VIDEO_LINK_M0
		0010110000001: VIDEO_LINK_M1
		1110010000000: VIDEO_LINK_M2
	DCM[1]:STARTUP_WAIT: R11.F30.B10 inv 0
}

bstile IOB {
	IOB[0]:DIFF_TERM: R0.F0.B40 inv 0
	IOB[0]:IBUF_MODE: R0.F0.B58 R0.F0.B57 R0.F0.B56
		010: BYPASS_O
		001: BYPASS_T
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		101: VREF
	IOB[0]:INV.I: R0.F0.B61 inv 0
	IOB[0]:NDRIVE: R0.F0.B22 R0.F0.B21 R0.F0.B20 R0.F0.B19 R0.F0.B18 R0.F0.B17 R0.F0.B16 inv 0100100
	IOB[0]:NSLEW: R0.F0.B39 R0.F0.B38 R0.F0.B37 R0.F0.B36 inv 0100
	IOB[0]:NTERM: R0.F0.B30 R0.F0.B29 R0.F0.B28 R0.F0.B27 R0.F0.B26 R0.F0.B25 R0.F0.B24 inv 0000000
	IOB[0]:OUTPUT_ENABLE: R0.F0.B63 inv 0
	IOB[0]:OUTPUT_LOW_VOLTAGE: R0.F0.B46 inv 0
	IOB[0]:PCI_CLAMP: R0.F0.B47 inv 0
	IOB[0]:PCI_INPUT: R0.F0.B60 inv 0
	IOB[0]:PDRIVE: R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 001011
	IOB[0]:PRE_EMPHASIS: R0.F0.B45 inv 0
	IOB[0]:PSLEW: R0.F0.B35 R0.F0.B34 R0.F0.B33 R0.F0.B32 inv 0100
	IOB[0]:PTERM: R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 inv 000000
	IOB[0]:PULLTYPE: R0.F0.B50 R0.F0.B49 R0.F0.B48
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SUSPEND: R0.F0.B55 R0.F0.B54 R0.F0.B53 R0.F0.B52 R0.F0.B51
		00000: 3STATE
		01000: 3STATE_KEEPER
		10000: 3STATE_OCT_ON
		00010: 3STATE_PULLDOWN
		00100: 3STATE_PULLUP
		00001: DRIVE_LAST_VALUE
	IOB[0]:TML: R0.F0.B15 inv 0
	IOB[0]:VREF: R0.F0.B62 inv 0
	IOB[0]:VREF_HV: R0.F0.B59 inv 0
	IOB[1]:DIFF_MODE: R0.F0.B107 R0.F0.B106
		01: LVDS
		00: NONE
		10: TMDS
	IOB[1]:DIFF_OUTPUT_ENABLE: R0.F0.B104 inv 0
	IOB[1]:IBUF_MODE: R0.F0.B122 R0.F0.B121 R0.F0.B120
		010: BYPASS_O
		001: BYPASS_T
		111: CMOS_VCCAUX
		011: CMOS_VCCINT
		100: CMOS_VCCO
		110: DIFF
		000: NONE
		101: VREF
	IOB[1]:INV.I: R0.F0.B125 inv 0
	IOB[1]:LVDS_GROUP: R0.F0.B105 inv 0
	IOB[1]:NDRIVE: R0.F0.B86 R0.F0.B85 R0.F0.B84 R0.F0.B83 R0.F0.B82 R0.F0.B81 R0.F0.B80 inv 0100100
	IOB[1]:NSLEW: R0.F0.B103 R0.F0.B102 R0.F0.B101 R0.F0.B100 inv 0100
	IOB[1]:NTERM: R0.F0.B94 R0.F0.B93 R0.F0.B92 R0.F0.B91 R0.F0.B90 R0.F0.B89 R0.F0.B88 inv 0000000
	IOB[1]:OUTPUT_ENABLE: R0.F0.B127 inv 0
	IOB[1]:OUTPUT_LOW_VOLTAGE: R0.F0.B110 inv 0
	IOB[1]:PCI_CLAMP: R0.F0.B111 inv 0
	IOB[1]:PCI_INPUT: R0.F0.B124 inv 0
	IOB[1]:PDRIVE: R0.F0.B69 R0.F0.B68 R0.F0.B67 R0.F0.B66 R0.F0.B65 R0.F0.B64 inv 001011
	IOB[1]:PRE_EMPHASIS: R0.F0.B109 inv 0
	IOB[1]:PSLEW: R0.F0.B99 R0.F0.B98 R0.F0.B97 R0.F0.B96 inv 0100
	IOB[1]:PTERM: R0.F0.B77 R0.F0.B76 R0.F0.B75 R0.F0.B74 R0.F0.B73 R0.F0.B72 inv 000000
	IOB[1]:PULLTYPE: R0.F0.B114 R0.F0.B113 R0.F0.B112
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SUSPEND: R0.F0.B119 R0.F0.B118 R0.F0.B117 R0.F0.B116 R0.F0.B115
		00000: 3STATE
		01000: 3STATE_KEEPER
		10000: 3STATE_OCT_ON
		00010: 3STATE_PULLDOWN
		00100: 3STATE_PULLUP
		00001: DRIVE_LAST_VALUE
	IOB[1]:TML: R0.F0.B79 inv 0
	IOB[1]:VREF_HV: R0.F0.B123 inv 0
}

bstile IOI_SN {
	ILOGIC[0]:BITSLIP_ENABLE: R0.F26.B22 inv 0
	ILOGIC[0]:CASCADE_ENABLE: R0.F22.B34 inv 0
	ILOGIC[0]:DATA_WIDTH_RELOAD: R0.F27.B39 R0.F27.B38
		11: 1
		10: 2
		01: 3
		00: 4
	ILOGIC[0]:DATA_WIDTH_START: R0.F26.B23 R0.F26.B21
		00: 2
		01: 3
		10: 4
	ILOGIC[0]:DDR: R0.F22.B40 inv 0
	ILOGIC[0]:ENABLE: R0.F26.B32 inv 0
	ILOGIC[0]:ENABLE.IOCE: R0.F26.B26 inv 0
	ILOGIC[0]:IFF_CE_ENABLE: R0.F22.B31 inv 1
	ILOGIC[0]:IFF_DELAY_ENABLE: R0.F28.B55 inv 1
	ILOGIC[0]:IFF_INIT: R0.F22.B38 inv 0
	ILOGIC[0]:IFF_LATCH: R0.F22.B33 inv 0
	ILOGIC[0]:IFF_REV_USED: R0.F22.B35 inv 0
	ILOGIC[0]:IFF_SRVAL: R0.F22.B37 inv 0
	ILOGIC[0]:IFF_SR_SYNC: R0.F22.B32 inv 1
	ILOGIC[0]:IFF_SR_USED: R0.F22.B39 inv 0
	ILOGIC[0]:I_DELAY_ENABLE: R0.F29.B57 inv 1
	ILOGIC[0]:MUX.CLK: R0.F26.B41 R0.F26.B40
		01: ICLK0
		10: ICLK1
		00: NONE
	ILOGIC[0]:MUX.D: R0.F23.B43 R0.F23.B42
		00: IOB_I
		11: OTHER_IOB_I
	ILOGIC[0]:MUX.Q1: R0.F27.B46 R0.F27.B47
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[0]:MUX.Q2: R0.F27.B45 R0.F27.B44
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[0]:MUX.Q3: R0.F27.B42 R0.F27.B43
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[0]:MUX.Q4: R0.F27.B41 R0.F27.B40
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[0]:MUX.SR: R0.F22.B36
		1: INT
		0: OLOGIC_SR
	ILOGIC[0]:ROW1_CLK_ENABLE: R0.F22.B45 inv 0
	ILOGIC[0]:ROW2_CLK_ENABLE: R0.F22.B44 inv 0
	ILOGIC[0]:ROW3_CLK_ENABLE: R0.F22.B46 inv 0
	ILOGIC[0]:ROW4_CLK_ENABLE: R0.F22.B47 inv 0
	ILOGIC[0]:TSBYPASS_MUX: R0.F29.B58
		0: GND
		1: T
	ILOGIC[1]:BITSLIP_ENABLE: R0.F26.B17 inv 0
	ILOGIC[1]:CASCADE_ENABLE: R0.F26.B16 inv 0
	ILOGIC[1]:DATA_WIDTH_RELOAD: R0.F27.B37 R0.F27.B36 R0.F27.B18
		111: 1
		110: 2
		101: 3
		100: 4
		011: 5
		010: 6
		001: 7
		000: 8
	ILOGIC[1]:DATA_WIDTH_START: R0.F26.B18 R0.F26.B19 R0.F26.B20
		000: 2
		001: 3
		010: 4
		011: 5
		100: 6
		101: 7
		110: 8
	ILOGIC[1]:DDR: R0.F22.B60 inv 0
	ILOGIC[1]:ENABLE: R0.F26.B35 inv 0
	ILOGIC[1]:ENABLE.IOCE: R0.F26.B24 inv 0
	ILOGIC[1]:IFF_CE_ENABLE: R0.F22.B57 inv 1
	ILOGIC[1]:IFF_DELAY_ENABLE: R0.F28.B8 inv 1
	ILOGIC[1]:IFF_INIT: R0.F22.B41 inv 0
	ILOGIC[1]:IFF_LATCH: R0.F22.B63 inv 0
	ILOGIC[1]:IFF_REV_USED: R0.F22.B59 inv 0
	ILOGIC[1]:IFF_SRVAL: R0.F22.B55 inv 0
	ILOGIC[1]:IFF_SR_SYNC: R0.F22.B62 inv 1
	ILOGIC[1]:IFF_SR_USED: R0.F22.B42 inv 0
	ILOGIC[1]:I_DELAY_ENABLE: R0.F29.B6 inv 1
	ILOGIC[1]:MUX.CLK: R0.F26.B43 R0.F26.B42
		01: ICLK0
		10: ICLK1
		00: NONE
	ILOGIC[1]:MUX.Q1: R0.F27.B49 R0.F27.B48
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[1]:MUX.Q2: R0.F27.B50 R0.F27.B51
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[1]:MUX.Q3: R0.F27.B53 R0.F27.B52
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[1]:MUX.Q4: R0.F27.B54 R0.F27.B55
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[1]:MUX.SR: R0.F22.B58
		1: INT
		0: OLOGIC_SR
	ILOGIC[1]:ROW1_CLK_ENABLE: R0.F22.B50 inv 0
	ILOGIC[1]:ROW2_CLK_ENABLE: R0.F22.B51 inv 0
	ILOGIC[1]:ROW3_CLK_ENABLE: R0.F22.B49 inv 0
	ILOGIC[1]:ROW4_CLK_ENABLE: R0.F22.B48 inv 0
	ILOGIC[1]:TSBYPASS_MUX: R0.F29.B5
		0: GND
		1: T
	IODELAY[0]:CAL_DELAY_MAX: R0.F28.B56 R0.F28.B57 R0.F28.B58 R0.F28.B59 R0.F28.B60 R0.F28.B61 R0.F28.B62 R0.F28.B63 inv 00000000
	IODELAY[0]:COUNTER_WRAPAROUND: R0.F28.B46
		1: STAY_AT_LIMIT
		0: WRAPAROUND
	IODELAY[0]:DELAYCHAIN_OSC: R0.F23.B56 inv 0
	IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB: R0.F25.B54 R0.F25.B44 inv 00
	IODELAY[0]:DELAY_SRC: R0.F28.B53 R0.F28.B50
		11: IDATAIN
		00: IO
		01: ODATAIN
	IODELAY[0]:DIFF_PHASE_DETECTOR: R0.F25.B55 inv 0
	IODELAY[0]:DRP06: R0.F28.B43 R0.F28.B41 R0.F28.B49 R0.F28.B55 R0.F28.B53 R0.F28.B50 R0.F28.B47 R0.F28.B45 inv 00000000
	IODELAY[0]:DRP07: R0.F28.B42 R0.F28.B40 R0.F28.B48 R0.F28.B54 R0.F28.B52 R0.F28.B51 R0.F28.B46 R0.F28.B44 inv 00000000
	IODELAY[0]:DRP_ADDR: R0.F28.B32 R0.F28.B36 R0.F28.B37 R0.F28.B38 R0.F28.B39 inv 00000
	IODELAY[0]:ENABLE.CIN: R0.F23.B58 R0.F23.B57 R0.F23.B41 inv 000
	IODELAY[0]:ENABLE.ODATAIN: R0.F29.B59 inv 0
	IODELAY[0]:IDELAY_FIXED: R0.F22.B52 inv 0
	IODELAY[0]:IDELAY_FROM_HALF_MAX: R0.F28.B44 inv 0
	IODELAY[0]:IDELAY_MODE: R0.F23.B54 R0.F23.B44
		00: NORMAL
		11: PCI
	IODELAY[0]:IDELAY_VALUE_N: R0.F24.B62 R0.F24.B60 R0.F24.B58 R0.F24.B56 R0.F24.B55 R0.F24.B53 R0.F24.B51 R0.F24.B49 inv 00000000
	IODELAY[0]:IDELAY_VALUE_P: R0.F24.B33 R0.F24.B35 R0.F24.B37 R0.F24.B39 R0.F24.B40 R0.F24.B42 R0.F24.B44 R0.F24.B46 inv 00000000
	IODELAY[0]:IODELAY_CHANGE: R0.F28.B51
		0: CHANGE_ON_CLOCK
		1: CHANGE_ON_DATA
	IODELAY[0]:LUMPED_DELAY: R0.F28.B52 inv 0
	IODELAY[0]:LUMPED_DELAY_SELECT: R0.F28.B54 inv 0
	IODELAY[0]:MODE: R0.F29.B56 R0.F23.B55 R0.F29.B44 R0.F29.B42
		0011: IODELAY2
		0000: IODRP2
		1100: IODRP2_MCB
	IODELAY[0]:MUX.IOCLK: R0.F26.B3
		0: ILOGIC_CLK
		1: OLOGIC_CLK
	IODELAY[0]:ODELAY_VALUE_N: R0.F24.B63 R0.F24.B61 R0.F24.B59 R0.F24.B57 R0.F24.B54 R0.F24.B52 R0.F24.B50 R0.F24.B48 inv 00000000
	IODELAY[0]:ODELAY_VALUE_P: R0.F24.B32 R0.F24.B34 R0.F24.B36 R0.F24.B38 R0.F24.B41 R0.F24.B43 R0.F24.B45 R0.F24.B47 inv 00000000
	IODELAY[0]:PLUS1: R0.F28.B45 inv 0
	IODELAY[0]:TEST_GLITCH_FILTER: R0.F29.B45 inv 0
	IODELAY[0]:TEST_NCOUNTER: R0.F25.B51 inv 0
	IODELAY[0]:TEST_PCOUNTER: R0.F25.B49 inv 0
	IODELAY[1]:CAL_DELAY_MAX: R0.F28.B7 R0.F28.B6 R0.F28.B5 R0.F28.B4 R0.F28.B3 R0.F28.B2 R0.F28.B1 R0.F28.B0 inv 00000000
	IODELAY[1]:COUNTER_WRAPAROUND: R0.F28.B17
		1: STAY_AT_LIMIT
		0: WRAPAROUND
	IODELAY[1]:DELAYCHAIN_OSC: R0.F23.B7 inv 0
	IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB: R0.F25.B19 R0.F25.B9 inv 00
	IODELAY[1]:DELAY_SRC: R0.F28.B10 R0.F28.B13
		11: IDATAIN
		00: IO
		01: ODATAIN
	IODELAY[1]:DIFF_PHASE_DETECTOR: R0.F25.B20 inv 0
	IODELAY[1]:DRP06: R0.F28.B20 R0.F28.B22 R0.F28.B14 R0.F28.B8 R0.F28.B10 R0.F28.B13 R0.F28.B16 R0.F28.B18 inv 00000000
	IODELAY[1]:DRP07: R0.F28.B21 R0.F28.B23 R0.F28.B15 R0.F28.B9 R0.F28.B11 R0.F28.B12 R0.F28.B17 R0.F28.B19 inv 00000000
	IODELAY[1]:DRP_ADDR: R0.F28.B31 R0.F28.B27 R0.F28.B26 R0.F28.B25 R0.F28.B24 inv 00000
	IODELAY[1]:ENABLE.CIN: R0.F23.B22 R0.F23.B6 R0.F23.B5 inv 000
	IODELAY[1]:ENABLE.ODATAIN: R0.F29.B4 inv 0
	IODELAY[1]:EVENT_SEL: R0.F28.B16 R0.F28.B18 inv 00
	IODELAY[1]:IDELAY_FIXED: R0.F22.B16 inv 0
	IODELAY[1]:IDELAY_FROM_HALF_MAX: R0.F28.B19 inv 0
	IODELAY[1]:IDELAY_MODE: R0.F23.B19 R0.F23.B9
		00: NORMAL
		11: PCI
	IODELAY[1]:IDELAY_VALUE_N: R0.F24.B1 R0.F24.B3 R0.F24.B5 R0.F24.B7 R0.F24.B8 R0.F24.B10 R0.F24.B12 R0.F24.B14 inv 00000000
	IODELAY[1]:IDELAY_VALUE_P: R0.F24.B30 R0.F24.B28 R0.F24.B26 R0.F24.B24 R0.F24.B23 R0.F24.B21 R0.F24.B19 R0.F24.B17 inv 00000000
	IODELAY[1]:IODELAY_CHANGE: R0.F28.B12
		0: CHANGE_ON_CLOCK
		1: CHANGE_ON_DATA
	IODELAY[1]:LUMPED_DELAY: R0.F28.B11 inv 0
	IODELAY[1]:LUMPED_DELAY_SELECT: R0.F28.B9 inv 0
	IODELAY[1]:MODE: R0.F29.B7 R0.F23.B8 R0.F29.B21 R0.F29.B19
		0011: IODELAY2
		0000: IODRP2
		1100: IODRP2_MCB
	IODELAY[1]:MUX.IOCLK: R0.F26.B1
		0: ILOGIC_CLK
		1: OLOGIC_CLK
	IODELAY[1]:ODELAY_VALUE_N: R0.F24.B0 R0.F24.B2 R0.F24.B4 R0.F24.B6 R0.F24.B9 R0.F24.B11 R0.F24.B13 R0.F24.B15 inv 00000000
	IODELAY[1]:ODELAY_VALUE_P: R0.F24.B31 R0.F24.B29 R0.F24.B27 R0.F24.B25 R0.F24.B22 R0.F24.B20 R0.F24.B18 R0.F24.B16 inv 00000000
	IODELAY[1]:TEST_GLITCH_FILTER: R0.F29.B18 inv 0
	IODELAY[1]:TEST_NCOUNTER: R0.F25.B12 inv 0
	IODELAY[1]:TEST_PCOUNTER: R0.F25.B0 inv 0
	IODELAY_COMMON:DIFF_PHASE_DETECTOR: R0.F27.B63 inv 0
	IODELAY_COMMON:DRP_ENABLE: R0.F25.B28 inv 0
	IODELAY_COMMON:DRP_FROM_MCB: R0.F25.B46 inv 0
	IODELAY_COMMON:ENFFSCAN_DRP: R0.F26.B9 R0.F25.B43 inv 00
	IODELAY_COMMON:MCB_ADDRESS: R0.F25.B47 R0.F25.B39 R0.F25.B26 R0.F25.B24 inv 0000
	IOI:MEM_PLL_DIV_EN: R0.F25.B56 inv 0
	IOI:MEM_PLL_POL_SEL: R0.F25.B57
		0: INVERTED
		1: NOTINVERTED
	IOICLK[0]:DDR_ALIGNMENT: R0.F29.B54 R0.F29.B55
		01: CLK0
		10: CLK1
		00: NONE
	IOICLK[0]:DDR_ENABLE: R0.F29.B41 R0.F29.B40 inv 00
	IOICLK[0]:INV.CLK0: R0.F29.B38 inv 0
	IOICLK[0]:INV.CLK1: R0.F23.B38 inv 0
	IOICLK[0]:INV.CLK2: R0.F29.B39 inv 0
	IOICLK[0]:MUX.CE0: R0.F29.B53 R0.F29.B52 R0.F29.B50
		001: IOCE0
		010: IOCE2
		000: NONE
		100: PLLCE0
	IOICLK[0]:MUX.CE1: R0.F23.B53 R0.F23.B52 R0.F23.B51
		001: IOCE1
		010: IOCE3
		000: NONE
		100: PLLCE1
	IOICLK[0]:MUX.CLK0: R0.F29.B37 R0.F29.B35 R0.F29.B36 R0.F29.B32 R0.F29.B33
		01000: CKINT0
		10000: CKINT1
		00001: IOCLK0
		00010: IOCLK2
		00000: NONE
		00100: PLLCLK0
	IOICLK[0]:MUX.CLK1: R0.F23.B35 R0.F23.B37 R0.F23.B36 R0.F23.B32 R0.F23.B33
		01000: CKINT0
		10000: CKINT1
		00001: IOCLK1
		00010: IOCLK3
		00000: NONE
		00100: PLLCLK1
	IOICLK[0]:MUX.CLK2: R0.F23.B40 R0.F23.B39
		00: NONE
		01: PLLCLK0
		10: PLLCLK1
	IOICLK[0]:MUX.ICE: R0.F29.B60 R0.F29.B62 R0.F29.B61
		001: CE0
		010: CE1
		100: DDR
		000: NONE
	IOICLK[0]:MUX.ICLK: R0.F29.B48 R0.F29.B49 R0.F23.B46 R0.F23.B47
		0001: CLK0
		0010: CLK1
		0100: CLK2
		1000: DDR
		0000: NONE
	IOICLK[0]:MUX.OCE: R0.F23.B59 R0.F23.B61 R0.F23.B60
		001: CE0
		010: CE1
		100: DDR
		000: NONE
	IOICLK[0]:MUX.OCLK: R0.F23.B49 R0.F23.B50 R0.F23.B45 R0.F23.B48
		0001: CLK0
		0010: CLK1
		0100: CLK2
		1000: DDR
		0000: NONE
	IOICLK[1]:DDR_ALIGNMENT: R0.F29.B9 R0.F29.B8
		01: CLK0
		10: CLK1
		00: NONE
	IOICLK[1]:DDR_ENABLE: R0.F29.B23 R0.F29.B22 inv 00
	IOICLK[1]:INV.CLK0: R0.F29.B25 inv 0
	IOICLK[1]:INV.CLK1: R0.F23.B25 inv 0
	IOICLK[1]:INV.CLK2: R0.F29.B24 inv 0
	IOICLK[1]:MUX.CE0: R0.F29.B10 R0.F29.B11 R0.F29.B13
		001: IOCE0
		010: IOCE2
		000: NONE
		100: PLLCE0
	IOICLK[1]:MUX.CE1: R0.F23.B10 R0.F23.B11 R0.F23.B12
		001: IOCE1
		010: IOCE3
		000: NONE
		100: PLLCE1
	IOICLK[1]:MUX.CLK0: R0.F29.B26 R0.F29.B28 R0.F29.B27 R0.F29.B31 R0.F29.B30
		01000: CKINT0
		10000: CKINT1
		00001: IOCLK0
		00010: IOCLK2
		00000: NONE
		00100: PLLCLK0
	IOICLK[1]:MUX.CLK1: R0.F23.B28 R0.F23.B26 R0.F23.B27 R0.F23.B31 R0.F23.B30
		01000: CKINT0
		10000: CKINT1
		00001: IOCLK1
		00010: IOCLK3
		00000: NONE
		00100: PLLCLK1
	IOICLK[1]:MUX.CLK2: R0.F23.B23 R0.F23.B24
		00: NONE
		01: PLLCLK0
		10: PLLCLK1
	IOICLK[1]:MUX.ICE: R0.F29.B3 R0.F29.B1 R0.F29.B2
		001: CE0
		010: CE1
		100: DDR
		000: NONE
	IOICLK[1]:MUX.ICLK: R0.F29.B15 R0.F29.B14 R0.F23.B17 R0.F23.B16
		0001: CLK0
		0010: CLK1
		0100: CLK2
		1000: DDR
		0000: NONE
	IOICLK[1]:MUX.OCE: R0.F23.B4 R0.F23.B2 R0.F23.B3
		001: CE0
		010: CE1
		100: DDR
		000: NONE
	IOICLK[1]:MUX.OCLK: R0.F23.B14 R0.F23.B13 R0.F23.B18 R0.F23.B15
		0001: CLK0
		0010: CLK1
		0100: CLK2
		1000: DDR
		0000: NONE
	OLOGIC[0]:CASCADE_ENABLE: R0.F26.B46 inv 0
	OLOGIC[0]:DDR_OPPOSITE_EDGE: R0.F27.B14 inv 0
	OLOGIC[0]:ENABLE: R0.F26.B28 inv 0
	OLOGIC[0]:ENABLE.IOCE: R0.F26.B27 inv 0
	OLOGIC[0]:MISR_ENABLE_CLK: R0.F26.B13 inv 0
	OLOGIC[0]:MISR_ENABLE_DATA: R0.F26.B12 inv 0
	OLOGIC[0]:MISR_RESET: R0.F26.B10 inv 0
	OLOGIC[0]:MUX.CLK: R0.F26.B37 R0.F26.B36
		00: NONE
		01: OCLK0
		10: OCLK1
	OLOGIC[0]:MUX.D: R0.F27.B12
		0: INT
		1: MCB
	OLOGIC[0]:MUX.OCE: R0.F28.B43
		0: INT
		1: PCI_CE
	OLOGIC[0]:MUX.REV: R0.F22.B0
		0: GND
		1: INT
	OLOGIC[0]:MUX.SR: R0.F22.B1
		0: GND
		1: INT
	OLOGIC[0]:MUX.T: R0.F27.B2
		0: INT
		1: MCB
	OLOGIC[0]:MUX.TRAIN: R0.F26.B47 R0.F26.B45
		00: GND
		01: INT
		10: MCB
	OLOGIC[0]:OFF_CE_ENABLE: R0.F27.B11 inv 0
	OLOGIC[0]:OFF_CE_OR_DDR: R0.F27.B10 inv 0
	OLOGIC[0]:OFF_INIT: R0.F22.B9 inv 0
	OLOGIC[0]:OFF_LATCH: R0.F22.B13 inv 0
	OLOGIC[0]:OFF_RANK1_BYPASS: R0.F27.B15 inv 0
	OLOGIC[0]:OFF_RANK1_CLK_ENABLE: R0.F27.B9 inv 0
	OLOGIC[0]:OFF_RANK2_CLK_ENABLE: R0.F27.B8 inv 0
	OLOGIC[0]:OFF_REV_ENABLE: R0.F22.B11 inv 0
	OLOGIC[0]:OFF_SRVAL: R0.F22.B8 inv 0
	OLOGIC[0]:OFF_SR_ENABLE: R0.F22.B12 inv 0
	OLOGIC[0]:OFF_SR_SYNC: R0.F22.B10 inv 1
	OLOGIC[0]:OMUX: R0.F28.B49
		1: D1
		0: OUTFF
	OLOGIC[0]:OUTPUT_MODE: R0.F27.B0
		1: DIFFERENTIAL
		0: SINGLE_ENDED
	OLOGIC[0]:TFF_CE_ENABLE: R0.F27.B4 inv 0
	OLOGIC[0]:TFF_CE_OR_DDR: R0.F27.B5 inv 0
	OLOGIC[0]:TFF_INIT: R0.F22.B6 inv 0
	OLOGIC[0]:TFF_LATCH: R0.F22.B2 inv 0
	OLOGIC[0]:TFF_RANK1_BYPASS: R0.F27.B1 inv 0
	OLOGIC[0]:TFF_RANK1_CLK_ENABLE: R0.F27.B6 inv 0
	OLOGIC[0]:TFF_RANK2_CLK_ENABLE: R0.F27.B7 inv 0
	OLOGIC[0]:TFF_REV_ENABLE: R0.F22.B4 inv 0
	OLOGIC[0]:TFF_SRVAL: R0.F22.B7 inv 0
	OLOGIC[0]:TFF_SR_ENABLE: R0.F22.B3 inv 0
	OLOGIC[0]:TFF_SR_SYNC: R0.F22.B5 inv 1
	OLOGIC[0]:TMUX: R0.F28.B41
		1: T1
		0: TFF
	OLOGIC[0]:TRAIN_PATTERN: R0.F27.B3 R0.F27.B13 R0.F27.B17 R0.F27.B16 inv 0000
	OLOGIC[1]:CASCADE_ENABLE: R0.F22.B30 inv 0
	OLOGIC[1]:DDR_OPPOSITE_EDGE: R0.F27.B29 inv 0
	OLOGIC[1]:ENABLE: R0.F26.B31 inv 0
	OLOGIC[1]:ENABLE.IOCE: R0.F26.B25 inv 0
	OLOGIC[1]:MISR_ENABLE_CLK: R0.F26.B14 inv 0
	OLOGIC[1]:MISR_ENABLE_DATA: R0.F26.B15 inv 0
	OLOGIC[1]:MISR_RESET: R0.F26.B11 inv 0
	OLOGIC[1]:MUX.CLK: R0.F26.B39 R0.F26.B38
		00: NONE
		01: OCLK0
		10: OCLK1
	OLOGIC[1]:MUX.D: R0.F27.B35
		0: INT
		1: MCB
	OLOGIC[1]:MUX.OCE: R0.F28.B20
		0: INT
		1: PCI_CE
	OLOGIC[1]:MUX.REV: R0.F22.B14
		0: GND
		1: INT
	OLOGIC[1]:MUX.SR: R0.F22.B15
		0: GND
		1: INT
	OLOGIC[1]:MUX.T: R0.F27.B28
		0: INT
		1: MCB
	OLOGIC[1]:MUX.TRAIN: R0.F26.B48 R0.F26.B44
		00: GND
		01: INT
		10: MCB
	OLOGIC[1]:OFF_CE_ENABLE: R0.F27.B27 inv 0
	OLOGIC[1]:OFF_CE_OR_DDR: R0.F27.B26 inv 0
	OLOGIC[1]:OFF_INIT: R0.F22.B25 inv 0
	OLOGIC[1]:OFF_LATCH: R0.F22.B29 inv 0
	OLOGIC[1]:OFF_RANK1_BYPASS: R0.F27.B34 inv 0
	OLOGIC[1]:OFF_RANK1_CLK_ENABLE: R0.F27.B25 inv 0
	OLOGIC[1]:OFF_RANK2_CLK_ENABLE: R0.F27.B24 inv 0
	OLOGIC[1]:OFF_REV_ENABLE: R0.F22.B27 inv 0
	OLOGIC[1]:OFF_SRVAL: R0.F22.B24 inv 0
	OLOGIC[1]:OFF_SR_ENABLE: R0.F22.B28 inv 0
	OLOGIC[1]:OFF_SR_SYNC: R0.F22.B26 inv 1
	OLOGIC[1]:OMUX: R0.F28.B14
		1: D1
		0: OUTFF
	OLOGIC[1]:TFF_CE_ENABLE: R0.F27.B20 inv 0
	OLOGIC[1]:TFF_CE_OR_DDR: R0.F27.B21 inv 0
	OLOGIC[1]:TFF_INIT: R0.F22.B22 inv 0
	OLOGIC[1]:TFF_LATCH: R0.F22.B18 inv 0
	OLOGIC[1]:TFF_RANK1_BYPASS: R0.F27.B19 inv 0
	OLOGIC[1]:TFF_RANK1_CLK_ENABLE: R0.F27.B22 inv 0
	OLOGIC[1]:TFF_RANK2_CLK_ENABLE: R0.F27.B23 inv 0
	OLOGIC[1]:TFF_REV_ENABLE: R0.F22.B20 inv 0
	OLOGIC[1]:TFF_SRVAL: R0.F22.B23 inv 0
	OLOGIC[1]:TFF_SR_ENABLE: R0.F22.B19 inv 0
	OLOGIC[1]:TFF_SR_SYNC: R0.F22.B21 inv 1
	OLOGIC[1]:TMUX: R0.F28.B22
		1: T1
		0: TFF
	OLOGIC[1]:TRAIN_PATTERN: R0.F27.B30 R0.F27.B31 R0.F27.B32 R0.F27.B33 inv 0000
}

bstile IOI_WE {
	ILOGIC[0]:BITSLIP_ENABLE: R0.F29.B22 inv 0
	ILOGIC[0]:CASCADE_ENABLE: R0.F22.B34 inv 0
	ILOGIC[0]:DATA_WIDTH_RELOAD: R0.F27.B39 R0.F27.B38
		11: 1
		10: 2
		01: 3
		00: 4
	ILOGIC[0]:DATA_WIDTH_START: R0.F29.B23 R0.F29.B21
		00: 2
		01: 3
		10: 4
	ILOGIC[0]:DDR: R0.F22.B40 inv 0
	ILOGIC[0]:ENABLE: R0.F29.B32 inv 0
	ILOGIC[0]:ENABLE.IOCE: R0.F29.B26 inv 0
	ILOGIC[0]:IFF_CE_ENABLE: R0.F22.B31 inv 1
	ILOGIC[0]:IFF_DELAY_ENABLE: R0.F28.B55 inv 1
	ILOGIC[0]:IFF_INIT: R0.F22.B38 inv 0
	ILOGIC[0]:IFF_LATCH: R0.F22.B33 inv 0
	ILOGIC[0]:IFF_REV_USED: R0.F22.B35 inv 0
	ILOGIC[0]:IFF_SRVAL: R0.F22.B37 inv 0
	ILOGIC[0]:IFF_SR_SYNC: R0.F22.B32 inv 1
	ILOGIC[0]:IFF_SR_USED: R0.F22.B39 inv 0
	ILOGIC[0]:I_DELAY_ENABLE: R0.F23.B57 inv 1
	ILOGIC[0]:MUX.CLK: R0.F29.B41 R0.F29.B40
		01: ICLK0
		10: ICLK1
		00: NONE
	ILOGIC[0]:MUX.D: R0.F24.B43 R0.F24.B42
		00: IOB_I
		11: OTHER_IOB_I
	ILOGIC[0]:MUX.Q1: R0.F27.B46 R0.F27.B47
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[0]:MUX.Q2: R0.F27.B45 R0.F27.B44
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[0]:MUX.Q3: R0.F27.B42 R0.F27.B43
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[0]:MUX.Q4: R0.F27.B41 R0.F27.B40
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[0]:MUX.SR: R0.F22.B36
		1: INT
		0: OLOGIC_SR
	ILOGIC[0]:ROW1_CLK_ENABLE: R0.F22.B45 inv 0
	ILOGIC[0]:ROW2_CLK_ENABLE: R0.F22.B44 inv 0
	ILOGIC[0]:ROW3_CLK_ENABLE: R0.F22.B46 inv 0
	ILOGIC[0]:ROW4_CLK_ENABLE: R0.F22.B47 inv 0
	ILOGIC[0]:TSBYPASS_MUX: R0.F23.B58
		0: GND
		1: T
	ILOGIC[1]:BITSLIP_ENABLE: R0.F29.B17 inv 0
	ILOGIC[1]:CASCADE_ENABLE: R0.F29.B16 inv 0
	ILOGIC[1]:DATA_WIDTH_RELOAD: R0.F27.B37 R0.F27.B36 R0.F27.B18
		111: 1
		110: 2
		101: 3
		100: 4
		011: 5
		010: 6
		001: 7
		000: 8
	ILOGIC[1]:DATA_WIDTH_START: R0.F29.B18 R0.F29.B19 R0.F29.B20
		000: 2
		001: 3
		010: 4
		011: 5
		100: 6
		101: 7
		110: 8
	ILOGIC[1]:DDR: R0.F22.B60 inv 0
	ILOGIC[1]:ENABLE: R0.F29.B35 inv 0
	ILOGIC[1]:ENABLE.IOCE: R0.F29.B24 inv 0
	ILOGIC[1]:IFF_CE_ENABLE: R0.F22.B57 inv 1
	ILOGIC[1]:IFF_DELAY_ENABLE: R0.F28.B8 inv 1
	ILOGIC[1]:IFF_INIT: R0.F22.B41 inv 0
	ILOGIC[1]:IFF_LATCH: R0.F22.B63 inv 0
	ILOGIC[1]:IFF_REV_USED: R0.F22.B59 inv 0
	ILOGIC[1]:IFF_SRVAL: R0.F22.B55 inv 0
	ILOGIC[1]:IFF_SR_SYNC: R0.F22.B62 inv 1
	ILOGIC[1]:IFF_SR_USED: R0.F22.B42 inv 0
	ILOGIC[1]:I_DELAY_ENABLE: R0.F23.B6 inv 1
	ILOGIC[1]:MUX.CLK: R0.F29.B43 R0.F29.B42
		01: ICLK0
		10: ICLK1
		00: NONE
	ILOGIC[1]:MUX.Q1: R0.F27.B49 R0.F27.B48
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[1]:MUX.Q2: R0.F27.B50 R0.F27.B51
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[1]:MUX.Q3: R0.F27.B53 R0.F27.B52
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[1]:MUX.Q4: R0.F27.B54 R0.F27.B55
		01: NETWORKING
		10: NETWORKING_PIPELINED
		11: RETIMED
		00: SHIFT_REGISTER
	ILOGIC[1]:MUX.SR: R0.F22.B58
		1: INT
		0: OLOGIC_SR
	ILOGIC[1]:ROW1_CLK_ENABLE: R0.F22.B50 inv 0
	ILOGIC[1]:ROW2_CLK_ENABLE: R0.F22.B51 inv 0
	ILOGIC[1]:ROW3_CLK_ENABLE: R0.F22.B49 inv 0
	ILOGIC[1]:ROW4_CLK_ENABLE: R0.F22.B48 inv 0
	ILOGIC[1]:TSBYPASS_MUX: R0.F23.B5
		0: GND
		1: T
	IODELAY[0]:CAL_DELAY_MAX: R0.F28.B56 R0.F28.B57 R0.F28.B58 R0.F28.B59 R0.F28.B60 R0.F28.B61 R0.F28.B62 R0.F28.B63 inv 00000000
	IODELAY[0]:COUNTER_WRAPAROUND: R0.F28.B46
		1: STAY_AT_LIMIT
		0: WRAPAROUND
	IODELAY[0]:DELAYCHAIN_OSC: R0.F24.B56 inv 0
	IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB: R0.F26.B54 R0.F26.B44 inv 00
	IODELAY[0]:DELAY_SRC: R0.F28.B53 R0.F28.B50
		11: IDATAIN
		00: IO
		01: ODATAIN
	IODELAY[0]:DIFF_PHASE_DETECTOR: R0.F26.B55 inv 0
	IODELAY[0]:DRP06: R0.F28.B43 R0.F28.B41 R0.F28.B49 R0.F28.B55 R0.F28.B53 R0.F28.B50 R0.F28.B47 R0.F28.B45 inv 00000000
	IODELAY[0]:DRP07: R0.F28.B42 R0.F28.B40 R0.F28.B48 R0.F28.B54 R0.F28.B52 R0.F28.B51 R0.F28.B46 R0.F28.B44 inv 00000000
	IODELAY[0]:DRP_ADDR: R0.F28.B32 R0.F28.B36 R0.F28.B37 R0.F28.B38 R0.F28.B39 inv 00000
	IODELAY[0]:ENABLE.CIN: R0.F24.B58 R0.F24.B57 R0.F24.B41 inv 000
	IODELAY[0]:ENABLE.ODATAIN: R0.F23.B59 inv 0
	IODELAY[0]:IDELAY_FIXED: R0.F22.B52 inv 0
	IODELAY[0]:IDELAY_FROM_HALF_MAX: R0.F28.B44 inv 0
	IODELAY[0]:IDELAY_MODE: R0.F24.B54 R0.F24.B44
		00: NORMAL
		11: PCI
	IODELAY[0]:IDELAY_VALUE_N: R0.F25.B62 R0.F25.B60 R0.F25.B58 R0.F25.B56 R0.F25.B55 R0.F25.B53 R0.F25.B51 R0.F25.B49 inv 00000000
	IODELAY[0]:IDELAY_VALUE_P: R0.F25.B33 R0.F25.B35 R0.F25.B37 R0.F25.B39 R0.F25.B40 R0.F25.B42 R0.F25.B44 R0.F25.B46 inv 00000000
	IODELAY[0]:IODELAY_CHANGE: R0.F28.B51
		0: CHANGE_ON_CLOCK
		1: CHANGE_ON_DATA
	IODELAY[0]:LUMPED_DELAY: R0.F28.B52 inv 0
	IODELAY[0]:LUMPED_DELAY_SELECT: R0.F28.B54 inv 0
	IODELAY[0]:MODE: R0.F24.B55 R0.F23.B56 R0.F23.B44 R0.F23.B42
		0011: IODELAY2
		0000: IODRP2
		1100: IODRP2_MCB
	IODELAY[0]:MUX.IOCLK: R0.F29.B3
		0: ILOGIC_CLK
		1: OLOGIC_CLK
	IODELAY[0]:ODELAY_VALUE_N: R0.F25.B63 R0.F25.B61 R0.F25.B59 R0.F25.B57 R0.F25.B54 R0.F25.B52 R0.F25.B50 R0.F25.B48 inv 00000000
	IODELAY[0]:ODELAY_VALUE_P: R0.F25.B32 R0.F25.B34 R0.F25.B36 R0.F25.B38 R0.F25.B41 R0.F25.B43 R0.F25.B45 R0.F25.B47 inv 00000000
	IODELAY[0]:PLUS1: R0.F28.B45 inv 0
	IODELAY[0]:TEST_GLITCH_FILTER: R0.F23.B45 inv 0
	IODELAY[0]:TEST_NCOUNTER: R0.F26.B51 inv 0
	IODELAY[0]:TEST_PCOUNTER: R0.F26.B49 inv 0
	IODELAY[1]:CAL_DELAY_MAX: R0.F28.B7 R0.F28.B6 R0.F28.B5 R0.F28.B4 R0.F28.B3 R0.F28.B2 R0.F28.B1 R0.F28.B0 inv 00000000
	IODELAY[1]:COUNTER_WRAPAROUND: R0.F28.B17
		1: STAY_AT_LIMIT
		0: WRAPAROUND
	IODELAY[1]:DELAYCHAIN_OSC: R0.F24.B7 inv 0
	IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB: R0.F26.B19 R0.F26.B9 inv 00
	IODELAY[1]:DELAY_SRC: R0.F28.B10 R0.F28.B13
		11: IDATAIN
		00: IO
		01: ODATAIN
	IODELAY[1]:DIFF_PHASE_DETECTOR: R0.F26.B20 inv 0
	IODELAY[1]:DRP06: R0.F28.B20 R0.F28.B22 R0.F28.B14 R0.F28.B8 R0.F28.B10 R0.F28.B13 R0.F28.B16 R0.F28.B18 inv 00000000
	IODELAY[1]:DRP07: R0.F28.B21 R0.F28.B23 R0.F28.B15 R0.F28.B9 R0.F28.B11 R0.F28.B12 R0.F28.B17 R0.F28.B19 inv 00000000
	IODELAY[1]:DRP_ADDR: R0.F28.B31 R0.F28.B27 R0.F28.B26 R0.F28.B25 R0.F28.B24 inv 00000
	IODELAY[1]:ENABLE.CIN: R0.F24.B22 R0.F24.B6 R0.F24.B5 inv 000
	IODELAY[1]:ENABLE.ODATAIN: R0.F23.B4 inv 0
	IODELAY[1]:EVENT_SEL: R0.F28.B16 R0.F28.B18 inv 00
	IODELAY[1]:IDELAY_FIXED: R0.F22.B16 inv 0
	IODELAY[1]:IDELAY_FROM_HALF_MAX: R0.F28.B19 inv 0
	IODELAY[1]:IDELAY_MODE: R0.F24.B19 R0.F24.B9
		00: NORMAL
		11: PCI
	IODELAY[1]:IDELAY_VALUE_N: R0.F25.B1 R0.F25.B3 R0.F25.B5 R0.F25.B7 R0.F25.B8 R0.F25.B10 R0.F25.B12 R0.F25.B14 inv 00000000
	IODELAY[1]:IDELAY_VALUE_P: R0.F25.B30 R0.F25.B28 R0.F25.B26 R0.F25.B24 R0.F25.B23 R0.F25.B21 R0.F25.B19 R0.F25.B17 inv 00000000
	IODELAY[1]:IODELAY_CHANGE: R0.F28.B12
		0: CHANGE_ON_CLOCK
		1: CHANGE_ON_DATA
	IODELAY[1]:LUMPED_DELAY: R0.F28.B11 inv 0
	IODELAY[1]:LUMPED_DELAY_SELECT: R0.F28.B9 inv 0
	IODELAY[1]:MODE: R0.F24.B8 R0.F23.B7 R0.F23.B21 R0.F23.B19
		0011: IODELAY2
		0000: IODRP2
		1100: IODRP2_MCB
	IODELAY[1]:MUX.IOCLK: R0.F29.B1
		0: ILOGIC_CLK
		1: OLOGIC_CLK
	IODELAY[1]:ODELAY_VALUE_N: R0.F25.B0 R0.F25.B2 R0.F25.B4 R0.F25.B6 R0.F25.B9 R0.F25.B11 R0.F25.B13 R0.F25.B15 inv 00000000
	IODELAY[1]:ODELAY_VALUE_P: R0.F25.B31 R0.F25.B29 R0.F25.B27 R0.F25.B25 R0.F25.B22 R0.F25.B20 R0.F25.B18 R0.F25.B16 inv 00000000
	IODELAY[1]:TEST_GLITCH_FILTER: R0.F23.B18 inv 0
	IODELAY[1]:TEST_NCOUNTER: R0.F26.B12 inv 0
	IODELAY[1]:TEST_PCOUNTER: R0.F26.B0 inv 0
	IODELAY_COMMON:DIFF_PHASE_DETECTOR: R0.F27.B63 inv 0
	IODELAY_COMMON:DRP_ENABLE: R0.F26.B28 inv 0
	IODELAY_COMMON:DRP_FROM_MCB: R0.F26.B46 inv 0
	IODELAY_COMMON:ENFFSCAN_DRP: R0.F29.B9 R0.F26.B43 inv 00
	IODELAY_COMMON:MCB_ADDRESS: R0.F26.B47 R0.F26.B39 R0.F26.B26 R0.F26.B24 inv 0000
	IOI:MEM_PLL_DIV_EN: R0.F26.B57 inv 0
	IOI:MEM_PLL_POL_SEL: R0.F26.B56
		0: INVERTED
		1: NOTINVERTED
	IOICLK[0]:DDR_ALIGNMENT: R0.F23.B54 R0.F23.B55
		01: CLK0
		10: CLK1
		00: NONE
	IOICLK[0]:DDR_ENABLE: R0.F23.B41 R0.F23.B40 inv 00
	IOICLK[0]:INV.CLK0: R0.F23.B38 inv 0
	IOICLK[0]:INV.CLK1: R0.F24.B38 inv 0
	IOICLK[0]:INV.CLK2: R0.F23.B39 inv 0
	IOICLK[0]:MUX.CE0: R0.F23.B53 R0.F23.B52 R0.F23.B50
		001: IOCE0
		010: IOCE2
		000: NONE
		100: PLLCE0
	IOICLK[0]:MUX.CE1: R0.F24.B53 R0.F24.B52 R0.F24.B51
		001: IOCE1
		010: IOCE3
		000: NONE
		100: PLLCE1
	IOICLK[0]:MUX.CLK0: R0.F23.B37 R0.F23.B35 R0.F23.B36 R0.F23.B32 R0.F23.B33
		01000: CKINT0
		10000: CKINT1
		00001: IOCLK0
		00010: IOCLK2
		00000: NONE
		00100: PLLCLK0
	IOICLK[0]:MUX.CLK1: R0.F24.B35 R0.F24.B37 R0.F24.B36 R0.F24.B32 R0.F24.B33
		01000: CKINT0
		10000: CKINT1
		00001: IOCLK1
		00010: IOCLK3
		00000: NONE
		00100: PLLCLK1
	IOICLK[0]:MUX.CLK2: R0.F24.B40 R0.F24.B39
		00: NONE
		01: PLLCLK0
		10: PLLCLK1
	IOICLK[0]:MUX.ICE: R0.F23.B60 R0.F23.B62 R0.F23.B61
		001: CE0
		010: CE1
		100: DDR
		000: NONE
	IOICLK[0]:MUX.ICLK: R0.F23.B48 R0.F23.B49 R0.F24.B46 R0.F24.B47
		0001: CLK0
		0010: CLK1
		0100: CLK2
		1000: DDR
		0000: NONE
	IOICLK[0]:MUX.OCE: R0.F24.B59 R0.F24.B61 R0.F24.B60
		001: CE0
		010: CE1
		100: DDR
		000: NONE
	IOICLK[0]:MUX.OCLK: R0.F24.B49 R0.F24.B50 R0.F24.B45 R0.F24.B48
		0001: CLK0
		0010: CLK1
		0100: CLK2
		1000: DDR
		0000: NONE
	IOICLK[1]:DDR_ALIGNMENT: R0.F23.B9 R0.F23.B8
		01: CLK0
		10: CLK1
		00: NONE
	IOICLK[1]:DDR_ENABLE: R0.F23.B23 R0.F23.B22 inv 00
	IOICLK[1]:INV.CLK0: R0.F23.B25 inv 0
	IOICLK[1]:INV.CLK1: R0.F24.B25 inv 0
	IOICLK[1]:INV.CLK2: R0.F23.B24 inv 0
	IOICLK[1]:MUX.CE0: R0.F23.B10 R0.F23.B11 R0.F23.B13
		001: IOCE0
		010: IOCE2
		000: NONE
		100: PLLCE0
	IOICLK[1]:MUX.CE1: R0.F24.B10 R0.F24.B11 R0.F24.B12
		001: IOCE1
		010: IOCE3
		000: NONE
		100: PLLCE1
	IOICLK[1]:MUX.CLK0: R0.F23.B26 R0.F23.B28 R0.F23.B27 R0.F23.B31 R0.F23.B30
		01000: CKINT0
		10000: CKINT1
		00001: IOCLK0
		00010: IOCLK2
		00000: NONE
		00100: PLLCLK0
	IOICLK[1]:MUX.CLK1: R0.F24.B28 R0.F24.B26 R0.F24.B27 R0.F24.B31 R0.F24.B30
		01000: CKINT0
		10000: CKINT1
		00001: IOCLK1
		00010: IOCLK3
		00000: NONE
		00100: PLLCLK1
	IOICLK[1]:MUX.CLK2: R0.F24.B23 R0.F24.B24
		00: NONE
		01: PLLCLK0
		10: PLLCLK1
	IOICLK[1]:MUX.ICE: R0.F23.B3 R0.F23.B1 R0.F23.B2
		001: CE0
		010: CE1
		100: DDR
		000: NONE
	IOICLK[1]:MUX.ICLK: R0.F23.B15 R0.F23.B14 R0.F24.B17 R0.F24.B16
		0001: CLK0
		0010: CLK1
		0100: CLK2
		1000: DDR
		0000: NONE
	IOICLK[1]:MUX.OCE: R0.F24.B4 R0.F24.B2 R0.F24.B3
		001: CE0
		010: CE1
		100: DDR
		000: NONE
	IOICLK[1]:MUX.OCLK: R0.F24.B14 R0.F24.B13 R0.F24.B18 R0.F24.B15
		0001: CLK0
		0010: CLK1
		0100: CLK2
		1000: DDR
		0000: NONE
	OLOGIC[0]:CASCADE_ENABLE: R0.F29.B46 inv 0
	OLOGIC[0]:DDR_OPPOSITE_EDGE: R0.F27.B14 inv 0
	OLOGIC[0]:ENABLE: R0.F29.B28 inv 0
	OLOGIC[0]:ENABLE.IOCE: R0.F29.B27 inv 0
	OLOGIC[0]:MISR_ENABLE_CLK: R0.F29.B13 inv 0
	OLOGIC[0]:MISR_ENABLE_DATA: R0.F29.B12 inv 0
	OLOGIC[0]:MISR_RESET: R0.F29.B10 inv 0
	OLOGIC[0]:MUX.CLK: R0.F29.B37 R0.F29.B36
		00: NONE
		01: OCLK0
		10: OCLK1
	OLOGIC[0]:MUX.D: R0.F27.B12
		0: INT
		1: MCB
	OLOGIC[0]:MUX.OCE: R0.F28.B43
		0: INT
		1: PCI_CE
	OLOGIC[0]:MUX.REV: R0.F22.B0
		0: GND
		1: INT
	OLOGIC[0]:MUX.SR: R0.F22.B1
		0: GND
		1: INT
	OLOGIC[0]:MUX.T: R0.F27.B2
		0: INT
		1: MCB
	OLOGIC[0]:MUX.TRAIN: R0.F29.B47 R0.F29.B45
		00: GND
		01: INT
		10: MCB
	OLOGIC[0]:OFF_CE_ENABLE: R0.F27.B11 inv 0
	OLOGIC[0]:OFF_CE_OR_DDR: R0.F27.B10 inv 0
	OLOGIC[0]:OFF_INIT: R0.F22.B9 inv 0
	OLOGIC[0]:OFF_LATCH: R0.F22.B13 inv 0
	OLOGIC[0]:OFF_RANK1_BYPASS: R0.F27.B15 inv 0
	OLOGIC[0]:OFF_RANK1_CLK_ENABLE: R0.F27.B9 inv 0
	OLOGIC[0]:OFF_RANK2_CLK_ENABLE: R0.F27.B8 inv 0
	OLOGIC[0]:OFF_REV_ENABLE: R0.F22.B11 inv 0
	OLOGIC[0]:OFF_SRVAL: R0.F22.B8 inv 0
	OLOGIC[0]:OFF_SR_ENABLE: R0.F22.B12 inv 0
	OLOGIC[0]:OFF_SR_SYNC: R0.F22.B10 inv 1
	OLOGIC[0]:OMUX: R0.F28.B49
		1: D1
		0: OUTFF
	OLOGIC[0]:OUTPUT_MODE: R0.F27.B0
		1: DIFFERENTIAL
		0: SINGLE_ENDED
	OLOGIC[0]:TFF_CE_ENABLE: R0.F27.B4 inv 0
	OLOGIC[0]:TFF_CE_OR_DDR: R0.F27.B5 inv 0
	OLOGIC[0]:TFF_INIT: R0.F22.B6 inv 0
	OLOGIC[0]:TFF_LATCH: R0.F22.B2 inv 0
	OLOGIC[0]:TFF_RANK1_BYPASS: R0.F27.B1 inv 0
	OLOGIC[0]:TFF_RANK1_CLK_ENABLE: R0.F27.B6 inv 0
	OLOGIC[0]:TFF_RANK2_CLK_ENABLE: R0.F27.B7 inv 0
	OLOGIC[0]:TFF_REV_ENABLE: R0.F22.B4 inv 0
	OLOGIC[0]:TFF_SRVAL: R0.F22.B7 inv 0
	OLOGIC[0]:TFF_SR_ENABLE: R0.F22.B3 inv 0
	OLOGIC[0]:TFF_SR_SYNC: R0.F22.B5 inv 1
	OLOGIC[0]:TMUX: R0.F28.B41
		1: T1
		0: TFF
	OLOGIC[0]:TRAIN_PATTERN: R0.F27.B3 R0.F27.B13 R0.F27.B17 R0.F27.B16 inv 0000
	OLOGIC[1]:CASCADE_ENABLE: R0.F22.B30 inv 0
	OLOGIC[1]:DDR_OPPOSITE_EDGE: R0.F27.B29 inv 0
	OLOGIC[1]:ENABLE: R0.F29.B31 inv 0
	OLOGIC[1]:ENABLE.IOCE: R0.F29.B25 inv 0
	OLOGIC[1]:MISR_ENABLE_CLK: R0.F29.B14 inv 0
	OLOGIC[1]:MISR_ENABLE_DATA: R0.F29.B15 inv 0
	OLOGIC[1]:MISR_RESET: R0.F29.B11 inv 0
	OLOGIC[1]:MUX.CLK: R0.F29.B39 R0.F29.B38
		00: NONE
		01: OCLK0
		10: OCLK1
	OLOGIC[1]:MUX.D: R0.F27.B35
		0: INT
		1: MCB
	OLOGIC[1]:MUX.OCE: R0.F28.B20
		0: INT
		1: PCI_CE
	OLOGIC[1]:MUX.REV: R0.F22.B14
		0: GND
		1: INT
	OLOGIC[1]:MUX.SR: R0.F22.B15
		0: GND
		1: INT
	OLOGIC[1]:MUX.T: R0.F27.B28
		0: INT
		1: MCB
	OLOGIC[1]:MUX.TRAIN: R0.F29.B48 R0.F29.B44
		00: GND
		01: INT
		10: MCB
	OLOGIC[1]:OFF_CE_ENABLE: R0.F27.B27 inv 0
	OLOGIC[1]:OFF_CE_OR_DDR: R0.F27.B26 inv 0
	OLOGIC[1]:OFF_INIT: R0.F22.B25 inv 0
	OLOGIC[1]:OFF_LATCH: R0.F22.B29 inv 0
	OLOGIC[1]:OFF_RANK1_BYPASS: R0.F27.B34 inv 0
	OLOGIC[1]:OFF_RANK1_CLK_ENABLE: R0.F27.B25 inv 0
	OLOGIC[1]:OFF_RANK2_CLK_ENABLE: R0.F27.B24 inv 0
	OLOGIC[1]:OFF_REV_ENABLE: R0.F22.B27 inv 0
	OLOGIC[1]:OFF_SRVAL: R0.F22.B24 inv 0
	OLOGIC[1]:OFF_SR_ENABLE: R0.F22.B28 inv 0
	OLOGIC[1]:OFF_SR_SYNC: R0.F22.B26 inv 1
	OLOGIC[1]:OMUX: R0.F28.B14
		1: D1
		0: OUTFF
	OLOGIC[1]:TFF_CE_ENABLE: R0.F27.B20 inv 0
	OLOGIC[1]:TFF_CE_OR_DDR: R0.F27.B21 inv 0
	OLOGIC[1]:TFF_INIT: R0.F22.B22 inv 0
	OLOGIC[1]:TFF_LATCH: R0.F22.B18 inv 0
	OLOGIC[1]:TFF_RANK1_BYPASS: R0.F27.B19 inv 0
	OLOGIC[1]:TFF_RANK1_CLK_ENABLE: R0.F27.B22 inv 0
	OLOGIC[1]:TFF_RANK2_CLK_ENABLE: R0.F27.B23 inv 0
	OLOGIC[1]:TFF_REV_ENABLE: R0.F22.B20 inv 0
	OLOGIC[1]:TFF_SRVAL: R0.F22.B23 inv 0
	OLOGIC[1]:TFF_SR_ENABLE: R0.F22.B19 inv 0
	OLOGIC[1]:TFF_SR_SYNC: R0.F22.B21 inv 1
	OLOGIC[1]:TMUX: R0.F28.B22
		1: T1
		0: TFF
	OLOGIC[1]:TRAIN_PATTERN: R0.F27.B30 R0.F27.B31 R0.F27.B32 R0.F27.B33 inv 0000
}

bstile REG.CCLK_FREQ {
	STARTUP:CCLK_DIVISOR: R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 0000000000
	STARTUP:CCLK_DLY: R0.F0.B11 R0.F0.B10 inv 00
	STARTUP:CCLK_SEP: R0.F0.B13 R0.F0.B12 inv 00
	STARTUP:EXT_CCLK_ENABLE: R0.F0.B14 inv 0
}

bstile REG.COR1 {
	MISC:SEND_VGG: R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 inv 0000
	MISC:VGG_ENABLE_OFFCHIP: R0.F0.B13 inv 1
	MISC:VGG_SENDMAX: R0.F0.B12 inv 1
	STARTUP:CRC: R0.F0.B4 inv 1
	STARTUP:DONE_PIPE: R0.F0.B3 inv 0
	STARTUP:DRIVE_AWAKE: R0.F0.B15 inv 0
	STARTUP:DRIVE_DONE: R0.F0.B2 inv 0
	STARTUP:STARTUPCLK: R0.F0.B1 R0.F0.B0
		00: CCLK
		10: JTAGCLK
		01: USERCLK
	STARTUP:VRDSEL: R0.F0.B7 R0.F0.B6 R0.F0.B5 inv 000
}

bstile REG.COR2 {
	STARTUP:BPI_DIV16: R0.F0.B14 inv 0
	STARTUP:BPI_DIV8: R0.F0.B13 inv 0
	STARTUP:DISABLE_VRD_REG: R0.F0.B12 inv 0
	STARTUP:DONE_CYCLE: R0.F0.B11 R0.F0.B10 R0.F0.B9
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
	STARTUP:GTS_CYCLE: R0.F0.B5 R0.F0.B4 R0.F0.B3
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: DONE
		000: KEEP
	STARTUP:GWE_CYCLE: R0.F0.B2 R0.F0.B1 R0.F0.B0
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: DONE
		000: KEEP
	STARTUP:LCK_CYCLE: R0.F0.B8 R0.F0.B7 R0.F0.B6
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: NOWAIT
	STARTUP:RESET_ON_ERR: R0.F0.B15 inv 0
}

bstile REG.CTL {
	MISC:ENCRYPT: R0.F0.B6 inv 0
	MISC:ENCRYPT_KEY_SELECT: R0.F0.B2
		0: BBRAM
		1: EFUSE
	MISC:GTS_USR_B: R0.F0.B0 inv 0
	MISC:MULTIBOOT_ENABLE: R0.F0.B7 inv 0
	MISC:PERSIST: R0.F0.B3 inv 0
	MISC:POST_CRC_INIT_FLAG: R0.F0.B1 inv 1
	MISC:SECURITY: R0.F0.B5 R0.F0.B4
		01: LEVEL1
		10: LEVEL2
		11: LEVEL3
		00: NONE
}

bstile REG.EYE_MASK {
	MISC:WAKEUP_MASK: R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 00000000
}

bstile REG.GENERAL12 {
	MISC:NEXT_CONFIG_ADDR: R1.F0.B15 R1.F0.B14 R1.F0.B13 R1.F0.B12 R1.F0.B11 R1.F0.B10 R1.F0.B9 R1.F0.B8 R1.F0.B7 R1.F0.B6 R1.F0.B5 R1.F0.B4 R1.F0.B3 R1.F0.B2 R1.F0.B1 R1.F0.B0 R0.F0.B15 R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 00000000000000000000000000000000
}

bstile REG.GENERAL34 {
	MISC:GOLDEN_CONFIG_ADDR: R1.F0.B15 R1.F0.B14 R1.F0.B13 R1.F0.B12 R1.F0.B11 R1.F0.B10 R1.F0.B9 R1.F0.B8 R1.F0.B7 R1.F0.B6 R1.F0.B5 R1.F0.B4 R1.F0.B3 R1.F0.B2 R1.F0.B1 R1.F0.B0 R0.F0.B15 R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 00000000000000000000000000000000
}

bstile REG.GENERAL5 {
	MISC:FAILSAFE_USER: R0.F0.B15 R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 0000000000000000
}

bstile REG.HC_OPT {
	MISC:BRAM_SKIP: R0.F0.B5 inv 0
	MISC:HC_CYCLE: R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 0000
	MISC:INIT_SKIP: R0.F0.B6 inv 0
	MISC:TWO_ROUND: R0.F0.B4 inv 0
}

bstile REG.MODE {
	MISC:NEXT_CONFIG_BOOT_MODE: R0.F0.B10 R0.F0.B9 R0.F0.B8 inv 000
	MISC:NEXT_CONFIG_NEW_MODE: R0.F0.B13 inv 0
	MISC:SPI_BUSWIDTH: R0.F0.B12 R0.F0.B11
		00: 1
		01: 2
		10: 4
}

bstile REG.POWERDOWN {
	MISC:EN_SUSPEND: R0.F0.B2 inv 0
	MISC:EN_SW_GSR: R0.F0.B4 inv 0
	MISC:MULTIPIN_WAKEUP: R0.F0.B14 inv 0
	MISC:SUSPEND_FILTER: R0.F0.B5 inv 1
	MISC:SW_CLK: R0.F0.B0
		0: INTERNALCLK
		1: STARTUPCLK
	MISC:WAKE_DELAY1: R0.F0.B8 R0.F0.B7 R0.F0.B6 inv 000
	MISC:WAKE_DELAY2: R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 inv 00000
}

bstile REG.PU_GTS {
	MISC:SW_GTS_CYCLE: R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 0000000000
}

bstile REG.PU_GWE {
	MISC:SW_GWE_CYCLE: R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 0000000000
}

bstile REG.SEU_OPT {
	MISC:GLUTMASK: R0.F0.B1 inv 0
	MISC:POST_CRC_EN: R0.F0.B0 inv 0
	MISC:POST_CRC_FREQ: R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 inv 0000000000
	MISC:POST_CRC_KEEP: R0.F0.B3 inv 0
	MISC:POST_CRC_ONESHOT: R0.F0.B14 inv 0
	MISC:POST_CRC_SEL: R0.F0.B15 inv 1
}

bstile REG.TESTMODE {
	MISC:ICAP_BYPASS: R0.F0.B1 inv 0
	MISC:TESTMODE_EN: R0.F0.B2 inv 0
	MISC:VGG_TEST: R0.F0.B0 inv 0
}

bstile REG.TIMER {
	MISC:TIMER_CFG: R0.F0.B15 R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 0000000000000000
}

misc_data IOSTD:LVDSBIAS:LVDS_25 = 0b100010111001;
misc_data IOSTD:LVDSBIAS:LVDS_33 = 0b100010111001;
misc_data IOSTD:LVDSBIAS:MINI_LVDS_25 = 0b011111010001;
misc_data IOSTD:LVDSBIAS:MINI_LVDS_33 = 0b011111010001;
misc_data IOSTD:LVDSBIAS:PPDS_25 = 0b010000110111;
misc_data IOSTD:LVDSBIAS:PPDS_33 = 0b010000110111;
misc_data IOSTD:LVDSBIAS:RSDS_25 = 0b100010010101;
misc_data IOSTD:LVDSBIAS:RSDS_33 = 0b100010010101;
misc_data IOSTD:LVDSBIAS:TMDS_33 = 0b101001100101;
misc_data IOSTD:LVDSBIAS:TML_33 = 0b101001111111;
misc_data IOSTD:NDRIVE:BLVDS_25.2.5 = 0b1111111;
misc_data IOSTD:NDRIVE:BLVDS_25.3.3 = 0b1111111;
misc_data IOSTD:NDRIVE:DIFF_MOBILE_DDR.2.5 = 0b0010001;
misc_data IOSTD:NDRIVE:DIFF_MOBILE_DDR.3.3 = 0b0001101;
misc_data IOSTD:NDRIVE:DISPLAY_PORT.2.5 = 0b0111000;
misc_data IOSTD:NDRIVE:DISPLAY_PORT.3.3 = 0b0011100;
misc_data IOSTD:NDRIVE:HSTL_I.2.5 = 0b0100100;
misc_data IOSTD:NDRIVE:HSTL_I.3.3 = 0b0011100;
misc_data IOSTD:NDRIVE:HSTL_II.2.5 = 0b1000111;
misc_data IOSTD:NDRIVE:HSTL_II.3.3 = 0b0111000;
misc_data IOSTD:NDRIVE:HSTL_III.2.5 = 0b1101010;
misc_data IOSTD:NDRIVE:HSTL_III.3.3 = 0b1010011;
misc_data IOSTD:NDRIVE:HSTL_III_18.2.5 = 0b1111111;
misc_data IOSTD:NDRIVE:HSTL_III_18.3.3 = 0b1101000;
misc_data IOSTD:NDRIVE:HSTL_II_18.2.5 = 0b1100010;
misc_data IOSTD:NDRIVE:HSTL_II_18.3.3 = 0b1001100;
misc_data IOSTD:NDRIVE:HSTL_I_18.2.5 = 0b0110001;
misc_data IOSTD:NDRIVE:HSTL_I_18.3.3 = 0b0100110;
misc_data IOSTD:NDRIVE:I2C.2.5 = 0b0010000;
misc_data IOSTD:NDRIVE:I2C.3.3 = 0b0001000;
misc_data IOSTD:NDRIVE:LVCMOS12.12.2.5 = 0b0110101;
misc_data IOSTD:NDRIVE:LVCMOS12.12.3.3 = 0b0101010;
misc_data IOSTD:NDRIVE:LVCMOS12.2.2.5 = 0b0001001;
misc_data IOSTD:NDRIVE:LVCMOS12.2.3.3 = 0b0000111;
misc_data IOSTD:NDRIVE:LVCMOS12.4.2.5 = 0b0010010;
misc_data IOSTD:NDRIVE:LVCMOS12.4.3.3 = 0b0001110;
misc_data IOSTD:NDRIVE:LVCMOS12.6.2.5 = 0b0011011;
misc_data IOSTD:NDRIVE:LVCMOS12.6.3.3 = 0b0010101;
misc_data IOSTD:NDRIVE:LVCMOS12.8.2.5 = 0b0100100;
misc_data IOSTD:NDRIVE:LVCMOS12.8.3.3 = 0b0011100;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.12.2.5 = 0b0110101;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.12.3.3 = 0b0101010;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.2.2.5 = 0b0001001;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.2.3.3 = 0b0000111;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.4.2.5 = 0b0010010;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.4.3.3 = 0b0001110;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.6.2.5 = 0b0011011;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.6.3.3 = 0b0010101;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.8.2.5 = 0b0100100;
misc_data IOSTD:NDRIVE:LVCMOS12_JEDEC.8.3.3 = 0b0011100;
misc_data IOSTD:NDRIVE:LVCMOS15.12.2.5 = 0b0111100;
misc_data IOSTD:NDRIVE:LVCMOS15.12.3.3 = 0b0101111;
misc_data IOSTD:NDRIVE:LVCMOS15.16.2.5 = 0b1001111;
misc_data IOSTD:NDRIVE:LVCMOS15.16.3.3 = 0b0111111;
misc_data IOSTD:NDRIVE:LVCMOS15.2.2.5 = 0b0001010;
misc_data IOSTD:NDRIVE:LVCMOS15.2.3.3 = 0b0001000;
misc_data IOSTD:NDRIVE:LVCMOS15.4.2.5 = 0b0010100;
misc_data IOSTD:NDRIVE:LVCMOS15.4.3.3 = 0b0010000;
misc_data IOSTD:NDRIVE:LVCMOS15.6.2.5 = 0b0011110;
misc_data IOSTD:NDRIVE:LVCMOS15.6.3.3 = 0b0011000;
misc_data IOSTD:NDRIVE:LVCMOS15.8.2.5 = 0b0101000;
misc_data IOSTD:NDRIVE:LVCMOS15.8.3.3 = 0b0100000;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.12.2.5 = 0b0111100;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.12.3.3 = 0b0101111;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.16.2.5 = 0b1001111;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.16.3.3 = 0b0111111;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.2.2.5 = 0b0001010;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.2.3.3 = 0b0001000;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.4.2.5 = 0b0010100;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.4.3.3 = 0b0010000;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.6.2.5 = 0b0011110;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.6.3.3 = 0b0011000;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.8.2.5 = 0b0101000;
misc_data IOSTD:NDRIVE:LVCMOS15_JEDEC.8.3.3 = 0b0100000;
misc_data IOSTD:NDRIVE:LVCMOS18.12.2.5 = 0b0110001;
misc_data IOSTD:NDRIVE:LVCMOS18.12.3.3 = 0b0100110;
misc_data IOSTD:NDRIVE:LVCMOS18.16.2.5 = 0b1000001;
misc_data IOSTD:NDRIVE:LVCMOS18.16.3.3 = 0b0110010;
misc_data IOSTD:NDRIVE:LVCMOS18.2.2.5 = 0b0001001;
misc_data IOSTD:NDRIVE:LVCMOS18.2.3.3 = 0b0000111;
misc_data IOSTD:NDRIVE:LVCMOS18.24.2.5 = 0b1100001;
misc_data IOSTD:NDRIVE:LVCMOS18.24.3.3 = 0b1001011;
misc_data IOSTD:NDRIVE:LVCMOS18.4.2.5 = 0b0010001;
misc_data IOSTD:NDRIVE:LVCMOS18.4.3.3 = 0b0001101;
misc_data IOSTD:NDRIVE:LVCMOS18.6.2.5 = 0b0011001;
misc_data IOSTD:NDRIVE:LVCMOS18.6.3.3 = 0b0010011;
misc_data IOSTD:NDRIVE:LVCMOS18.8.2.5 = 0b0100001;
misc_data IOSTD:NDRIVE:LVCMOS18.8.3.3 = 0b0011001;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.12.2.5 = 0b0110001;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.12.3.3 = 0b0100110;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.16.2.5 = 0b1000001;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.16.3.3 = 0b0110010;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.2.2.5 = 0b0001001;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.2.3.3 = 0b0000111;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.24.2.5 = 0b1100001;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.24.3.3 = 0b1001011;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.4.2.5 = 0b0010001;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.4.3.3 = 0b0001101;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.6.2.5 = 0b0011001;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.6.3.3 = 0b0010011;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.8.2.5 = 0b0100001;
misc_data IOSTD:NDRIVE:LVCMOS18_JEDEC.8.3.3 = 0b0011001;
misc_data IOSTD:NDRIVE:LVCMOS25.12.2.5 = 0b0110101;
misc_data IOSTD:NDRIVE:LVCMOS25.12.3.3 = 0b0101010;
misc_data IOSTD:NDRIVE:LVCMOS25.16.2.5 = 0b1000111;
misc_data IOSTD:NDRIVE:LVCMOS25.16.3.3 = 0b0111000;
misc_data IOSTD:NDRIVE:LVCMOS25.2.2.5 = 0b0001001;
misc_data IOSTD:NDRIVE:LVCMOS25.2.3.3 = 0b0000111;
misc_data IOSTD:NDRIVE:LVCMOS25.24.2.5 = 0b1101010;
misc_data IOSTD:NDRIVE:LVCMOS25.24.3.3 = 0b1010011;
misc_data IOSTD:NDRIVE:LVCMOS25.4.2.5 = 0b0010010;
misc_data IOSTD:NDRIVE:LVCMOS25.4.3.3 = 0b0001110;
misc_data IOSTD:NDRIVE:LVCMOS25.6.2.5 = 0b0011011;
misc_data IOSTD:NDRIVE:LVCMOS25.6.3.3 = 0b0010101;
misc_data IOSTD:NDRIVE:LVCMOS25.8.2.5 = 0b0100100;
misc_data IOSTD:NDRIVE:LVCMOS25.8.3.3 = 0b0011100;
misc_data IOSTD:NDRIVE:LVCMOS33.12.2.5 = 0b0110101;
misc_data IOSTD:NDRIVE:LVCMOS33.12.3.3 = 0b0101010;
misc_data IOSTD:NDRIVE:LVCMOS33.16.2.5 = 0b1000111;
misc_data IOSTD:NDRIVE:LVCMOS33.16.3.3 = 0b0111000;
misc_data IOSTD:NDRIVE:LVCMOS33.2.2.5 = 0b0001001;
misc_data IOSTD:NDRIVE:LVCMOS33.2.3.3 = 0b0000111;
misc_data IOSTD:NDRIVE:LVCMOS33.24.2.5 = 0b1101010;
misc_data IOSTD:NDRIVE:LVCMOS33.24.3.3 = 0b1010011;
misc_data IOSTD:NDRIVE:LVCMOS33.4.2.5 = 0b0010010;
misc_data IOSTD:NDRIVE:LVCMOS33.4.3.3 = 0b0001110;
misc_data IOSTD:NDRIVE:LVCMOS33.6.2.5 = 0b0011011;
misc_data IOSTD:NDRIVE:LVCMOS33.6.3.3 = 0b0010101;
misc_data IOSTD:NDRIVE:LVCMOS33.8.2.5 = 0b0100100;
misc_data IOSTD:NDRIVE:LVCMOS33.8.3.3 = 0b0011100;
misc_data IOSTD:NDRIVE:LVTTL.12.2.5 = 0b0110101;
misc_data IOSTD:NDRIVE:LVTTL.12.3.3 = 0b0101010;
misc_data IOSTD:NDRIVE:LVTTL.16.2.5 = 0b1000111;
misc_data IOSTD:NDRIVE:LVTTL.16.3.3 = 0b0111000;
misc_data IOSTD:NDRIVE:LVTTL.2.2.5 = 0b0001001;
misc_data IOSTD:NDRIVE:LVTTL.2.3.3 = 0b0000111;
misc_data IOSTD:NDRIVE:LVTTL.24.2.5 = 0b1101010;
misc_data IOSTD:NDRIVE:LVTTL.24.3.3 = 0b1010011;
misc_data IOSTD:NDRIVE:LVTTL.4.2.5 = 0b0010010;
misc_data IOSTD:NDRIVE:LVTTL.4.3.3 = 0b0001110;
misc_data IOSTD:NDRIVE:LVTTL.6.2.5 = 0b0011011;
misc_data IOSTD:NDRIVE:LVTTL.6.3.3 = 0b0010101;
misc_data IOSTD:NDRIVE:LVTTL.8.2.5 = 0b0100100;
misc_data IOSTD:NDRIVE:LVTTL.8.3.3 = 0b0011100;
misc_data IOSTD:NDRIVE:MOBILE_DDR.2.5 = 0b0011011;
misc_data IOSTD:NDRIVE:MOBILE_DDR.3.3 = 0b0010100;
misc_data IOSTD:NDRIVE:OFF = 0b0000000;
misc_data IOSTD:NDRIVE:PCI33_3.3.3 = 0b1010000;
misc_data IOSTD:NDRIVE:PCI66_3.3.3 = 0b1010000;
misc_data IOSTD:NDRIVE:SDIO.2.5 = 0b0100100;
misc_data IOSTD:NDRIVE:SDIO.3.3 = 0b0011100;
misc_data IOSTD:NDRIVE:SMBUS.2.5 = 0b0010010;
misc_data IOSTD:NDRIVE:SMBUS.3.3 = 0b0001110;
misc_data IOSTD:NDRIVE:SSTL15_II.2.5 = 0b1010000;
misc_data IOSTD:NDRIVE:SSTL15_II.3.3 = 0b1000000;
misc_data IOSTD:NDRIVE:SSTL18_I.2.5 = 0b0011110;
misc_data IOSTD:NDRIVE:SSTL18_I.3.3 = 0b0011000;
misc_data IOSTD:NDRIVE:SSTL18_II.2.5 = 0b1010011;
misc_data IOSTD:NDRIVE:SSTL18_II.3.3 = 0b1000010;
misc_data IOSTD:NDRIVE:SSTL2_I.2.5 = 0b0011100;
misc_data IOSTD:NDRIVE:SSTL2_I.3.3 = 0b0010110;
misc_data IOSTD:NDRIVE:SSTL2_II.2.5 = 0b1001111;
misc_data IOSTD:NDRIVE:SSTL2_II.3.3 = 0b0111110;
misc_data IOSTD:NDRIVE:SSTL3_I.2.5 = 0b0011000;
misc_data IOSTD:NDRIVE:SSTL3_I.3.3 = 0b0010010;
misc_data IOSTD:NDRIVE:SSTL3_II.2.5 = 0b0111100;
misc_data IOSTD:NDRIVE:SSTL3_II.3.3 = 0b0101110;
misc_data IOSTD:NDRIVE:TML_33.3.3 = 0b0000000;
misc_data IOSTD:NDRIVE:UNTUNED_25.1200.2.5 = 0b0100100;
misc_data IOSTD:NDRIVE:UNTUNED_25.1200.3.3 = 0b0011111;
misc_data IOSTD:NDRIVE:UNTUNED_25.1500.2.5 = 0b0100101;
misc_data IOSTD:NDRIVE:UNTUNED_25.1500.3.3 = 0b0011111;
misc_data IOSTD:NDRIVE:UNTUNED_25.1800.2.5 = 0b0100110;
misc_data IOSTD:NDRIVE:UNTUNED_25.1800.3.3 = 0b0100000;
misc_data IOSTD:NDRIVE:UNTUNED_25.2500.2.5 = 0b0101001;
misc_data IOSTD:NDRIVE:UNTUNED_25.2500.3.3 = 0b0100010;
misc_data IOSTD:NDRIVE:UNTUNED_25.3300.2.5 = 0b0101101;
misc_data IOSTD:NDRIVE:UNTUNED_25.3300.3.3 = 0b0100100;
misc_data IOSTD:NDRIVE:UNTUNED_50.1200.2.5 = 0b0010010;
misc_data IOSTD:NDRIVE:UNTUNED_50.1200.3.3 = 0b0001111;
misc_data IOSTD:NDRIVE:UNTUNED_50.1500.2.5 = 0b0010010;
misc_data IOSTD:NDRIVE:UNTUNED_50.1500.3.3 = 0b0001111;
misc_data IOSTD:NDRIVE:UNTUNED_50.1800.2.5 = 0b0010011;
misc_data IOSTD:NDRIVE:UNTUNED_50.1800.3.3 = 0b0010000;
misc_data IOSTD:NDRIVE:UNTUNED_50.2500.2.5 = 0b0010100;
misc_data IOSTD:NDRIVE:UNTUNED_50.2500.3.3 = 0b0010001;
misc_data IOSTD:NDRIVE:UNTUNED_50.3300.2.5 = 0b0010110;
misc_data IOSTD:NDRIVE:UNTUNED_50.3300.3.3 = 0b0010010;
misc_data IOSTD:NDRIVE:UNTUNED_75.1200.2.5 = 0b0001100;
misc_data IOSTD:NDRIVE:UNTUNED_75.1200.3.3 = 0b0001010;
misc_data IOSTD:NDRIVE:UNTUNED_75.1500.2.5 = 0b0001100;
misc_data IOSTD:NDRIVE:UNTUNED_75.1500.3.3 = 0b0001010;
misc_data IOSTD:NDRIVE:UNTUNED_75.1800.2.5 = 0b0001100;
misc_data IOSTD:NDRIVE:UNTUNED_75.1800.3.3 = 0b0001010;
misc_data IOSTD:NDRIVE:UNTUNED_75.2500.2.5 = 0b0001101;
misc_data IOSTD:NDRIVE:UNTUNED_75.2500.3.3 = 0b0001011;
misc_data IOSTD:NDRIVE:UNTUNED_75.3300.2.5 = 0b0001111;
misc_data IOSTD:NDRIVE:UNTUNED_75.3300.3.3 = 0b0001100;
misc_data IOSTD:NSLEW:BLVDS_25 = 0b1000;
misc_data IOSTD:NSLEW:DIFF_MOBILE_DDR = 0b1000;
misc_data IOSTD:NSLEW:DISPLAY_PORT = 0b1000;
misc_data IOSTD:NSLEW:HSTL_I = 0b1000;
misc_data IOSTD:NSLEW:HSTL_II = 0b1000;
misc_data IOSTD:NSLEW:HSTL_III = 0b1000;
misc_data IOSTD:NSLEW:HSTL_III_18 = 0b1000;
misc_data IOSTD:NSLEW:HSTL_II_18 = 0b1000;
misc_data IOSTD:NSLEW:HSTL_I_18 = 0b1000;
misc_data IOSTD:NSLEW:I2C = 0b0100;
misc_data IOSTD:NSLEW:IN_TERM = 0b0100;
misc_data IOSTD:NSLEW:LVCMOS12.FAST = 0b1000;
misc_data IOSTD:NSLEW:LVCMOS12.QUIETIO = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS12.SLOW = 0b0100;
misc_data IOSTD:NSLEW:LVCMOS12_JEDEC.FAST = 0b1000;
misc_data IOSTD:NSLEW:LVCMOS12_JEDEC.QUIETIO = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS12_JEDEC.SLOW = 0b0100;
misc_data IOSTD:NSLEW:LVCMOS15.FAST = 0b1000;
misc_data IOSTD:NSLEW:LVCMOS15.QUIETIO = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS15.SLOW = 0b0100;
misc_data IOSTD:NSLEW:LVCMOS15_JEDEC.FAST = 0b1000;
misc_data IOSTD:NSLEW:LVCMOS15_JEDEC.QUIETIO = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS15_JEDEC.SLOW = 0b0100;
misc_data IOSTD:NSLEW:LVCMOS18.FAST = 0b1000;
misc_data IOSTD:NSLEW:LVCMOS18.QUIETIO = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS18.SLOW = 0b0100;
misc_data IOSTD:NSLEW:LVCMOS18_JEDEC.FAST = 0b1000;
misc_data IOSTD:NSLEW:LVCMOS18_JEDEC.QUIETIO = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS18_JEDEC.SLOW = 0b0100;
misc_data IOSTD:NSLEW:LVCMOS25.FAST = 0b1000;
misc_data IOSTD:NSLEW:LVCMOS25.QUIETIO = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS25.SLOW = 0b0100;
misc_data IOSTD:NSLEW:LVCMOS33.FAST = 0b1000;
misc_data IOSTD:NSLEW:LVCMOS33.QUIETIO = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS33.SLOW = 0b0100;
misc_data IOSTD:NSLEW:LVTTL.FAST = 0b1000;
misc_data IOSTD:NSLEW:LVTTL.QUIETIO = 0b0010;
misc_data IOSTD:NSLEW:LVTTL.SLOW = 0b0100;
misc_data IOSTD:NSLEW:MOBILE_DDR = 0b1000;
misc_data IOSTD:NSLEW:OFF = 0b0000;
misc_data IOSTD:NSLEW:PCI33_3 = 0b0001;
misc_data IOSTD:NSLEW:PCI66_3 = 0b0001;
misc_data IOSTD:NSLEW:SDIO = 0b0100;
misc_data IOSTD:NSLEW:SMBUS = 0b0100;
misc_data IOSTD:NSLEW:SSTL15_II = 0b1111;
misc_data IOSTD:NSLEW:SSTL18_I = 0b1000;
misc_data IOSTD:NSLEW:SSTL18_II = 0b1000;
misc_data IOSTD:NSLEW:SSTL2_I = 0b1000;
misc_data IOSTD:NSLEW:SSTL2_II = 0b1000;
misc_data IOSTD:NSLEW:SSTL3_I = 0b1000;
misc_data IOSTD:NSLEW:SSTL3_II = 0b1000;
misc_data IOSTD:NSLEW:TML_33 = 0b0100;
misc_data IOSTD:NTERM:OFF = 0b0000000;
misc_data IOSTD:NTERM:TML_33.3.3 = 0b0000000;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.1200.2.5 = 0b0011111;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.1200.3.3 = 0b0011010;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.1500.2.5 = 0b0100100;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.1500.3.3 = 0b0011011;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.1800.2.5 = 0b0101011;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.1800.3.3 = 0b0011101;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.2500.2.5 = 0b1000000;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.2500.3.3 = 0b0101001;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.3300.2.5 = 0b1011011;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_25.3300.3.3 = 0b0111010;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.1200.2.5 = 0b0001111;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.1200.3.3 = 0b0001100;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.1500.2.5 = 0b0010010;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.1500.3.3 = 0b0001101;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.1800.2.5 = 0b0010101;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.1800.3.3 = 0b0001110;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.2500.2.5 = 0b0100000;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.2500.3.3 = 0b0010011;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.3300.2.5 = 0b0101110;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_50.3300.3.3 = 0b0011100;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.1200.2.5 = 0b0001010;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.1200.3.3 = 0b0001001;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.1500.2.5 = 0b0001011;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.1500.3.3 = 0b0001001;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.1800.2.5 = 0b0001110;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.1800.3.3 = 0b0001010;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.2500.2.5 = 0b0010100;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.2500.3.3 = 0b0001101;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.3300.2.5 = 0b0011110;
misc_data IOSTD:NTERM:UNTUNED_SPLIT_75.3300.3.3 = 0b0010011;
misc_data IOSTD:PDRIVE:BLVDS_25.2.5 = 0b011111;
misc_data IOSTD:PDRIVE:BLVDS_25.3.3 = 0b011111;
misc_data IOSTD:PDRIVE:DIFF_MOBILE_DDR.2.5 = 0b001000;
misc_data IOSTD:PDRIVE:DIFF_MOBILE_DDR.3.3 = 0b001000;
misc_data IOSTD:PDRIVE:DISPLAY_PORT.2.5 = 0b001000;
misc_data IOSTD:PDRIVE:DISPLAY_PORT.3.3 = 0b001000;
misc_data IOSTD:PDRIVE:HSTL_I.2.5 = 0b010110;
misc_data IOSTD:PDRIVE:HSTL_I.3.3 = 0b010110;
misc_data IOSTD:PDRIVE:HSTL_II.2.5 = 0b101011;
misc_data IOSTD:PDRIVE:HSTL_II.3.3 = 0b101011;
misc_data IOSTD:PDRIVE:HSTL_III.2.5 = 0b010110;
misc_data IOSTD:PDRIVE:HSTL_III.3.3 = 0b010110;
misc_data IOSTD:PDRIVE:HSTL_III_18.2.5 = 0b010110;
misc_data IOSTD:PDRIVE:HSTL_III_18.3.3 = 0b010110;
misc_data IOSTD:PDRIVE:HSTL_II_18.2.5 = 0b101100;
misc_data IOSTD:PDRIVE:HSTL_II_18.3.3 = 0b101100;
misc_data IOSTD:PDRIVE:HSTL_I_18.2.5 = 0b010110;
misc_data IOSTD:PDRIVE:HSTL_I_18.3.3 = 0b010110;
misc_data IOSTD:PDRIVE:I2C.2.5 = 0b000000;
misc_data IOSTD:PDRIVE:I2C.3.3 = 0b000000;
misc_data IOSTD:PDRIVE:LVCMOS12.12.2.5 = 0b110100;
misc_data IOSTD:PDRIVE:LVCMOS12.12.3.3 = 0b110100;
misc_data IOSTD:PDRIVE:LVCMOS12.2.2.5 = 0b001001;
misc_data IOSTD:PDRIVE:LVCMOS12.2.3.3 = 0b001001;
misc_data IOSTD:PDRIVE:LVCMOS12.4.2.5 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS12.4.3.3 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS12.6.2.5 = 0b011010;
misc_data IOSTD:PDRIVE:LVCMOS12.6.3.3 = 0b011010;
misc_data IOSTD:PDRIVE:LVCMOS12.8.2.5 = 0b100011;
misc_data IOSTD:PDRIVE:LVCMOS12.8.3.3 = 0b100011;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.12.2.5 = 0b110100;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.12.3.3 = 0b110100;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.2.2.5 = 0b001001;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.2.3.3 = 0b001001;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.4.2.5 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.4.3.3 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.6.2.5 = 0b011010;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.6.3.3 = 0b011010;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.8.2.5 = 0b100011;
misc_data IOSTD:PDRIVE:LVCMOS12_JEDEC.8.3.3 = 0b100011;
misc_data IOSTD:PDRIVE:LVCMOS15.12.2.5 = 0b100100;
misc_data IOSTD:PDRIVE:LVCMOS15.12.3.3 = 0b100100;
misc_data IOSTD:PDRIVE:LVCMOS15.16.2.5 = 0b101111;
misc_data IOSTD:PDRIVE:LVCMOS15.16.3.3 = 0b101111;
misc_data IOSTD:PDRIVE:LVCMOS15.2.2.5 = 0b000110;
misc_data IOSTD:PDRIVE:LVCMOS15.2.3.3 = 0b000110;
misc_data IOSTD:PDRIVE:LVCMOS15.4.2.5 = 0b001100;
misc_data IOSTD:PDRIVE:LVCMOS15.4.3.3 = 0b001100;
misc_data IOSTD:PDRIVE:LVCMOS15.6.2.5 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS15.6.3.3 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS15.8.2.5 = 0b011000;
misc_data IOSTD:PDRIVE:LVCMOS15.8.3.3 = 0b011000;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.12.2.5 = 0b100100;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.12.3.3 = 0b100100;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.16.2.5 = 0b101111;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.16.3.3 = 0b101111;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.2.2.5 = 0b000110;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.2.3.3 = 0b000110;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.4.2.5 = 0b001100;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.4.3.3 = 0b001100;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.6.2.5 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.6.3.3 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.8.2.5 = 0b011000;
misc_data IOSTD:PDRIVE:LVCMOS15_JEDEC.8.3.3 = 0b011000;
misc_data IOSTD:PDRIVE:LVCMOS18.12.2.5 = 0b010111;
misc_data IOSTD:PDRIVE:LVCMOS18.12.3.3 = 0b010111;
misc_data IOSTD:PDRIVE:LVCMOS18.16.2.5 = 0b011111;
misc_data IOSTD:PDRIVE:LVCMOS18.16.3.3 = 0b011111;
misc_data IOSTD:PDRIVE:LVCMOS18.2.2.5 = 0b000100;
misc_data IOSTD:PDRIVE:LVCMOS18.2.3.3 = 0b000100;
misc_data IOSTD:PDRIVE:LVCMOS18.24.2.5 = 0b101110;
misc_data IOSTD:PDRIVE:LVCMOS18.24.3.3 = 0b101110;
misc_data IOSTD:PDRIVE:LVCMOS18.4.2.5 = 0b001000;
misc_data IOSTD:PDRIVE:LVCMOS18.4.3.3 = 0b001000;
misc_data IOSTD:PDRIVE:LVCMOS18.6.2.5 = 0b001100;
misc_data IOSTD:PDRIVE:LVCMOS18.6.3.3 = 0b001100;
misc_data IOSTD:PDRIVE:LVCMOS18.8.2.5 = 0b010000;
misc_data IOSTD:PDRIVE:LVCMOS18.8.3.3 = 0b010000;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.12.2.5 = 0b010111;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.12.3.3 = 0b010111;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.16.2.5 = 0b011111;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.16.3.3 = 0b011111;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.2.2.5 = 0b000100;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.2.3.3 = 0b000100;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.24.2.5 = 0b101110;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.24.3.3 = 0b101110;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.4.2.5 = 0b001000;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.4.3.3 = 0b001000;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.6.2.5 = 0b001100;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.6.3.3 = 0b001100;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.8.2.5 = 0b010000;
misc_data IOSTD:PDRIVE:LVCMOS18_JEDEC.8.3.3 = 0b010000;
misc_data IOSTD:PDRIVE:LVCMOS25.12.2.5 = 0b010001;
misc_data IOSTD:PDRIVE:LVCMOS25.12.3.3 = 0b010001;
misc_data IOSTD:PDRIVE:LVCMOS25.16.2.5 = 0b010110;
misc_data IOSTD:PDRIVE:LVCMOS25.16.3.3 = 0b010110;
misc_data IOSTD:PDRIVE:LVCMOS25.2.2.5 = 0b000011;
misc_data IOSTD:PDRIVE:LVCMOS25.2.3.3 = 0b000011;
misc_data IOSTD:PDRIVE:LVCMOS25.24.2.5 = 0b100001;
misc_data IOSTD:PDRIVE:LVCMOS25.24.3.3 = 0b100001;
misc_data IOSTD:PDRIVE:LVCMOS25.4.2.5 = 0b000110;
misc_data IOSTD:PDRIVE:LVCMOS25.4.3.3 = 0b000110;
misc_data IOSTD:PDRIVE:LVCMOS25.6.2.5 = 0b001001;
misc_data IOSTD:PDRIVE:LVCMOS25.6.3.3 = 0b001001;
misc_data IOSTD:PDRIVE:LVCMOS25.8.2.5 = 0b001011;
misc_data IOSTD:PDRIVE:LVCMOS25.8.3.3 = 0b001011;
misc_data IOSTD:PDRIVE:LVCMOS33.12.2.5 = 0b001101;
misc_data IOSTD:PDRIVE:LVCMOS33.12.3.3 = 0b001101;
misc_data IOSTD:PDRIVE:LVCMOS33.16.2.5 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS33.16.3.3 = 0b010010;
misc_data IOSTD:PDRIVE:LVCMOS33.2.2.5 = 0b000011;
misc_data IOSTD:PDRIVE:LVCMOS33.2.3.3 = 0b000011;
misc_data IOSTD:PDRIVE:LVCMOS33.24.2.5 = 0b011010;
misc_data IOSTD:PDRIVE:LVCMOS33.24.3.3 = 0b011010;
misc_data IOSTD:PDRIVE:LVCMOS33.4.2.5 = 0b000101;
misc_data IOSTD:PDRIVE:LVCMOS33.4.3.3 = 0b000101;
misc_data IOSTD:PDRIVE:LVCMOS33.6.2.5 = 0b000111;
misc_data IOSTD:PDRIVE:LVCMOS33.6.3.3 = 0b000111;
misc_data IOSTD:PDRIVE:LVCMOS33.8.2.5 = 0b001001;
misc_data IOSTD:PDRIVE:LVCMOS33.8.3.3 = 0b001001;
misc_data IOSTD:PDRIVE:LVTTL.12.2.5 = 0b001010;
misc_data IOSTD:PDRIVE:LVTTL.12.3.3 = 0b001010;
misc_data IOSTD:PDRIVE:LVTTL.16.2.5 = 0b001101;
misc_data IOSTD:PDRIVE:LVTTL.16.3.3 = 0b001101;
misc_data IOSTD:PDRIVE:LVTTL.2.2.5 = 0b000010;
misc_data IOSTD:PDRIVE:LVTTL.2.3.3 = 0b000010;
misc_data IOSTD:PDRIVE:LVTTL.24.2.5 = 0b010011;
misc_data IOSTD:PDRIVE:LVTTL.24.3.3 = 0b010011;
misc_data IOSTD:PDRIVE:LVTTL.4.2.5 = 0b000100;
misc_data IOSTD:PDRIVE:LVTTL.4.3.3 = 0b000100;
misc_data IOSTD:PDRIVE:LVTTL.6.2.5 = 0b000101;
misc_data IOSTD:PDRIVE:LVTTL.6.3.3 = 0b000101;
misc_data IOSTD:PDRIVE:LVTTL.8.2.5 = 0b000111;
misc_data IOSTD:PDRIVE:LVTTL.8.3.3 = 0b000111;
misc_data IOSTD:PDRIVE:MOBILE_DDR.2.5 = 0b010000;
misc_data IOSTD:PDRIVE:MOBILE_DDR.3.3 = 0b010000;
misc_data IOSTD:PDRIVE:OFF = 0b000000;
misc_data IOSTD:PDRIVE:PCI33_3.3.3 = 0b011001;
misc_data IOSTD:PDRIVE:PCI66_3.3.3 = 0b011001;
misc_data IOSTD:PDRIVE:SDIO.2.5 = 0b001001;
misc_data IOSTD:PDRIVE:SDIO.3.3 = 0b001001;
misc_data IOSTD:PDRIVE:SMBUS.2.5 = 0b000000;
misc_data IOSTD:PDRIVE:SMBUS.3.3 = 0b000000;
misc_data IOSTD:PDRIVE:SSTL15_II.2.5 = 0b101101;
misc_data IOSTD:PDRIVE:SSTL15_II.3.3 = 0b101101;
misc_data IOSTD:PDRIVE:SSTL18_I.2.5 = 0b001110;
misc_data IOSTD:PDRIVE:SSTL18_I.3.3 = 0b001110;
misc_data IOSTD:PDRIVE:SSTL18_II.2.5 = 0b100101;
misc_data IOSTD:PDRIVE:SSTL18_II.3.3 = 0b100101;
misc_data IOSTD:PDRIVE:SSTL2_I.2.5 = 0b001001;
misc_data IOSTD:PDRIVE:SSTL2_I.3.3 = 0b001001;
misc_data IOSTD:PDRIVE:SSTL2_II.2.5 = 0b011001;
misc_data IOSTD:PDRIVE:SSTL2_II.3.3 = 0b011001;
misc_data IOSTD:PDRIVE:SSTL3_I.2.5 = 0b000101;
misc_data IOSTD:PDRIVE:SSTL3_I.3.3 = 0b000101;
misc_data IOSTD:PDRIVE:SSTL3_II.2.5 = 0b001010;
misc_data IOSTD:PDRIVE:SSTL3_II.3.3 = 0b001010;
misc_data IOSTD:PDRIVE:TML_33.3.3 = 0b000110;
misc_data IOSTD:PDRIVE:UNTUNED_25.1200.2.5 = 0b100010;
misc_data IOSTD:PDRIVE:UNTUNED_25.1200.3.3 = 0b100010;
misc_data IOSTD:PDRIVE:UNTUNED_25.1500.2.5 = 0b011010;
misc_data IOSTD:PDRIVE:UNTUNED_25.1500.3.3 = 0b011010;
misc_data IOSTD:PDRIVE:UNTUNED_25.1800.2.5 = 0b010101;
misc_data IOSTD:PDRIVE:UNTUNED_25.1800.3.3 = 0b010101;
misc_data IOSTD:PDRIVE:UNTUNED_25.2500.2.5 = 0b010000;
misc_data IOSTD:PDRIVE:UNTUNED_25.2500.3.3 = 0b010000;
misc_data IOSTD:PDRIVE:UNTUNED_25.3300.2.5 = 0b001101;
misc_data IOSTD:PDRIVE:UNTUNED_25.3300.3.3 = 0b001101;
misc_data IOSTD:PDRIVE:UNTUNED_50.1200.2.5 = 0b010001;
misc_data IOSTD:PDRIVE:UNTUNED_50.1200.3.3 = 0b010001;
misc_data IOSTD:PDRIVE:UNTUNED_50.1500.2.5 = 0b001101;
misc_data IOSTD:PDRIVE:UNTUNED_50.1500.3.3 = 0b001101;
misc_data IOSTD:PDRIVE:UNTUNED_50.1800.2.5 = 0b001010;
misc_data IOSTD:PDRIVE:UNTUNED_50.1800.3.3 = 0b001010;
misc_data IOSTD:PDRIVE:UNTUNED_50.2500.2.5 = 0b001000;
misc_data IOSTD:PDRIVE:UNTUNED_50.2500.3.3 = 0b001000;
misc_data IOSTD:PDRIVE:UNTUNED_50.3300.2.5 = 0b000110;
misc_data IOSTD:PDRIVE:UNTUNED_50.3300.3.3 = 0b000110;
misc_data IOSTD:PDRIVE:UNTUNED_75.1200.2.5 = 0b001011;
misc_data IOSTD:PDRIVE:UNTUNED_75.1200.3.3 = 0b001011;
misc_data IOSTD:PDRIVE:UNTUNED_75.1500.2.5 = 0b001000;
misc_data IOSTD:PDRIVE:UNTUNED_75.1500.3.3 = 0b001000;
misc_data IOSTD:PDRIVE:UNTUNED_75.1800.2.5 = 0b000111;
misc_data IOSTD:PDRIVE:UNTUNED_75.1800.3.3 = 0b000111;
misc_data IOSTD:PDRIVE:UNTUNED_75.2500.2.5 = 0b000101;
misc_data IOSTD:PDRIVE:UNTUNED_75.2500.3.3 = 0b000101;
misc_data IOSTD:PDRIVE:UNTUNED_75.3300.2.5 = 0b000100;
misc_data IOSTD:PDRIVE:UNTUNED_75.3300.3.3 = 0b000100;
misc_data IOSTD:PSLEW:BLVDS_25 = 0b1000;
misc_data IOSTD:PSLEW:DIFF_MOBILE_DDR = 0b1000;
misc_data IOSTD:PSLEW:DISPLAY_PORT = 0b1000;
misc_data IOSTD:PSLEW:HSTL_I = 0b1000;
misc_data IOSTD:PSLEW:HSTL_II = 0b1000;
misc_data IOSTD:PSLEW:HSTL_III = 0b1000;
misc_data IOSTD:PSLEW:HSTL_III_18 = 0b1000;
misc_data IOSTD:PSLEW:HSTL_II_18 = 0b1000;
misc_data IOSTD:PSLEW:HSTL_I_18 = 0b1000;
misc_data IOSTD:PSLEW:I2C = 0b0100;
misc_data IOSTD:PSLEW:IN_TERM = 0b0100;
misc_data IOSTD:PSLEW:LVCMOS12.FAST = 0b1000;
misc_data IOSTD:PSLEW:LVCMOS12.QUIETIO = 0b0010;
misc_data IOSTD:PSLEW:LVCMOS12.SLOW = 0b0100;
misc_data IOSTD:PSLEW:LVCMOS12_JEDEC.FAST = 0b1000;
misc_data IOSTD:PSLEW:LVCMOS12_JEDEC.QUIETIO = 0b0010;
misc_data IOSTD:PSLEW:LVCMOS12_JEDEC.SLOW = 0b0100;
misc_data IOSTD:PSLEW:LVCMOS15.FAST = 0b1000;
misc_data IOSTD:PSLEW:LVCMOS15.QUIETIO = 0b0010;
misc_data IOSTD:PSLEW:LVCMOS15.SLOW = 0b0100;
misc_data IOSTD:PSLEW:LVCMOS15_JEDEC.FAST = 0b1000;
misc_data IOSTD:PSLEW:LVCMOS15_JEDEC.QUIETIO = 0b0010;
misc_data IOSTD:PSLEW:LVCMOS15_JEDEC.SLOW = 0b0100;
misc_data IOSTD:PSLEW:LVCMOS18.FAST = 0b1000;
misc_data IOSTD:PSLEW:LVCMOS18.QUIETIO = 0b0010;
misc_data IOSTD:PSLEW:LVCMOS18.SLOW = 0b0100;
misc_data IOSTD:PSLEW:LVCMOS18_JEDEC.FAST = 0b1000;
misc_data IOSTD:PSLEW:LVCMOS18_JEDEC.QUIETIO = 0b0010;
misc_data IOSTD:PSLEW:LVCMOS18_JEDEC.SLOW = 0b0100;
misc_data IOSTD:PSLEW:LVCMOS25.FAST = 0b1000;
misc_data IOSTD:PSLEW:LVCMOS25.QUIETIO = 0b0010;
misc_data IOSTD:PSLEW:LVCMOS25.SLOW = 0b0100;
misc_data IOSTD:PSLEW:LVCMOS33.FAST = 0b1000;
misc_data IOSTD:PSLEW:LVCMOS33.QUIETIO = 0b0010;
misc_data IOSTD:PSLEW:LVCMOS33.SLOW = 0b0100;
misc_data IOSTD:PSLEW:LVTTL.FAST = 0b1000;
misc_data IOSTD:PSLEW:LVTTL.QUIETIO = 0b0010;
misc_data IOSTD:PSLEW:LVTTL.SLOW = 0b0100;
misc_data IOSTD:PSLEW:MOBILE_DDR = 0b1000;
misc_data IOSTD:PSLEW:OFF = 0b0000;
misc_data IOSTD:PSLEW:PCI33_3 = 0b0001;
misc_data IOSTD:PSLEW:PCI66_3 = 0b0001;
misc_data IOSTD:PSLEW:SDIO = 0b0100;
misc_data IOSTD:PSLEW:SMBUS = 0b0100;
misc_data IOSTD:PSLEW:SSTL15_II = 0b1111;
misc_data IOSTD:PSLEW:SSTL18_I = 0b1000;
misc_data IOSTD:PSLEW:SSTL18_II = 0b1000;
misc_data IOSTD:PSLEW:SSTL2_I = 0b1000;
misc_data IOSTD:PSLEW:SSTL2_II = 0b1000;
misc_data IOSTD:PSLEW:SSTL3_I = 0b1000;
misc_data IOSTD:PSLEW:SSTL3_II = 0b1000;
misc_data IOSTD:PSLEW:TML_33 = 0b0100;
misc_data IOSTD:PTERM:OFF = 0b000000;
misc_data IOSTD:PTERM:TML_33.3.3 = 0b000110;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.1200.2.5 = 0b101011;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.1200.3.3 = 0b101000;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.1500.2.5 = 0b100000;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.1500.3.3 = 0b011101;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.1800.2.5 = 0b011011;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.1800.3.3 = 0b011000;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.2500.2.5 = 0b011000;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.2500.3.3 = 0b010100;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.3300.2.5 = 0b011000;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_25.3300.3.3 = 0b010100;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.1200.2.5 = 0b010101;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.1200.3.3 = 0b010100;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.1500.2.5 = 0b010000;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.1500.3.3 = 0b001111;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.1800.2.5 = 0b001110;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.1800.3.3 = 0b001100;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.2500.2.5 = 0b001100;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.2500.3.3 = 0b001010;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.3300.2.5 = 0b001100;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_50.3300.3.3 = 0b001010;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.1200.2.5 = 0b001110;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.1200.3.3 = 0b001110;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.1500.2.5 = 0b001010;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.1500.3.3 = 0b001001;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.1800.2.5 = 0b001001;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.1800.3.3 = 0b001000;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.2500.2.5 = 0b001000;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.2500.3.3 = 0b000111;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.3300.2.5 = 0b001000;
misc_data IOSTD:PTERM:UNTUNED_SPLIT_75.3300.3.3 = 0b000111;

