

================================================================
== Vivado HLS Report for 'handle_read_requests'
================================================================
* Date:           Mon Mar  1 13:03:33 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.259|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%hrr_fsmState_load = load i1* @hrr_fsmState, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1052]   --->   Operation 3 'load' 'hrr_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%request_vaddr_V_load = load i48* @request_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1080]   --->   Operation 4 'load' 'request_vaddr_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%readLength_V = load i32* @request_dma_length_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1081]   --->   Operation 5 'load' 'readLength_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %hrr_fsmState_load, label %3, label %0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1052]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i129P(i129* @rx_readRequestFifo_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1055]   --->   Operation 7 'nbreadreq' 'tmp' <Predicate = (!hrr_fsmState_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.67ns)   --->   "br i1 %tmp, label %1, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1055]   --->   Operation 8 'br' <Predicate = (!hrr_fsmState_load)> <Delay = 0.67>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%tmp80 = call i129 @_ssdm_op_Read.ap_fifo.volatile.i129P(i129* @rx_readRequestFifo_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 9 'read' 'tmp80' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_qpn_V_19 = trunc i129 %tmp80 to i24" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 10 'trunc' 'tmp_qpn_V_19' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i24 %tmp_qpn_V_19, i24* @request_qpn_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 11 'store' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%readAddr_V = call i48 @_ssdm_op_PartSelect.i48.i129.i32.i32(i129 %tmp80, i32 24, i32 71) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 12 'partselect' 'readAddr_V' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%readLength_V_2 = call i32 @_ssdm_op_PartSelect.i32.i129.i32.i32(i129 %tmp80, i32 72, i32 103) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 13 'partselect' 'readLength_V_2' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_psn_V_6 = call i24 @_ssdm_op_PartSelect.i24.i129.i32.i32(i129 %tmp80, i32 104, i32 127) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 14 'partselect' 'tmp_psn_V_6' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%icmp_ln895_3 = icmp ugt i32 %readLength_V_2, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1062]   --->   Operation 15 'icmp' 'icmp_ln895_3' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br i1 %icmp_ln895_3, label %2, label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1062]   --->   Operation 16 'br' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (1.09ns)   --->   "%add_ln700_11 = add i48 %readAddr_V, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1065]   --->   Operation 17 'add' 'add_ln700_11' <Predicate = (!hrr_fsmState_load & tmp & icmp_ln895_3)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.01ns)   --->   "%add_ln701_6 = add i32 %readLength_V_2, -1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1066]   --->   Operation 18 'add' 'add_ln701_6' <Predicate = (!hrr_fsmState_load & tmp & icmp_ln895_3)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "store i1 true, i1* @hrr_fsmState, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1068]   --->   Operation 19 'store' <Predicate = (!hrr_fsmState_load & tmp & icmp_ln895_3)> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "br label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1069]   --->   Operation 20 'br' <Predicate = (!hrr_fsmState_load & tmp & icmp_ln895_3)> <Delay = 0.65>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_s = phi i48 [ %add_ln700_11, %2 ], [ %readAddr_V, %1 ]"   --->   Operation 21 'phi' 'request_vaddr_V_new_s' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%request_dma_length_V_1 = phi i32 [ %add_ln701_6, %2 ], [ %readLength_V_2, %1 ]"   --->   Operation 22 'phi' 'request_dma_length_V_1' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_qpn_V_18 = trunc i129 %tmp80 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 23 'trunc' 'tmp_qpn_V_18' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1077]   --->   Operation 24 'br' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.67>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%icmp_ln895 = icmp ugt i32 %readLength_V, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1082]   --->   Operation 25 'icmp' 'icmp_ln895' <Predicate = (hrr_fsmState_load)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %4, label %5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1082]   --->   Operation 26 'br' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "store i1 false, i1* @hrr_fsmState, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1092]   --->   Operation 27 'store' <Predicate = (hrr_fsmState_load & !icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "br label %6"   --->   Operation 28 'br' <Predicate = (hrr_fsmState_load & !icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 29 [1/1] (1.09ns)   --->   "%add_ln700 = add i48 %request_vaddr_V_load, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085]   --->   Operation 29 'add' 'add_ln700' <Predicate = (hrr_fsmState_load & icmp_ln895)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.01ns)   --->   "%add_ln701 = add i32 %readLength_V, -1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1086]   --->   Operation 30 'add' 'add_ln701' <Predicate = (hrr_fsmState_load & icmp_ln895)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.65ns)   --->   "br label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1088]   --->   Operation 31 'br' <Predicate = (hrr_fsmState_load & icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%request_vaddr_V_flag = phi i1 [ true, %4 ], [ false, %5 ]"   --->   Operation 32 'phi' 'request_vaddr_V_flag' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_1 = phi i48 [ %add_ln700, %4 ], [ undef, %5 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085]   --->   Operation 33 'phi' 'request_vaddr_V_new_1' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%request_dma_length_V_2 = phi i32 [ %add_ln701, %4 ], [ undef, %5 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1086]   --->   Operation 34 'phi' 'request_dma_length_V_2' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1097]   --->   Operation 35 'br' <Predicate = (hrr_fsmState_load)> <Delay = 0.67>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%request_vaddr_V_flag_1 = phi i1 [ %request_vaddr_V_flag, %6 ], [ true, %._crit_edge4.i ], [ false, %0 ]"   --->   Operation 36 'phi' 'request_vaddr_V_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_2 = phi i48 [ %request_vaddr_V_new_1, %6 ], [ %request_vaddr_V_new_s, %._crit_edge4.i ], [ undef, %0 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085]   --->   Operation 37 'phi' 'request_vaddr_V_new_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%request_dma_length_V_3 = phi i32 [ %request_dma_length_V_2, %6 ], [ %request_dma_length_V_1, %._crit_edge4.i ], [ undef, %0 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1086]   --->   Operation 38 'phi' 'request_dma_length_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %request_vaddr_V_flag_1, label %mergeST135.i, label %handle_read_requests.exit"   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "store i32 %request_dma_length_V_3, i32* @request_dma_length_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 40 'store' <Predicate = (request_vaddr_V_flag_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i48 %request_vaddr_V_new_2, i48* @request_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 41 'store' <Predicate = (request_vaddr_V_flag_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i135* @rx_readEvenFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i129* @rx_readRequestFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i113* @rx_remoteMemCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1041]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "store i24 %tmp_psn_V_6, i24* @request_psn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 46 'store' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.65>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_length_V_5 = phi i32 [ 1024, %2 ], [ %readLength_V_2, %1 ]"   --->   Operation 47 'phi' 'tmp_length_V_5' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_op_code_4 = phi i5 [ 13, %2 ], [ -16, %1 ]"   --->   Operation 48 'phi' 'tmp_op_code_4' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_addr_V = zext i48 %readAddr_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 49 'zext' 'tmp_addr_V' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_62_i = call i112 @_ssdm_op_BitConcatenate.i112.i32.i64.i16(i32 %readLength_V_2, i64 %tmp_addr_V, i16 %tmp_qpn_V_18) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 50 'bitconcatenate' 'tmp_62_i' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = call i113 @_ssdm_op_PartSet.i113.i113.i112.i32.i32(i113 undef, i112 %tmp_62_i, i32 0, i32 111) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 51 'partset' 'tmp_1' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @rx_remoteMemCmd_V, i113 %tmp_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 52 'write' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i135 @_ssdm_op_BitConcatenate.i135.i2.i24.i32.i48.i24.i5(i2 1, i24 %tmp_psn_V_6, i32 %tmp_length_V_5, i48 0, i24 %tmp_qpn_V_19, i5 %tmp_op_code_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1076]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i135P(i135* @rx_readEvenFifo_V, i135 %tmp_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1076]   --->   Operation 54 'write' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_length_V = phi i32 [ 1024, %4 ], [ %readLength_V, %5 ]"   --->   Operation 55 'phi' 'tmp_length_V' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_op_code = phi i2 [ -2, %4 ], [ -1, %5 ]"   --->   Operation 56 'phi' 'tmp_op_code' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln738 = sext i2 %tmp_op_code to i4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 57 'sext' 'sext_ln738' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln738 = zext i4 %sext_ln738 to i5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 58 'zext' 'zext_ln738' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%t_V = load i24* @request_psn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 59 'load' 't_V' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.93ns)   --->   "%tmp_psn_V = add i24 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 60 'add' 'tmp_psn_V' <Predicate = (hrr_fsmState_load)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.65ns)   --->   "store i24 %tmp_psn_V, i24* @request_psn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 61 'store' <Predicate = (hrr_fsmState_load)> <Delay = 0.65>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_qpn_V = load i24* @request_qpn_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1096]   --->   Operation 62 'load' 'tmp_qpn_V' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = call i135 @_ssdm_op_BitConcatenate.i135.i2.i24.i32.i48.i24.i5(i2 1, i24 %tmp_psn_V, i32 %tmp_length_V, i48 0, i24 %tmp_qpn_V, i5 %zext_ln738) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1096]   --->   Operation 63 'bitconcatenate' 'tmp_3' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i135P(i135* @rx_readEvenFifo_V, i135 %tmp_3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1096]   --->   Operation 64 'write' <Predicate = (hrr_fsmState_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %handle_read_requests.exit"   --->   Operation 65 'br' <Predicate = (request_vaddr_V_flag_1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 4.26ns
The critical path consists of the following:
	fifo read on port 'rx_readRequestFifo_V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057) [21]  (1.84 ns)
	'add' operation ('add_ln700_11', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1065) [31]  (1.09 ns)
	multiplexor before 'phi' operation ('readAddr.V') with incoming values : ('readAddr.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057) ('add_ln700_11', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1065) [36]  (0.656 ns)
	'phi' operation ('readAddr.V') with incoming values : ('readAddr.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057) ('add_ln700_11', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1065) [36]  (0 ns)
	multiplexor before 'phi' operation ('request_vaddr_V_new_2', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085) with incoming values : ('readAddr.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057) ('add_ln700_11', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1065) ('add_ln700', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085) [75]  (0.675 ns)
	'phi' operation ('request_vaddr_V_new_2', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085) with incoming values : ('readAddr.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057) ('add_ln700_11', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1065) ('add_ln700', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085) [75]  (0 ns)
	'store' operation ('store_ln127', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057) of variable 'request_vaddr_V_new_2', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085 on static variable 'request_vaddr_V' [80]  (0 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'load' operation ('t.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095) on static variable 'request_psn_V' [66]  (0 ns)
	'add' operation ('tmp.psn.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095) [67]  (0.934 ns)
	fifo write on port 'rx_readEvenFifo_V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1096) [71]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
