// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Sun Feb 26 20:54:35 2023
// Host        : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ PS_Zynq_inst_0_delimiter_2_0_stub.v
// Design      : PS_Zynq_inst_0_delimiter_2_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "delimiter,Vivado 2022.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(IN0, OUT0, OUT1, OUT2, OUT3, OUT4, OUT5, OUT6, OUT7)
/* synthesis syn_black_box black_box_pad_pin="IN0[17:0],OUT0[0:0],OUT1[0:0],OUT2[0:0],OUT3[4:0],OUT4[0:0],OUT5[0:0],OUT6[6:0],OUT7[0:0]" */;
  input [17:0]IN0;
  output [0:0]OUT0;
  output [0:0]OUT1;
  output [0:0]OUT2;
  output [4:0]OUT3;
  output [0:0]OUT4;
  output [0:0]OUT5;
  output [6:0]OUT6;
  output [0:0]OUT7;
endmodule
