// Seed: 1331449890
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output wire id_2,
    output supply0 id_3,
    input uwire id_4,
    input wire id_5,
    output wor id_6
);
  supply1 id_8 = id_4 + id_5;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input supply0 id_7
);
  wire id_9;
  assign id_2 = 1'b0;
  module_0(
      id_2, id_2, id_2, id_2, id_5, id_3, id_2
  );
endmodule
