`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_13(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000000001001111111111111010000111111111100111010000000001011111011111111111001110011111111000101000000000001101110011111111111000101111111111110011011;
		2'd1: data <= 153'b000000001101111100000000010011110111111100101111111000000010101110100000000010001100011111110010100000000000110101111000000000000000001011111110010010011;
		2'd2: data <= 153'b111111010000101001111111110111010000000001111100000111111011011001001111111110101110000000011001000000111111111010101101111111100010101100000010000000111;
		2'd3: data <= 153'b000000000100100011111111010100011000000001000000100111111011100000000000001101011110111111111000000100111111111100001010000001100010000111111101000111011;
		endcase
		end
	end
	assign dout = data;
endmodule
