INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/Placements/VERILOGPRAC/Verification_DFF/Verification_DFF.srcs/sources_1/new/design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/Placements/VERILOGPRAC/Verification_DFF/Verification_DFF.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
