-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_t_e
--
-- Generated
--  by:  wig
--  on:  Thu Dec 18 10:28:59 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_t_e-rtl-a.vhd,v 1.1 2003/12/22 08:36:24 wig Exp $
-- $Date: 2003/12/22 08:36:24 $
-- $Log: inst_t_e-rtl-a.vhd,v $
-- Revision 1.1  2003/12/22 08:36:24  wig
-- Added testcase bitsplice.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
--
-- Generator: mix_0.pl Revision: 1.24 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_t_e
--
architecture rtl of inst_t_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_a_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_a_e
			p_mix_test1_go	: out	std_ulogic;
			widesig_o	: out	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity inst_a_e
		);
	end component;
	-- ---------

	component inst_b_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_b_e
			port_b_1	: in	std_ulogic
		-- End of Generated Port for Entity inst_b_e
		);
	end component;
	-- ---------

	component inst_c_e	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_d_e	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_e_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_e_e
			video_i	: in	std_ulogic_vector(3 downto 0);
			widesig_i	: in	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity inst_e_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	test1	: std_ulogic; 
			signal	video_i	: std_ulogic_vector(3 downto 0); 
			signal	widesig	: std_ulogic_vector(31 downto 0); 
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_a
		inst_a: inst_a_e
		port map (
			p_mix_test1_go => test1, -- Use internally test1
			widesig_o => widesig
		);
		-- End of Generated Instance Port Map for inst_a

		-- Generated Instance Port Map for inst_b
		inst_b: inst_b_e
		port map (
			port_b_1 => test1 -- Use internally test1
		);
		-- End of Generated Instance Port Map for inst_b

		-- Generated Instance Port Map for inst_c
		inst_c: inst_c_e

		;
		-- End of Generated Instance Port Map for inst_c

		-- Generated Instance Port Map for inst_d
		inst_d: inst_d_e

		;
		-- End of Generated Instance Port Map for inst_d

		-- Generated Instance Port Map for inst_e
		inst_e: inst_e_e
		port map (
			video_i => video_i,
			widesig_i => widesig
		);
		-- End of Generated Instance Port Map for inst_e



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
