
---------- Begin Simulation Statistics ----------
final_tick                               1065104082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104474                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740104                       # Number of bytes of host memory used
host_op_rate                                   104779                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13792.45                       # Real time elapsed on the host
host_tick_rate                               77223727                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440955447                       # Number of instructions simulated
sim_ops                                    1445160435                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065104                       # Number of seconds simulated
sim_ticks                                1065104082500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.981166                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168103387                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191067468                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14906153                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259246894                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21823272                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22389876                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          566604                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328974270                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148594                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050452                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9105099                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654905                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33056455                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160595                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46000049                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517683                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571426                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1961128267                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.638189                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.388422                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1354586843     69.07%     69.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    361149787     18.42%     87.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85433537      4.36%     91.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83438551      4.25%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26104398      1.33%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8191932      0.42%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4757328      0.24%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4409436      0.22%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33056455      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1961128267                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112815                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817735                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697214                       # Number of loads committed
system.cpu0.commit.membars                    2104062                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104068      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530344     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833124      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747658     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256347     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571426                       # Class of committed instruction
system.cpu0.commit.refs                     536004033                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517683                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571426                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.693990                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.693990                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            305041660                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5823359                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166636680                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1316448367                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               742398831                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                914109378                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9113686                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13706143                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3574464                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328974270                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232679735                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1232636936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5760875                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340234046                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          331                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29829586                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155296                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         726685778                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189926659                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.632674                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1974238019                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.679395                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.910197                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1027666136     52.05%     52.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703361037     35.63%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124226915      6.29%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97689126      4.95%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16557446      0.84%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2458061      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  173990      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     459      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104849      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1974238019                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       45                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      144125855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9176256                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319221513                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.610072                       # Inst execution rate
system.cpu0.iew.exec_refs                   562269674                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151637538                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              231289619                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408554560                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056767                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5248359                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152207083                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297536311                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410632136                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4941100                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1292355390                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1048932                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9474613                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9113686                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11712143                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       175322                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21655939                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76181                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7532                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4894641                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19857346                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4900264                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7532                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       398325                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8777931                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                591574862                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1283804663                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840384                       # average fanout of values written-back
system.cpu0.iew.wb_producers                497150243                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.606036                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1283894495                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1586064465                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823178692                       # number of integer regfile writes
system.cpu0.ipc                              0.590322                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.590322                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106149      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717019716     55.27%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842207      0.91%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100416      0.16%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413480336     31.87%     88.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150747613     11.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            21      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297296490                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1701604                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001312                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 284104     16.70%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    22      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1074227     63.13%     79.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               343247     20.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1296891888                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4570649180                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1283804611                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1343508436                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294375305                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297296490                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161006                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45964882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           116687                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           411                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13440091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1974238019                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.657113                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.865412                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1071813578     54.29%     54.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          608008655     30.80%     85.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208762771     10.57%     95.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75031359      3.80%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8305531      0.42%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             987177      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             954648      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             212081      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             162219      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1974238019                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.612405                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11604211                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3096064                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408554560                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152207083                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2057                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2118363874                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11844950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              252130512                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543197                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7813540                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               753286520                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16052544                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                32951                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1609676278                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1311744574                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846412349                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                906143266                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29435622                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9113686                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             53397297                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45869148                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1609676233                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        166738                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6268                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16844337                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6246                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3225617092                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2608266796                       # The number of ROB writes
system.cpu0.timesIdled                       22366029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2024                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.936058                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12792861                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15061755                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2073486                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19277815                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            671575                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         767326                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           95751                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22445639                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42301                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050206                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1500330                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229672                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2039029                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151346                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14046697                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67684213                       # Number of instructions committed
system.cpu1.commit.committedOps              68734622                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    321931626                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.213507                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.915303                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    293106474     91.05%     91.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14497053      4.50%     95.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5284310      1.64%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4087790      1.27%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1126224      0.35%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       501446      0.16%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       943879      0.29%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       345421      0.11%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2039029      0.63%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    321931626                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074955                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65719184                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752787                       # Number of loads committed
system.cpu1.commit.membars                    2100494                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100494      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43605252     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802993     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225739      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68734622                       # Class of committed instruction
system.cpu1.commit.refs                      23028744                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67684213                       # Number of Instructions Simulated
system.cpu1.committedOps                     68734622                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.828197                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.828197                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            259656927                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               602043                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11852464                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              88501964                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17763460                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 43316377                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1501822                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1356068                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2473371                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22445639                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15548071                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    304638443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               336686                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      95882014                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4149956                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068685                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17998535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13464436                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.293403                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         324711957                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.299826                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.736872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               262902469     80.96%     80.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39255177     12.09%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13080661      4.03%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7399191      2.28%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1193273      0.37%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  318537      0.10%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  561892      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     746      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           324711957                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2080727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1564812                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18101455                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.235220                       # Inst execution rate
system.cpu1.iew.exec_refs                    25950550                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6634274                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              216185856                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20669311                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1201615                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1608338                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7276071                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           82752071                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19316276                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1339231                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76868098                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                780695                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7150793                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1501822                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9202583                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        81848                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          730768                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31604                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2052                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11622                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3916524                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1000114                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2052                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       523636                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1041176                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43707514                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75723401                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824990                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36058275                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.231717                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75774783                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97815182                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50609390                       # number of integer regfile writes
system.cpu1.ipc                              0.207117                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.207117                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100705      2.69%      2.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49749758     63.61%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20704496     26.47%     92.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5652216      7.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78207329                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1489618                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019047                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 276395     18.55%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                971236     65.20%     83.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               241983     16.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77596226                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         482740670                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75723389                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96771004                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  79095983                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78207329                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3656088                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14017448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           124465                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        504742                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7395334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    324711957                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.240851                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.708538                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          276364558     85.11%     85.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30931921      9.53%     94.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10573342      3.26%     97.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3557592      1.10%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2072751      0.64%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             484176      0.15%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             461903      0.14%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             153066      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             112648      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      324711957                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.239318                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8384461                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1133371                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20669311                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7276071                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       326792684                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1803400012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              233058072                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45691436                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6316059                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20005829                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4818430                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                68371                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            110099766                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              86395766                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57813399                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 42787936                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15975783                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1501822                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27323408                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12121963                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       110099754                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34890                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               896                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14120588                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           890                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402672798                       # The number of ROB reads
system.cpu1.rob.rob_writes                  168349139                       # The number of ROB writes
system.cpu1.timesIdled                          70315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.631190                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11791331                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14623784                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1982067                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18204423                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            624479                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         722174                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           97695                       # Number of indirect misses.
system.cpu2.branchPred.lookups               21067450                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31466                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050201                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1398967                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15103873                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1938380                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151321                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13631805                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64200224                       # Number of instructions committed
system.cpu2.commit.committedOps              65250634                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    306934540                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.212588                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.913820                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    279613337     91.10%     91.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13675238      4.46%     95.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5051992      1.65%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3950887      1.29%     98.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       983577      0.32%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       464329      0.15%     98.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       941842      0.31%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       314958      0.10%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1938380      0.63%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    306934540                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013882                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62350918                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15863367                       # Number of loads committed
system.cpu2.commit.membars                    2100495                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100495      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41203555     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16913568     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5032872      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65250634                       # Class of committed instruction
system.cpu2.commit.refs                      21946452                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64200224                       # Number of Instructions Simulated
system.cpu2.committedOps                     65250634                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.841041                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.841041                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            248003711                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               607233                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10976441                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              84111755                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16865796                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40920355                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1400282                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1328732                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2393702                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   21067450                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14822839                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    290418578                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               314696                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      91525835                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3966764                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.067785                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17181841                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12415810                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.294489                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         309583846                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.300558                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.738145                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               250508657     80.92%     80.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37537107     12.13%     93.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12506149      4.04%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7036643      2.27%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1169002      0.38%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  245672      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  580404      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           309583846                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1212054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1458304                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16942337                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.234788                       # Inst execution rate
system.cpu2.iew.exec_refs                    24642929                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6416083                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              205898185                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19633157                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1208114                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1652572                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7070186                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           78855862                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18226846                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1257591                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72971268                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                834657                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              6978228                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1400282                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9054219                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        78560                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          641298                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        26935                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1909                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        13432                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3769790                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       987101                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1909                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       486839                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        971465                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41736780                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71939632                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826053                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34476810                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.231469                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71987831                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93067830                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48172608                       # number of integer regfile writes
system.cpu2.ipc                              0.206567                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.206567                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100698      2.83%      2.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47104814     63.46%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19584026     26.38%     92.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5439172      7.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74228859                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1457345                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019633                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 270180     18.54%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                948742     65.10%     83.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               238419     16.36%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73585490                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         459612794                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71939620                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         92462398                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75172689                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74228859                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3683173                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13605227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           113913                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        531852                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7254688                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    309583846                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.239770                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.707632                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          263652006     85.16%     85.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29534663      9.54%     94.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9881294      3.19%     97.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3335976      1.08%     98.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2028607      0.66%     99.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             453432      0.15%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             445926      0.14%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             149000      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             102942      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      309583846                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.238835                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8337279                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1144452                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19633157                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7070186                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu2.numCycles                       310795900                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1819395862                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              222487441                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43500276                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5983654                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19027309                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               4349557                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                65285                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            104935072                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              82212665                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55070413                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 40351588                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              15604681                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1400282                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             26285819                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11570137                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       104935060                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         31407                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               822                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13607344                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           820                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   383877559                       # The number of ROB reads
system.cpu2.rob.rob_writes                  160419239                       # The number of ROB writes
system.cpu2.timesIdled                          67788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.840299                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10103207                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12196005                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1321801                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14878564                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            517329                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         530170                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12841                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17135915                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18879                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050220                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           939063                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13570796                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1840232                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151385                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8127830                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58553327                       # Number of instructions committed
system.cpu3.commit.committedOps              59603753                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    275375504                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.216445                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.935008                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    250978651     91.14%     91.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12177221      4.42%     95.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4382313      1.59%     97.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3417338      1.24%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       826262      0.30%     98.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       427648      0.16%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1036125      0.38%     99.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       289714      0.11%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1840232      0.67%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    275375504                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865694                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56852248                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14733276                       # Number of loads committed
system.cpu3.commit.membars                    2100508                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100508      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37254755     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15783496     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4464850      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59603753                       # Class of committed instruction
system.cpu3.commit.refs                      20248358                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58553327                       # Number of Instructions Simulated
system.cpu3.committedOps                     59603753                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.753204                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.753204                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            228450335                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               402470                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9532770                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70899969                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13068221                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 32176799                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                940057                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1024916                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2399469                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17135915                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12405069                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    261785262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               232702                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74065446                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2645590                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.061570                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13926803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10620536                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.266120                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         277034881                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.271148                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.688992                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               228634965     82.53%     82.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30883213     11.15%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10117723      3.65%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6105391      2.20%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  936979      0.34%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  205337      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151073      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     191      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           277034881                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1281008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              986112                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14748675                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.234707                       # Inst execution rate
system.cpu3.iew.exec_refs                    22453683                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5729618                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              184402347                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16902695                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051165                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           972434                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5965015                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67708831                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16724065                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           961129                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65322722                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                925853                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7094293                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                940057                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9307988                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        77185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          530483                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22608                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1145                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11677                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2169419                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       449933                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1145                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254701                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        731411                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38297833                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64460927                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.829362                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31762771                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.231611                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64501520                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82886089                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43474330                       # number of integer regfile writes
system.cpu3.ipc                              0.210384                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.210384                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100733      3.17%      3.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41443779     62.52%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18008967     27.17%     92.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4730222      7.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66283851                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1441411                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021746                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 267637     18.57%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                939344     65.17%     83.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               234426     16.26%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65624513                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         411148728                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64460915                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75814763                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64557061                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66283851                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151770                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8105077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           104762                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           385                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3512703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    277034881                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.239262                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.712450                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          236112485     85.23%     85.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26657623      9.62%     94.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8292875      2.99%     97.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2937166      1.06%     98.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1944697      0.70%     99.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             421811      0.15%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             428740      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             147175      0.05%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              92309      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      277034881                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.238160                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6915734                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          797317                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16902695                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5965015                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    225                       # number of misc regfile reads
system.cpu3.numCycles                       278315889                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1851875042                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              202353864                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39886488                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6974529                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14870563                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3774669                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                56252                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88965684                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69795354                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47008971                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32274699                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              15551310                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                940057                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             26564422                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7122483                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88965672                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31276                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               935                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14136111                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           929                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   341265646                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137126299                       # The number of ROB writes
system.cpu3.timesIdled                          47881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         15252096                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             23625775                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            45996952                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            5871518                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3826643                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17640787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      35173050                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1040447                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       179587                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52695569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5433449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106111465                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5613036                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14359577                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3774170                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13757978                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1002                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            675                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3258720                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3258691                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14359579                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         20900                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     52791292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               52791292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1369116032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1369116032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1419                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17640876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17640876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17640876                       # Request fanout histogram
system.membus.respLayer1.occupancy        90378655135                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54109260567                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7393288178.861789                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   45413657443.955910                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 442762105500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   155729636500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 909374446000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14736342                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14736342                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14736342                       # number of overall hits
system.cpu2.icache.overall_hits::total       14736342                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        86497                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         86497                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        86497                       # number of overall misses
system.cpu2.icache.overall_misses::total        86497                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1728547499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1728547499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1728547499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1728547499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14822839                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14822839                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14822839                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14822839                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005835                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005835                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005835                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005835                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19983.901164                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19983.901164                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19983.901164                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19983.901164                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          997                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    62.312500                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        78809                       # number of writebacks
system.cpu2.icache.writebacks::total            78809                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7656                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7656                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7656                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7656                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        78841                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        78841                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        78841                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        78841                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1543442999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1543442999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1543442999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1543442999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005319                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005319                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005319                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005319                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19576.654266                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19576.654266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19576.654266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19576.654266                       # average overall mshr miss latency
system.cpu2.icache.replacements                 78809                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14736342                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14736342                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        86497                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        86497                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1728547499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1728547499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14822839                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14822839                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005835                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005835                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19983.901164                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19983.901164                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7656                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7656                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        78841                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        78841                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1543442999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1543442999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005319                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005319                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19576.654266                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19576.654266                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989951                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14208932                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            78809                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           180.295804                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        331762000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989951                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999686                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999686                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29724519                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29724519                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17550829                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17550829                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17550829                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17550829                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4722661                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4722661                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4722661                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4722661                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 597188333037                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 597188333037                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 597188333037                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 597188333037                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22273490                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22273490                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22273490                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22273490                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.212031                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.212031                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.212031                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.212031                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 126451.662111                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 126451.662111                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 126451.662111                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 126451.662111                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7929577                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       633332                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            81556                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4719                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    97.228616                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   134.208943                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1371920                       # number of writebacks
system.cpu2.dcache.writebacks::total          1371920                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3764335                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3764335                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3764335                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3764335                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       958326                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       958326                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       958326                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       958326                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119068439236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119068439236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119068439236                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119068439236                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043025                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043025                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043025                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043025                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 124246.278653                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124246.278653                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 124246.278653                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124246.278653                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1371920                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14607692                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14607692                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2633336                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2633336                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 308825487000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 308825487000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17241028                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17241028                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.152737                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.152737                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 117275.382633                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 117275.382633                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2099384                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2099384                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       533952                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       533952                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  62428180500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  62428180500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030970                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030970                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 116917.214469                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116917.214469                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2943137                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2943137                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2089325                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2089325                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 288362846037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 288362846037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5032462                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5032462                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.415170                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.415170                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 138017.228548                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 138017.228548                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1664951                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1664951                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424374                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424374                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  56640258736                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  56640258736                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084327                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084327                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 133467.787225                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 133467.787225                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          227                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6287500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6287500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.418819                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.418819                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27698.237885                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27698.237885                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          116                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          111                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          111                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3504500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3504500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.204797                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.204797                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31572.072072                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31572.072072                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1335500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1335500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447644                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447644                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7809.941520                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7809.941520                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          168                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1192500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1192500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.439791                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.439791                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7098.214286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7098.214286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       575500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       575500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       550500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       550500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634828                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634828                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415373                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415373                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49172709500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49172709500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050201                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050201                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395518                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395518                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 118382.055406                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 118382.055406                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415373                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415373                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  48757336500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  48757336500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395518                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395518                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 117382.055406                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 117382.055406                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.860644                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19559097                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1373565                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.239659                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        331773500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.860644                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.933145                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.933145                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48022822                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48022822                       # Number of data accesses
system.cpu3.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7012191462.121212                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   43867919886.935883                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 442762350500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   139494809500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 925609273000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12346871                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12346871                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12346871                       # number of overall hits
system.cpu3.icache.overall_hits::total       12346871                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        58198                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         58198                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        58198                       # number of overall misses
system.cpu3.icache.overall_misses::total        58198                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1480225999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1480225999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1480225999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1480225999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12405069                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12405069                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12405069                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12405069                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004691                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004691                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004691                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004691                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 25434.310440                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25434.310440                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 25434.310440                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25434.310440                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          941                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    67.214286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        53079                       # number of writebacks
system.cpu3.icache.writebacks::total            53079                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5087                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5087                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5087                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5087                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        53111                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        53111                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        53111                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        53111                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1330301999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1330301999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1330301999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1330301999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004281                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004281                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004281                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004281                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25047.579579                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25047.579579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25047.579579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25047.579579                       # average overall mshr miss latency
system.cpu3.icache.replacements                 53079                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12346871                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12346871                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        58198                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        58198                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1480225999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1480225999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12405069                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12405069                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004691                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004691                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 25434.310440                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25434.310440                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5087                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5087                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        53111                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        53111                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1330301999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1330301999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004281                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004281                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25047.579579                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25047.579579                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989839                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11923993                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            53079                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           224.646150                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        336945000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989839                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999682                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999682                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24863249                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24863249                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15750338                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15750338                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15750338                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15750338                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4572182                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4572182                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4572182                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4572182                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 579225103116                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 579225103116                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 579225103116                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 579225103116                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20322520                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20322520                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20322520                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20322520                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224981                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224981                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224981                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224981                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 126684.612099                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 126684.612099                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 126684.612099                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 126684.612099                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      7782136                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       640338                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            80239                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4506                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    96.986951                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   142.107856                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1251884                       # number of writebacks
system.cpu3.dcache.writebacks::total          1251884                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3677803                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3677803                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3677803                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3677803                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       894379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       894379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       894379                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       894379                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 111633614977                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 111633614977                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 111633614977                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 111633614977                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044009                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044009                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044009                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044009                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 124816.900863                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 124816.900863                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 124816.900863                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 124816.900863                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1251884                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13292425                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13292425                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2565665                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2565665                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 298997929000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 298997929000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15858090                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15858090                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161789                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161789                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 116538.179770                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 116538.179770                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2056944                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2056944                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       508721                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       508721                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  59847236500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  59847236500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032080                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032080                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 117642.551615                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 117642.551615                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2457913                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2457913                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2006517                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2006517                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 280227174116                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 280227174116                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4464430                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4464430                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.449445                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.449445                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 139658.509804                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 139658.509804                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1620859                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1620859                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       385658                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       385658                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  51786378477                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  51786378477                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086385                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086385                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 134280.576254                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 134280.576254                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          252                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          252                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6269500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6269500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.435233                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.435233                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24878.968254                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24878.968254                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          122                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          130                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          130                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3811500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3811500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.224525                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.224525                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29319.230769                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29319.230769                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1027000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1027000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.441489                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.441489                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6186.746988                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6186.746988                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       893000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       893000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.420213                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.420213                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5651.898734                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5651.898734                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       517000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       517000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691145                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691145                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359075                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359075                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41718554000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41718554000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050220                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050220                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341905                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341905                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 116183.399011                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 116183.399011                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359075                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359075                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  41359479000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  41359479000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341905                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341905                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 115183.399011                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 115183.399011                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.757834                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17694077                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1253284                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.118170                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        336956500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.757834                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.836182                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.836182                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44000699                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44000699                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    538407318.181818                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   787277922.603170                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       218000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2148409000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1059181602000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5922480500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203122512                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203122512                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203122512                       # number of overall hits
system.cpu0.icache.overall_hits::total      203122512                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29557223                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29557223                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29557223                       # number of overall misses
system.cpu0.icache.overall_misses::total     29557223                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 377350611495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 377350611495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 377350611495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 377350611495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232679735                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232679735                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232679735                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232679735                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.127030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.127030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.127030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.127030                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12766.781625                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12766.781625                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12766.781625                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12766.781625                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3085                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.758065                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26426778                       # number of writebacks
system.cpu0.icache.writebacks::total         26426778                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3130410                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3130410                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3130410                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3130410                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26426813                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26426813                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26426813                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26426813                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 324392149496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 324392149496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 324392149496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 324392149496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113576                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113576                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113576                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113576                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12275.114275                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12275.114275                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12275.114275                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12275.114275                       # average overall mshr miss latency
system.cpu0.icache.replacements              26426778                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203122512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203122512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29557223                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29557223                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 377350611495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 377350611495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232679735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232679735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.127030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.127030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12766.781625                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12766.781625                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3130410                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3130410                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26426813                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26426813                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 324392149496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 324392149496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113576                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113576                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12275.114275                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12275.114275                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995682                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229547846                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26426780                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.686183                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995682                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999865                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999865                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491786282                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491786282                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    497434715                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       497434715                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    497434715                       # number of overall hits
system.cpu0.dcache.overall_hits::total      497434715                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32192751                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32192751                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32192751                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32192751                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1258404676074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1258404676074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1258404676074                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1258404676074                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529627466                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529627466                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529627466                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529627466                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060784                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060784                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060784                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060784                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 39089.690598                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39089.690598                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 39089.690598                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39089.690598                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14215126                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       571603                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           195063                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4275                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    72.874538                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   133.708304                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22223718                       # number of writebacks
system.cpu0.dcache.writebacks::total         22223718                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10433352                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10433352                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10433352                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10433352                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21759399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21759399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21759399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21759399                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 466549869757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 466549869757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 466549869757                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 466549869757                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041084                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21441.303124                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21441.303124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21441.303124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21441.303124                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22223718                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358609871                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358609871                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24765280                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24765280                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 780836597000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 780836597000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383375151                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383375151                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064598                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064598                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31529.487936                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31529.487936                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5559216                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5559216                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19206064                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19206064                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 353526223000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 353526223000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050097                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050097                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18407.010567                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18407.010567                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138824844                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138824844                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7427471                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7427471                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 477568079074                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 477568079074                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252315                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252315                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050785                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050785                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64297.535335                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64297.535335                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4874136                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4874136                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2553335                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2553335                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 113023646757                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 113023646757                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44265.106912                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44265.106912                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1012                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1012                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7689500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7689500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.243328                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.243328                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7598.320158                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7598.320158                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          966                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          966                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           46                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1696500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1696500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011060                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011060                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36880.434783                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36880.434783                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          304                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          304                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3265500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3265500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075043                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075043                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10741.776316                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10741.776316                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2971500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2971500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073809                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073809                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9938.127090                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9938.127090                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        56000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        56000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        51000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        51000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584712                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584712                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465740                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465740                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54839818000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54839818000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050452                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050452                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443371                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443371                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 117747.709022                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 117747.709022                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465738                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465738                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54374067500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54374067500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443369                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443369                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 116748.187822                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 116748.187822                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992785                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          520251799                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22224906                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.408504                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992785                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083597194                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083597194                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26364378                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20379546                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               71735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              208390                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               74327                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              202348                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               47962                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              203995                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47552681                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26364378                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20379546                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              71735                       # number of overall hits
system.l2.overall_hits::.cpu1.data             208390                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              74327                       # number of overall hits
system.l2.overall_hits::.cpu2.data             202348                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              47962                       # number of overall hits
system.l2.overall_hits::.cpu3.data             203995                       # number of overall hits
system.l2.overall_hits::total                47552681                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62431                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1837849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1237124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1163504                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              5149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1041993                       # number of demand (read+write) misses
system.l2.demand_misses::total                5361362                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62431                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1837849                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8798                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1237124                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4514                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1163504                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             5149                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1041993                       # number of overall misses
system.l2.overall_misses::total               5361362                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6056314675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 230589806159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1114153245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 170082359978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    548502403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161577052902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    680634384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 147015035350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     717663859096                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6056314675                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 230589806159                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1114153245                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 170082359978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    548502403                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161577052902                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    680634384                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 147015035350                       # number of overall miss cycles
system.l2.overall_miss_latency::total    717663859096                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26426809                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22217395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           80533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1445514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           78841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1365852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           53111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1245988                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52914043                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26426809                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22217395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          80533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1445514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          78841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1365852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          53111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1245988                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52914043                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.082721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.109247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.855837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.057254                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.851852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.096948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.836279                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101322                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.082721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.109247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.855837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.057254                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.851852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.096948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.836279                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101322                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 97008.131777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 125467.220734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 126637.104456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 137482.063219                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 121511.387461                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 138871.076423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 132187.683822                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 141090.233188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133858.496982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 97008.131777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 125467.220734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 126637.104456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 137482.063219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 121511.387461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 138871.076423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 132187.683822                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 141090.233188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133858.496982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           10754675                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    428370                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.106042                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11881445                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3774170                       # number of writebacks
system.l2.writebacks::total                   3774170                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         186945                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            701                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          44278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          44001                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            389                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          43782                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              321171                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        186945                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           701                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         44278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         44001                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           389                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         43782                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             321171                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1650904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1192846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1119503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       998211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5040191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1650904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1192846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1119503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       998211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12762843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17803034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5391502199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 201384660758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    975232268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154189137877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    469366915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 146416354742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    603004886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 133139031858                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 642568291503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5391502199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 201384660758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    975232268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154189137877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    469366915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 146416354742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    603004886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 133139031858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1363845186445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2006413477948                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.100543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.825205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.050836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.819637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.089624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.801140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.100543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.825205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.050836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.819637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.089624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.801140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336452                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 87153.700155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 121984.476843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 120443.654193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 129261.562580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 117107.513723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 130786.924860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 126681.698739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 133377.644464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 127488.877208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 87153.700155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 121984.476843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 120443.654193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 129261.562580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 117107.513723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 130786.924860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 126681.698739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 133377.644464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106860.609854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112700.648549                       # average overall mshr miss latency
system.l2.replacements                       22938214                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5793415                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5793415                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5793415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5793415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46698964                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46698964                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46698964                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46698964                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12762843                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12762843                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1363845186445                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1363845186445                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106860.609854                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106860.609854                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                158                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              241                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.825000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.542373                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.657895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.651515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.655602                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7272.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   953.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1712.025316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       660500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       649499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1021500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       874500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3205999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.825000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.542373                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.657895                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.651515                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.655602                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20015.151515                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20296.843750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20430                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20337.209302                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20291.132911                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           67                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              125                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.807229                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.696970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.617647                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.730994                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2565.217391                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total          472                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           67                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          125                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1335500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       461500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       431000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       288000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2516000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.807229                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.696970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.617647                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.730994                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19932.835821                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20065.217391                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20523.809524                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20571.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20128                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1872753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            56164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            61255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            73348                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2063520                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1139262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         829650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         771105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         664429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3404446                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 141129720162                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109121543942                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102479215799                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90284168750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  443014648653                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3012015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       885814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       832360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       737777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5467966                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.378239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.936596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.900582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.622617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123878.194974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131527.202968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132899.171707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 135882.342207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130128.264232                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        95080                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17770                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        17942                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        17553                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           148345                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1044182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       811880                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       753163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       646876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3256101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 123521855920                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99361389688                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  93281829509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  82208029963                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 398373105080                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.346672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.916536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.904852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.876791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.595487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 118295.331580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122384.329812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 123853.441432                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127084.680778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122346.667097                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26364378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         71735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         74327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         47962                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26558402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62431                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         5149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            80892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6056314675                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1114153245                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    548502403                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    680634384                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8399604707                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26426809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        80533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        78841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        53111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26639294                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.109247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.057254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.096948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 97008.131777                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 126637.104456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 121511.387461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 132187.683822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103837.273241                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          701                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          506                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          389                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2165                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61862                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        78727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5391502199                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    975232268                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    469366915                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    603004886                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7439106268                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.100543                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.050836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.089624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 87153.700155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 120443.654193                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 117107.513723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 126681.698739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94492.439290                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18506793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       152226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       141093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       130647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18930759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       698587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       407474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       392399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       377564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1876024                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  89460085997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60960816036                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  59097837103                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  56730866600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 266249605736                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19205380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       559700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       533492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       508211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20806783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.728022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.735529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.742928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 128058.618321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 149606.640021                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 150606.492634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 150254.967635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 141922.281237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        91865                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        26059                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        26229                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       170661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       606722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       380966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       366340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       351335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1705363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  77862804838                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54827748189                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53134525233                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  50931001895                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 236756080155                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.680661                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.686683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.691317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 128333.577550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 143917.693939                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 145041.560389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 144964.213343                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 138830.313637                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          319                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          231                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          266                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          265                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1081                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         5802                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5388                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         6025                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         5629                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           22844                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     37780652                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     38880607                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     40880574                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     39531597                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    157073430                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         6121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5619                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         6291                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         5894                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         23925                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.947884                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.958889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.957717                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.955039                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.954817                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  6511.660117                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7216.148293                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  6785.157510                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7022.845443                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6875.916214                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          461                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          487                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          503                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          494                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1945                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5341                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         4901                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         5522                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5135                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        20899                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    111308777                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    102258397                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data    115216710                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    107274792                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    436058676                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.872570                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.872219                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.877762                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.871225                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.873521                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20840.437559                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20864.802489                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20865.032597                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20890.903992                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20865.049811                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999892                       # Cycle average of tags in use
system.l2.tags.total_refs                   117664405                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22941239                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.128947                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.023798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.518469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.362915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.508119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.017639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.457085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.034155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.398240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.654110                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.453497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.054976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.338345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            62                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 866387479                       # Number of tag accesses
system.l2.tags.data_accesses                866387479                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3959168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     105864000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        518208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      76371008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        256512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      71675584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        304640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      63914368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    804705728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1127569216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3959168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       518208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       256512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       304640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5038528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241546880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241546880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1654125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1193297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1119931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         998662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12573527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17618269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3774170                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3774170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3717165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         99393103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           486533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         71702859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           240833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67294441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           286019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         60007627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    755518396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1058646976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3717165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       486533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       240833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       286019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4730550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226782419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226782419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226782419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3717165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        99393103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          486533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        71702859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          240833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67294441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          286019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        60007627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    755518396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1285429395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3747838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1625549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1184510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1109865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    987138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12569842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003975202250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231722                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231722                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24335960                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3537562                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17618270                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3774170                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17618270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3774170                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  62639                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26332                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1023333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1031357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1155624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1736368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1050784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1060955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1052458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1045328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1037492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1028548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1164184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1022038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1039516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1032179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1027776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1047691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            235454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           242071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           236146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233587                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1065832053544                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                87778155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1395000134794                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     60711.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                79461.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13523345                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1633687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17618270                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3774170                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  953246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1194873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1312128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1276656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1097716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  934244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  786320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  695748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  615069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  596390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1076547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2984027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1765224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 643497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 555216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 461940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 338621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 185530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  53465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  29174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 154858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 183195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 201032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 214604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 217550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 222921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 224171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 226746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 225034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 207986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  21585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  28572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  35390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  40842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  44639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  46934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  48195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  48890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  49405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  49918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  50508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  51478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  53763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  59909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  29001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     36                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6146402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.823757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.957479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.227928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2691801     43.79%     43.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1995770     32.47%     76.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       304842      4.96%     81.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       228951      3.72%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       292234      4.75%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       141772      2.31%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        72687      1.18%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37066      0.60%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       381279      6.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6146402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.761494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.281572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    614.140947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       231717    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231722                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.173756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.160202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215568     93.03%     93.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1277      0.55%     93.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9652      4.17%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3158      1.36%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1104      0.48%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              485      0.21%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              236      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              123      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231722                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1123560384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4008896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239860160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1127569280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241546880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1054.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1058.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1065104009500                       # Total gap between requests
system.mem_ctrls.avgGap                      49788.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3959168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    104035136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       518208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     75808640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       256512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     71031360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       304640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63176832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    804469888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239860160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3717165.359752529301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 97676027.826135009527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 486532.732823320141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 71174865.673280343413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 240832.801427178842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66689595.098796367645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 286018.995706928952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 59315172.139526560903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 755296971.645961165428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225198798.822555452585                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1654125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1193297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1119931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       998662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12573528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3774170                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2819554602                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 132516590787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    630885689                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 104246524577                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    299039570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  99553250676                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    401058751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  91367550240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 963165679902                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26198634637016                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45578.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     80112.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     77915.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     87360.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     74610.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     88892.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     84256.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     91489.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     76602.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6941561.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21720301260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11544594930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         59971887360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9811334520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84077834880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     193564084980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     245998632960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       626688670890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.382564                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 637112860664                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35565920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 392425301836                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22165094700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11781000660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         65375317980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9752259780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84077834880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     323077243740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     136934920320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       653163672060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.239291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 352270148227                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35565920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 677268014273                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      7211055240                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   45059226682.839226                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 442762546000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   163722177500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 901381905000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15459186                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15459186                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15459186                       # number of overall hits
system.cpu1.icache.overall_hits::total       15459186                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88885                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88885                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88885                       # number of overall misses
system.cpu1.icache.overall_misses::total        88885                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2343472500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2343472500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2343472500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2343472500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15548071                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15548071                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15548071                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15548071                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005717                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005717                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005717                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005717                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26365.219103                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26365.219103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26365.219103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26365.219103                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          312                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        80501                       # number of writebacks
system.cpu1.icache.writebacks::total            80501                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8352                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8352                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8352                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8352                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        80533                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        80533                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        80533                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        80533                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2089541500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2089541500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2089541500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2089541500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005180                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005180                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005180                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005180                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25946.400854                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25946.400854                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25946.400854                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25946.400854                       # average overall mshr miss latency
system.cpu1.icache.replacements                 80501                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15459186                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15459186                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2343472500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2343472500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15548071                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15548071                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005717                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005717                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26365.219103                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26365.219103                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8352                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8352                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        80533                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        80533                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2089541500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2089541500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25946.400854                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25946.400854                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990074                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15098528                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            80501                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           187.557024                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        325912000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990074                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999690                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         31176675                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        31176675                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18574965                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18574965                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18574965                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18574965                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4879265                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4879265                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4879265                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4879265                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 613963787375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 613963787375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 613963787375                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 613963787375                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23454230                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23454230                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23454230                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23454230                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208033                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208033                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208033                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208033                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125831.203547                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125831.203547                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125831.203547                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125831.203547                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8116857                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       609187                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            85470                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4694                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.967322                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   129.779932                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1450953                       # number of writebacks
system.cpu1.dcache.writebacks::total          1450953                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3872856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3872856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3872856                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3872856                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1006409                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1006409                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1006409                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1006409                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 124115636397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 124115636397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 124115636397                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 124115636397                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.042909                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042909                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.042909                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042909                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 123325.244902                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123325.244902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 123325.244902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123325.244902                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1450953                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15506077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15506077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2722837                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2722837                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 314804177500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 314804177500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18228914                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18228914                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.149369                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149369                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 115616.240524                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115616.240524                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2162680                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2162680                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       560157                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       560157                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64462086500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64462086500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030729                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030729                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 115078.605641                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 115078.605641                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3068888                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3068888                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2156428                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2156428                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 299159609875                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 299159609875                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.412689                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.412689                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 138729.236439                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 138729.236439                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1710176                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1710176                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  59653549897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  59653549897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085402                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085402                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 133676.823627                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 133676.823627                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          236                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6269000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6269000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.410435                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.410435                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26563.559322                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26563.559322                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3192500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3192500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.201739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.201739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27521.551724                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27521.551724                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          178                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1372000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1372000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.462338                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.462338                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7707.865169                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7707.865169                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          174                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1222000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1222000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.451948                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.451948                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7022.988506                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7022.988506                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       566000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       566000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       542000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       542000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603780                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603780                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446426                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446426                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52805999500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52805999500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425084                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425084                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 118286.120208                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 118286.120208                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446426                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446426                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52359573500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52359573500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425084                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425084                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 117286.120208                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 117286.120208                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.100454                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20631257                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1452700                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.202008                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        325923500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.100454                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.909389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.909389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50463524                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50463524                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1065104082500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47448543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9567585                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47144227                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19164044                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         21784774                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1081                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           721                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1802                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           78                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           78                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5471322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5471322                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26639298                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20809246                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        23925                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        23925                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79280399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66672845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       241567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4355317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       236491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4118170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       159301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3757608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158821698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3382629504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2844231424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10306176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185373888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10089600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    175217536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6796160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    159863872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6774508160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44730285                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241924928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97766577                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075711                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.326735                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91485544     93.58%     93.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5716498      5.85%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 128475      0.13%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 315827      0.32%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 120122      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    111      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97766577                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106103835965                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2056434145                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         118579796                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1876256511                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79923929                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33336088883                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39677634506                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2175916449                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         121245524                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9006                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1113544224000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 835900                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746936                       # Number of bytes of host memory used
host_op_rate                                   838251                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1846.46                       # Real time elapsed on the host
host_tick_rate                               26234084                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543454985                       # Number of instructions simulated
sim_ops                                    1547795974                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048440                       # Number of seconds simulated
sim_ticks                                 48440141500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.017891                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14929075                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15077149                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1701221                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18634535                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21501                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          38020                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16519                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18746212                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7265                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2167                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1692626                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7222510                       # Number of branches committed
system.cpu0.commit.bw_lim_events               324332                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          68190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24728811                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26558593                       # Number of instructions committed
system.cpu0.commit.committedOps              26589573                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     84567427                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.314419                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.898491                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     69254332     81.89%     81.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9981054     11.80%     93.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3007762      3.56%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       755137      0.89%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       656820      0.78%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       438921      0.52%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       132440      0.16%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        16629      0.02%     99.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       324332      0.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     84567427                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44094                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26525233                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5568598                       # Number of loads committed
system.cpu0.commit.membars                      46588                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        47011      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18177470     68.36%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5570365     20.95%     89.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2786553     10.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26589573                       # Class of committed instruction
system.cpu0.commit.refs                       8357540                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26558593                       # Number of Instructions Simulated
system.cpu0.committedOps                     26589573                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.588478                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.588478                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             37987559                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9014                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13119592                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56903073                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7253745                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41112579                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1694599                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                17846                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               626038                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18746212                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4551354                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     80629246                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                39667                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          290                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64642896                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                3406388                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.196697                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6341733                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14950576                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.678274                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          88674520                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.729871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.763729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                37821957     42.65%     42.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39434997     44.47%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9296720     10.48%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1999787      2.26%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   51902      0.06%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13652      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8641      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9454      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   37410      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            88674520                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1904                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1348                       # number of floating regfile writes
system.cpu0.idleCycles                        6630407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1942291                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12037440                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.467259                       # Inst execution rate
system.cpu0.iew.exec_refs                    15010319                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4523267                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27714819                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10520442                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             34075                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1091841                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5656779                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51292508                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10487052                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1240173                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44532043                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 44677                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2428904                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1694599                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2572659                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        47402                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6574                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4951844                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2867837                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           263                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       886862                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1055429                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22419232                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41783601                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745254                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16708032                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.438420                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42754282                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                64987409                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26191954                       # number of integer regfile writes
system.cpu0.ipc                              0.278670                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.278670                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            48745      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30330572     66.26%     66.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5576      0.01%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1390      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10605815     23.17%     89.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4777888     10.44%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            425      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           293      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45772216                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2270                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4516                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2206                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2405                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     310952                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006793                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 248220     79.83%     79.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    54      0.02%     79.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     73      0.02%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 31630     10.17%     90.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30935      9.95%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46032153                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         180709330                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41781395                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         75993288                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  51189040                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45772216                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             103468                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24702937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           183942                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         35278                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13438874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     88674520                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.516182                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.872247                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           56800024     64.05%     64.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23102576     26.05%     90.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5958921      6.72%     96.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1348260      1.52%     98.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1000189      1.13%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             160594      0.18%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             236657      0.27%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              55042      0.06%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              12257      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       88674520                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.480271                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            65763                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11031                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10520442                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5656779                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3962                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        95304927                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1575357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31433575                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16573610                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                345056                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8975396                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1418268                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22625                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             81766886                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54542932                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           32841942                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39607329                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                847173                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1694599                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2983131                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16268336                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1966                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        81764920                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3980490                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             31600                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1539177                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         31845                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   135540588                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106744261                       # The number of ROB writes
system.cpu0.timesIdled                          76276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1730                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.625015                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14888807                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14944848                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1614685                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18178831                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9232                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14374                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5142                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18236891                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1002                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1897                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1611976                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7038937                       # Number of branches committed
system.cpu1.commit.bw_lim_events               314107                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          69301                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24071125                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25443488                       # Number of instructions committed
system.cpu1.commit.committedOps              25476411                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     79955428                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.318633                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.901572                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     65225304     81.58%     81.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9633720     12.05%     93.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2852125      3.57%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       801116      1.00%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       574566      0.72%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       418363      0.52%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       120731      0.15%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        15396      0.02%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       314107      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     79955428                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11372                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25416605                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5409823                       # Number of loads committed
system.cpu1.commit.membars                      49466                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        49466      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17635395     69.22%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5411720     21.24%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2379410      9.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25476411                       # Class of committed instruction
system.cpu1.commit.refs                       7791130                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25443488                       # Number of Instructions Simulated
system.cpu1.committedOps                     25476411                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.360266                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.360266                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             35820865                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2786                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13072174                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54915168                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5823813                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40074094                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1612876                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 6774                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               603637                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18236891                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4404474                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     77484833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26814                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62413669                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3231170                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.213305                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4834786                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14898039                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.730011                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          83935285                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.744635                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                34521071     41.13%     41.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38581516     45.97%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8816988     10.50%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1941754      2.31%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   25342      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6400      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1645      0.00%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7401      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33168      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            83935285                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1561613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1853978                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11781931                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.502447                       # Inst execution rate
system.cpu1.iew.exec_refs                    14175046                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3962241                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               26519812                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10250707                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             33528                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1020703                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5028931                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49523022                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10212805                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1165904                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42957644                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 39381                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2026413                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1612876                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2167603                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        34118                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             146                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4840884                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2647624                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       812823                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1041155                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21856123                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40328662                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.747000                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16326532                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.471697                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41256510                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62644440                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25490859                       # number of integer regfile writes
system.cpu1.ipc                              0.297595                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.297595                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            50362      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29588319     67.06%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 587      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10326350     23.40%     90.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4157650      9.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44123548                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     281077                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006370                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 253030     90.02%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26809      9.54%     99.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1238      0.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44354263                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         172642831                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40328662                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73569637                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49415635                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44123548                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             107387                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24046611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           179373                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         38086                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12947530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     83935285                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.525685                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.876637                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           53211573     63.40%     63.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22219790     26.47%     89.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5811586      6.92%     96.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1302774      1.55%     98.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             958346      1.14%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             128083      0.15%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             235265      0.28%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              56069      0.07%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11799      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       83935285                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.516084                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            65086                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           10768                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10250707                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5028931                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    896                       # number of misc regfile reads
system.cpu1.numCycles                        85496898                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11298118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               29741804                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16031689                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                320318                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7460193                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1406399                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                22336                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             78825408                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52618199                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           31966820                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38639255                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 98732                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1612876                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2205888                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15935131                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        78825408                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4275269                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             31895                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1379683                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         32172                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   129183917                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103075225                       # The number of ROB writes
system.cpu1.timesIdled                          16365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.484085                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14916388                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14993743                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1415527                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17214135                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10384                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15407                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5023                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17272445                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1024                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1947                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1402695                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7055807                       # Number of branches committed
system.cpu2.commit.bw_lim_events               376252                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          73323                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22272457                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25346120                       # Number of instructions committed
system.cpu2.commit.committedOps              25380935                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     79486596                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.319311                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.929415                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     65162081     81.98%     81.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9422926     11.85%     93.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2491846      3.13%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       976646      1.23%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       400120      0.50%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       522820      0.66%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       117552      0.15%     99.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        16353      0.02%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       376252      0.47%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     79486596                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11633                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25318357                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5436220                       # Number of loads committed
system.cpu2.commit.membars                      52251                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        52251      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17673967     69.63%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5438167     21.43%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2216130      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25380935                       # Class of committed instruction
system.cpu2.commit.refs                       7654297                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25346120                       # Number of Instructions Simulated
system.cpu2.committedOps                     25380935                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.339223                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.339223                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             36731517                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                13215                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13079237                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52342312                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6190751                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38219980                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1403737                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                28312                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               575243                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17272445                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5072930                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     76194902                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                31750                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      59514185                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2833138                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.204078                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5509750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14926772                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.703175                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          83121228                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.719153                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.764809                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                36033927     43.35%     43.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36531488     43.95%     87.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8900433     10.71%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1498834      1.80%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   26337      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    9095      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   81179      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    9384      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   30551      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            83121228                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1515112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1611315                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11428710                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.492494                       # Inst execution rate
system.cpu2.iew.exec_refs                    13620879                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3634865                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               27225487                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9958288                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             42390                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           807521                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4447263                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47627026                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9986014                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1022033                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             41682928                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 39888                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2262153                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1403737                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2402548                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        41517                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             141                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4522068                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2229186                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       613780                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        997535                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21322046                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39249528                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.743892                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15861293                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.463743                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40074263                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                60689083                       # number of integer regfile reads
system.cpu2.int_regfile_writes               24987599                       # number of integer regfile writes
system.cpu2.ipc                              0.299471                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.299471                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            53291      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28820331     67.49%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 732      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10090910     23.63%     91.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3739417      8.76%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              42704961                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     307302                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007196                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 269583     87.73%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     87.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 36615     11.91%     99.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1104      0.36%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              42958972                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         169009760                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39249528                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69873120                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47501759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 42704961                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             125267                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22246091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           171308                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         51944                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11643143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     83121228                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.513767                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.881152                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           53659992     64.56%     64.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21210778     25.52%     90.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5589690      6.72%     96.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1157672      1.39%     98.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1072548      1.29%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             108572      0.13%     99.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             257042      0.31%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              52989      0.06%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              11945      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       83121228                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.504570                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            54448                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            4936                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9958288                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4447263                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1040                       # number of misc regfile reads
system.cpu2.numCycles                        84636340                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12159021                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               30369093                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16081053                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                269580                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7610098                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1775095                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                16047                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             75040451                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50272734                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           31060423                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37008958                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                117535                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1403737                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2533513                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14979370                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        75040451                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4195829                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             41721                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1266971                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         41831                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   126757210                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98941662                       # The number of ROB writes
system.cpu2.timesIdled                          16272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.711706                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13701896                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13741512                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1057513                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15032701                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10460                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13368                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2908                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15090823                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1000                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1957                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1026624                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7053980                       # Number of branches committed
system.cpu3.commit.bw_lim_events               638418                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          78170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       18398603                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25151337                       # Number of instructions committed
system.cpu3.commit.committedOps              25188620                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     74098006                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.339937                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.051382                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     61178062     82.56%     82.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8405266     11.34%     93.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1886720      2.55%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       975442      1.32%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       257461      0.35%     98.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       618519      0.83%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       113021      0.15%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        25097      0.03%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       638418      0.86%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     74098006                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11475                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25122464                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5424933                       # Number of loads committed
system.cpu3.commit.membars                      55941                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55941      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17673634     70.17%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5426890     21.55%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031735      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25188620                       # Class of committed instruction
system.cpu3.commit.refs                       7458625                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25151337                       # Number of Instructions Simulated
system.cpu3.committedOps                     25188620                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.122846                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.122846                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             35416703                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                31191                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12164263                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              47171688                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6279494                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33775447                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1027642                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                76410                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               524931                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15090823                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5670417                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     69847332                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                33364                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      53215986                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2117062                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.192133                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6118322                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13712356                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.677533                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          77024217                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.694355                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.765758                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                35265650     45.79%     45.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31648945     41.09%     86.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8964894     11.64%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  991568      1.29%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25219      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7919      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   82256      0.11%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7386      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   30380      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            77024217                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1519539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1177285                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10560105                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.493695                       # Inst execution rate
system.cpu3.iew.exec_refs                    12585074                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3285751                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               25497823                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9186900                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             46297                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           515993                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3790231                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43561622                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9299323                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           791337                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             38776652                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 54402                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2216021                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1027642                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2353269                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        49622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             125                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3761967                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1756539                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       374365                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        802920                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20298171                       # num instructions consuming a value
system.cpu3.iew.wb_count                     36736278                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.732430                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14866999                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.467717                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      37360567                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56529702                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23490240                       # number of integer regfile writes
system.cpu3.ipc                              0.320221                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.320221                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56959      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             26786051     67.70%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 312      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9386122     23.72%     91.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3338265      8.44%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              39567989                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     378614                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.009569                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 328073     86.65%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     86.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 49659     13.12%     99.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  882      0.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39889644                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156691110                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     36736278                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61934624                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  43424519                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 39567989                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             137103                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       18373002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           152301                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         58933                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9406818                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     77024217                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.513708                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.914640                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           50403564     65.44%     65.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           18990731     24.66%     90.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5000957      6.49%     96.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             964544      1.25%     97.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1145946      1.49%     99.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             112523      0.15%     99.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             321127      0.42%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              70049      0.09%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14776      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       77024217                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.503770                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            54241                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1736                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9186900                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3790231                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1018                       # number of misc regfile reads
system.cpu3.numCycles                        78543756                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18253027                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               28345854                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16072329                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                189168                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7341915                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1969569                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 9994                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             67748127                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              45502404                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           28645126                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32920615                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                171873                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1027642                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2686163                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12572797                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        67748127                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4702028                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             45080                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1164394                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         45122                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   117040545                       # The number of ROB reads
system.cpu3.rob.rob_writes                   90100858                       # The number of ROB writes
system.cpu3.timesIdled                          15919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5607612                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             11448549                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21405993                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3740637                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2432011                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5697222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11354612                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120418                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        53870                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2155269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1803925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4453001                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1857795                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5336867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       932792                       # Transaction distribution
system.membus.trans_dist::WritebackClean            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4724889                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4747                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3381                       # Transaction distribution
system.membus.trans_dist::ReadExReq            351230                       # Transaction distribution
system.membus.trans_dist::ReadExResp           351064                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5336865                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           700                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17042543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17042543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    423726784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               423726784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6740                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5696923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5696923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5696923                       # Request fanout histogram
system.membus.respLayer1.occupancy        29051907822                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16661492445                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              34.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1076                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          539                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11358516.697588                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20357233.128211                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    133590500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            539                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    42317901000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6122240500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5056041                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5056041                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5056041                       # number of overall hits
system.cpu2.icache.overall_hits::total        5056041                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16889                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16889                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16889                       # number of overall misses
system.cpu2.icache.overall_misses::total        16889                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1178462500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1178462500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1178462500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1178462500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5072930                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5072930                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5072930                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5072930                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003329                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003329                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003329                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003329                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 69776.925810                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69776.925810                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 69776.925810                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69776.925810                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1013                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    48.238095                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15873                       # number of writebacks
system.cpu2.icache.writebacks::total            15873                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1016                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1016                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1016                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1016                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15873                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15873                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15873                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15873                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1090122500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1090122500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1090122500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1090122500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003129                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003129                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003129                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003129                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 68677.786178                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68677.786178                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 68677.786178                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68677.786178                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15873                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5056041                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5056041                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16889                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16889                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1178462500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1178462500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5072930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5072930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003329                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003329                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 69776.925810                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69776.925810                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1016                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1016                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15873                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15873                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1090122500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1090122500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 68677.786178                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68677.786178                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5678165                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15905                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           357.005030                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10161733                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10161733                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7197752                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7197752                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7197752                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7197752                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4726729                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4726729                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4726729                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4726729                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 528247153662                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 528247153662                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 528247153662                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 528247153662                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11924481                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11924481                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11924481                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11924481                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.396389                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.396389                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.396389                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.396389                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 111757.444453                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111757.444453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 111757.444453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111757.444453                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1984832                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2685424                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            23524                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          20332                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    84.374766                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   132.078694                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       496736                       # number of writebacks
system.cpu2.dcache.writebacks::total           496736                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4226482                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4226482                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4226482                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4226482                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500247                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500247                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500247                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500247                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  60534819954                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  60534819954                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  60534819954                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  60534819954                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.041951                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041951                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.041951                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041951                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121009.861037                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121009.861037                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121009.861037                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121009.861037                       # average overall mshr miss latency
system.cpu2.dcache.replacements                496736                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5849388                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5849388                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3877048                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3877048                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 443742582000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 443742582000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9726436                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9726436                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.398609                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.398609                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 114453.724070                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114453.724070                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3488186                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3488186                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       388862                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       388862                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  47196644000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  47196644000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.039980                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039980                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 121371.190808                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 121371.190808                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1348364                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1348364                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       849681                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       849681                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  84504571662                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  84504571662                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198045                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198045                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.386562                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.386562                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99454.467809                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99454.467809                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       738296                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       738296                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111385                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111385                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  13338175954                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  13338175954                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050675                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050675                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119748.403771                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119748.403771                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18065                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18065                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          661                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          661                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24330500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24330500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035299                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035299                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36808.623298                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36808.623298                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          137                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          524                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          524                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     17661000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17661000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027982                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027982                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33704.198473                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33704.198473                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          786                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          786                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7017500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7017500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18001                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18001                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.043664                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.043664                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8928.117048                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8928.117048                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          780                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          780                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6306500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6306500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.043331                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.043331                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8085.256410                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8085.256410                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1360000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1360000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1291000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1291000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          635                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            635                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1312                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1312                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     13495000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     13495000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1947                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1947                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.673857                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.673857                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10285.823171                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10285.823171                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1311                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1311                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12183000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12183000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.673344                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.673344                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9292.906178                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9292.906178                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.542057                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7738349                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501005                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.445652                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.542057                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985689                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985689                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24427288                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24427288                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1072                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          537                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    17073616.387337                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   41175280.881412                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          537    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    278685500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            537                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    39271609500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9168532000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5653872                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5653872                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5653872                       # number of overall hits
system.cpu3.icache.overall_hits::total        5653872                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16545                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16545                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16545                       # number of overall misses
system.cpu3.icache.overall_misses::total        16545                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1177911499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1177911499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1177911499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1177911499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5670417                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5670417                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5670417                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5670417                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002918                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002918                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002918                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002918                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71194.409127                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71194.409127                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71194.409127                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71194.409127                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1177                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.047619                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15469                       # number of writebacks
system.cpu3.icache.writebacks::total            15469                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1076                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1076                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1076                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1076                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15469                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15469                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15469                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15469                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1088428500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1088428500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1088428500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1088428500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002728                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002728                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002728                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002728                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70361.917383                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70361.917383                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70361.917383                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70361.917383                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15469                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5653872                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5653872                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16545                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16545                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1177911499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1177911499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5670417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5670417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002918                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002918                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71194.409127                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71194.409127                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1076                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1076                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15469                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15469                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1088428500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1088428500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002728                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002728                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70361.917383                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70361.917383                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6145330                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15501                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           396.447326                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11356303                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11356303                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6161795                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6161795                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6161795                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6161795                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4821352                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4821352                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4821352                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4821352                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 520881009529                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 520881009529                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 520881009529                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 520881009529                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10983147                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10983147                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10983147                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10983147                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.438977                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.438977                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.438977                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.438977                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 108036.295531                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108036.295531                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 108036.295531                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108036.295531                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2131590                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3538377                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            25097                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          27097                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.934056                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   130.581873                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497733                       # number of writebacks
system.cpu3.dcache.writebacks::total           497733                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4320034                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4320034                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4320034                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4320034                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       501318                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       501318                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       501318                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       501318                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  59387643475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  59387643475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  59387643475                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  59387643475                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.045644                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.045644                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.045644                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.045644                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118463.018433                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118463.018433                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118463.018433                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118463.018433                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497733                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5050531                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5050531                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      3920135                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3920135                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 428356518000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 428356518000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8970666                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8970666                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.436995                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.436995                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 109270.858784                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109270.858784                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3530419                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3530419                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       389716                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       389716                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45453478000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45453478000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.043443                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.043443                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 116632.311735                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 116632.311735                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1111264                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1111264                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       901217                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       901217                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  92524491529                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  92524491529                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012481                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012481                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.447814                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.447814                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102666.163121                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102666.163121                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       789615                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       789615                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111602                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111602                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  13934165475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13934165475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 124855.876015                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 124855.876015                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        19184                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19184                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          769                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          769                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     30741000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     30741000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.038541                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.038541                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 39975.292588                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 39975.292588                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          594                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          594                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19487500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19487500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.029770                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.029770                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32807.239057                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32807.239057                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18415                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18415                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          732                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          732                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6619000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6619000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        19147                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19147                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.038231                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.038231                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9042.349727                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9042.349727                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          728                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          728                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5962000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5962000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038022                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038022                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8189.560440                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8189.560440                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1509500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1509500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1438500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1438500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          660                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            660                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1297                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1297                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15493500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15493500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1957                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1957                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.662749                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.662749                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11945.643793                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11945.643793                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1297                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1297                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14196500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14196500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.662749                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.662749                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10945.643793                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10945.643793                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.382769                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6706437                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501984                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.359862                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.382769                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.980712                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.980712                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22550367                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22550367                       # Number of data accesses
system.cpu0.numPwrStateTransitions                244                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6456881.147541                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17523830.090759                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          122    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    116354500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    47652402000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    787739500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4473525                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4473525                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4473525                       # number of overall hits
system.cpu0.icache.overall_hits::total        4473525                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77827                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77827                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77827                       # number of overall misses
system.cpu0.icache.overall_misses::total        77827                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5161397998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5161397998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5161397998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5161397998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4551352                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4551352                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4551352                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4551352                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.017100                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.017100                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.017100                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.017100                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66318.861038                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66318.861038                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66318.861038                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66318.861038                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        13478                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              186                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.462366                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72583                       # number of writebacks
system.cpu0.icache.writebacks::total            72583                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5228                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5228                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5228                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5228                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72599                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72599                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4800999998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4800999998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4800999998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4800999998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015951                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015951                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015951                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015951                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66130.387443                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66130.387443                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66130.387443                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66130.387443                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72583                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4473525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4473525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77827                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77827                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5161397998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5161397998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4551352                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4551352                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.017100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.017100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66318.861038                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66318.861038                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5228                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5228                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72599                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72599                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4800999998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4800999998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015951                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015951                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66130.387443                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66130.387443                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.978032                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4547602                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72631                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            62.612411                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.978032                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999313                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999313                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9175303                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9175303                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8044347                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8044347                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8044347                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8044347                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4983942                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4983942                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4983942                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4983942                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 547037705318                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 547037705318                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 547037705318                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 547037705318                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13028289                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13028289                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13028289                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13028289                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.382548                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.382548                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.382548                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.382548                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 109760.046429                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109760.046429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 109760.046429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109760.046429                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2764223                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1795867                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            43475                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13646                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.581898                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   131.603913                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       550653                       # number of writebacks
system.cpu0.dcache.writebacks::total           550653                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4430492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4430492                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4430492                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4430492                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       553450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       553450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       553450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       553450                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  64869381138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  64869381138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  64869381138                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  64869381138                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042481                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042481                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042481                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042481                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 117209.108570                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117209.108570                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 117209.108570                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117209.108570                       # average overall mshr miss latency
system.cpu0.dcache.replacements                550653                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6366629                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6366629                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3892166                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3892166                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 445104135000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 445104135000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10258795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10258795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.379398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.379398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 114358.980321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114358.980321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3487519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3487519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       404647                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       404647                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  48667605500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  48667605500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039444                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039444                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 120271.756617                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 120271.756617                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1677718                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1677718                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1091776                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1091776                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 101933570318                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 101933570318                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.394215                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.394215                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 93364.912141                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93364.912141                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       942973                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       942973                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148803                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148803                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16201775638                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16201775638                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053729                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053729                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 108880.705617                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 108880.705617                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16765                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16765                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1116                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1116                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24701500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24701500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.062413                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.062413                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22133.960573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22133.960573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          955                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          955                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          161                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          161                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2545500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2545500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009004                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009004                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15810.559006                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15810.559006                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1555                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1555                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20307500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20307500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090124                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090124                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13059.485531                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13059.485531                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1543                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1543                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18767500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18767500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089429                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089429                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12162.994167                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12162.994167                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1340                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1340                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          827                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          827                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9379000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9379000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2167                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2167                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.381634                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.381634                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11340.991536                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11340.991536                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8552000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8552000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.381172                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.381172                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10353.510896                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10353.510896                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.932065                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8634791                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           553303                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.605899                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.932065                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26684453                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26684453                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23741                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               88602                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               76174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               79633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               85566                       # number of demand (read+write) hits
system.l2.demand_hits::total                   370495                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23741                       # number of overall hits
system.l2.overall_hits::.cpu0.data              88602                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5444                       # number of overall hits
system.l2.overall_hits::.cpu1.data              76174                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5810                       # number of overall hits
system.l2.overall_hits::.cpu2.data              79633                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5525                       # number of overall hits
system.l2.overall_hits::.cpu3.data              85566                       # number of overall hits
system.l2.overall_hits::total                  370495                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            458458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10174                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            417691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10063                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            417682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9944                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            412714                       # number of demand (read+write) misses
system.l2.demand_misses::total                1785569                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48843                       # number of overall misses
system.l2.overall_misses::.cpu0.data           458458                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10174                       # number of overall misses
system.l2.overall_misses::.cpu1.data           417691                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10063                       # number of overall misses
system.l2.overall_misses::.cpu2.data           417682                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9944                       # number of overall misses
system.l2.overall_misses::.cpu3.data           412714                       # number of overall misses
system.l2.overall_misses::total               1785569                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4427079471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  61668543956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1014851464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  56671071132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    993154969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57633693581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    995268963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  56470683941                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     239874347477                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4427079471                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  61668543956                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1014851464                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  56671071132                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    993154969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57633693581                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    995268963                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  56470683941                       # number of overall miss cycles
system.l2.overall_miss_latency::total    239874347477                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          547060                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15618                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          493865                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2156064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         547060                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15618                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         493865                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2156064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.672917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.838040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.651428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.845759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.633970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.839874                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.642834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.828277                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.828161                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.672917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.838040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.651428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.845759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.633970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.839874                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.642834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.828277                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.828161                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90638.975309                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 134512.962924                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99749.505013                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 135677.022325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98693.726424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 137984.623663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100087.385660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 136827.643213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134340.564535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90638.975309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 134512.962924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99749.505013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 135677.022325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98693.726424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 137984.623663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100087.385660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 136827.643213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134340.564535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            7172682                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    225802                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.765361                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3868377                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              932789                       # number of writebacks
system.l2.writebacks::total                    932789                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          81940                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2957                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          68682                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          67976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2778                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          70331                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              298074                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         81940                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2957                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         68682                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         67976                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2778                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         70331                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             298074                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       376518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       349009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       349706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       342383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1487495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       376518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       349009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       349706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       342383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4231318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5718813                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3896175980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  51578281343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    668916976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47804204610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    674418975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  48676055914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    666994971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47497030441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 201462079210                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3896175980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  51578281343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    668916976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47804204610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    674418975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  48676055914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    666994971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47497030441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 517838864796                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 719300944006                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.663576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.688257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.462095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.706689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.461853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.703188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.463249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.687130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.689912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.663576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.688257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.462095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.706689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.461853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.703188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.463249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.687130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.652432                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80892.265753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 136987.557947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92686.292919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 136971.266099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91995.495158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 139191.366216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93077.724114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 138724.850361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 135437.147157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80892.265753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 136987.557947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92686.292919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 136971.266099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91995.495158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 139191.366216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93077.724114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 138724.850361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 122382.403023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 125778.014425                       # average overall mshr miss latency
system.l2.replacements                        7473212                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938241                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938241                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1158997                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1158997                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            8                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              8                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1159005                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1159005                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4231318                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4231318                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 517838864796                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 517838864796                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 122382.403023                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 122382.403023                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              83                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  234                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           226                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                763                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1108500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       311500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       206000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       281000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1907000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          295                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          268                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              997                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.766102                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.690299                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.765296                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7198.051948                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1378.318584                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1040.404040                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1518.918919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2499.344692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          153                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          223                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          197                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          184                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           757                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3102000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4571999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3974000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3790000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15437999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.840659                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.755932                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.781746                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.686567                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.759278                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20274.509804                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20502.237668                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20172.588832                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20597.826087                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20393.657860                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                208                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          445                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          107                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          130                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              794                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2476000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       355000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       274000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       646500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3751500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          553                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          145                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1002                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.804702                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.737931                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.802469                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.788732                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.792415                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5564.044944                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3317.757009                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2107.692308                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5772.321429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4724.811083                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          440                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          103                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          129                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          106                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          778                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9093000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2377000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2686000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2551500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16707500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.795660                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.710345                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.796296                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.746479                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.776447                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20665.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23077.669903                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20821.705426                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 24070.754717                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21474.935733                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            15793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            15633                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 72362                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         119427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          94866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          94842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          95115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              404250                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15411915954                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12863383576                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  12803566447                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  13403167994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54482033971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.823674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.860572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.857251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.858842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.848174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 129048.841167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 135595.298379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 134998.908153                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 140915.397088                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134773.120522                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22990                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9990                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         9787                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        11069                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            53836                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        96437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        84876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        85055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        84046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         350414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12871550431                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  11305344061                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  11256077917                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11748429064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47181401473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.665115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.769948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.768789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.758894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.735219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 133471.078849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 133198.360679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 132338.815084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 139785.701449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 134644.738718                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10063                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9944                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            79024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4427079471                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1014851464                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    993154969                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    995268963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7430354867                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.672917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.651428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.633970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.642834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.661045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90638.975309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99749.505013                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98693.726424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100087.385660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94026.559868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          678                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2957                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2732                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2778                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          9145                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        69879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3896175980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    668916976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    674418975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    666994971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5906506902                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.663576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.462095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.461853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.463249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.584546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80892.265753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92686.292919                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91995.495158                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93077.724114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84524.777143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        63036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        60804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        63840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        69933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            257613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       339031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       322825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       322840                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       317599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1302295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46256628002                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  43807687556                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  44830127134                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43067515947                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 177961958639                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       402067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       383629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       387532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.843220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.841503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.834902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.819543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.834854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 136437.753486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 135701.037887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 138861.749269                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 135603.436872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 136652.569993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        58950                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        58692                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        58189                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        59262                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       235093                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       280081                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       264133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       264651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       258337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1067202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38706730912                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36498860549                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  37419977997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  35748601377                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 148374170835                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.696603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.688512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.684419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.666621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.684144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 138198.345879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 138183.644410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 141393.676944                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 138379.718650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 139031.008970                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1765                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1777                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1129                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1249                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     35586997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       442495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        94500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       277000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36400992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2894                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           41                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3026                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.390117                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.975610                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.880952                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.877551                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.412756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31520.812223                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11062.375000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  2554.054054                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6441.860465                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29144.108887                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          562                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          575                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          567                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          674                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11237973                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       669993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       702497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       775497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13385960                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.195923                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.804878                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.795918                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.222736                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19820.058201                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20302.818182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20071.342857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19884.538462                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19860.474777                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997773                       # Cycle average of tags in use
system.l2.tags.total_refs                     8158161                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7475602                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.091305                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.028993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.405317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.654021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.164579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.503830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.149167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.526673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.176647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.519676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    47.868870                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.141078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.025844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.023854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.023745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.747951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41542266                       # Number of tag accesses
system.l2.tags.data_accesses                 41542266                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3082688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      24158464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        462080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22371520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        469312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      22416832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        458624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      21948800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    268659200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          364027520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3082688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       462080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       469312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       458624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4472704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59698688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59698688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         377476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         349555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         350263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         342950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4197800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5687930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       932792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             932792                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         63639120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        498728188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9539196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        461838453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          9688494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        462773875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          9467850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        453111806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5546210058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7514997040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     63639120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9539196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      9688494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      9467850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92334660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1232421833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1232421833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1232421833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        63639120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       498728188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9539196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       461838453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         9688494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       462773875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         9467850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       453111806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5546210058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8747418874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    930037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    373487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    347967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    348549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    341459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4195827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000088551750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6226803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             880505                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5687929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     932800                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5687929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   932800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10754                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2763                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            343040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            366219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            353149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            344428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            379370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            354935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            373894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            358425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            359165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            350052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           364236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           342174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           345013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           352615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           347281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           343179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56661                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      39.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 416051617887                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28385875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            522498649137                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     73284.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                92034.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4742501                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  847287                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5687929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               932800                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   83627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   87032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   88788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   90488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   93367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   96367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   98330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   98760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  122838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 492765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1687458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1261548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 366921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 320028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 257974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 173516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  95853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  43341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  25433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  21522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  29989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  35582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  38512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  39176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  39068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  38602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  38058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  37780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  37243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  36486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  35953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  35457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  37549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1017430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    415.618427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.451473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.238527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       202831     19.94%     19.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       306271     30.10%     50.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94646      9.30%     59.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70870      6.97%     66.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53009      5.21%     71.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31407      3.09%     74.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15470      1.52%     76.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8065      0.79%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       234861     23.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1017430                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.795298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.706979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.578771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4435      7.72%      7.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         12961     22.55%     30.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         15387     26.78%     57.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        10060     17.51%     74.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         6331     11.02%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3780      6.58%     92.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2022      3.52%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1182      2.06%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          711      1.24%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          345      0.60%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          152      0.26%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           56      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           23      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            9      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.184742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.956703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54529     94.89%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              461      0.80%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              660      1.15%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              592      1.03%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              441      0.77%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              249      0.43%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              195      0.34%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              135      0.23%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               75      0.13%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               48      0.08%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               29      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               20      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               14      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              363339200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  688256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59522560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               364027456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59699200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7500.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1228.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7515.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1232.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        68.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48440124000                       # Total gap between requests
system.mem_ctrls.avgGap                       7316.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3082688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     23903168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       462080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22269888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       469312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     22307136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       458624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     21853376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    268532928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59522560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 63639120.459629543126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 493457848.383865714073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9539195.916675841436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 459740358.107748329639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 9688493.581299716607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 460509307.141474843025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 9467850.130041424185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 451141869.600030004978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5543603294.387569427490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1228785840.768033266068                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       377476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       349555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       350263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       342950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4197799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       932800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1897359146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35838129099                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    365930965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33200020607                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    365891013                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  34041594770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    365837689                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  33163270017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 383260615831                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1906923978007                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39391.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     94941.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50682.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     94977.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49896.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     97188.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51051.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     96700.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     91300.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2044301.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3518906160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1870346775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20018525100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2412668340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3824290080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21835498440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        213226560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        53693461455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1108.449724                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    295597700                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1617720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46526823800                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3745522620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1990800075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20516504400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2442140460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3824290080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21843343920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        206619840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54569221395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1126.528943                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    259248728                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1617720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46563172772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1032                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          517                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11009575.435203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   16276553.502379                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          517    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     93440500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            517                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    42748191000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5691950500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4388196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4388196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4388196                       # number of overall hits
system.cpu1.icache.overall_hits::total        4388196                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16276                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16276                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16276                       # number of overall misses
system.cpu1.icache.overall_misses::total        16276                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1168431000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1168431000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1168431000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1168431000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4404472                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4404472                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4404472                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4404472                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003695                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003695                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003695                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003695                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71788.584419                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71788.584419                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71788.584419                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71788.584419                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1446                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.862069                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15618                       # number of writebacks
system.cpu1.icache.writebacks::total            15618                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          658                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          658                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          658                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          658                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15618                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15618                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15618                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15618                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1107470000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1107470000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1107470000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1107470000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003546                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003546                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003546                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003546                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70909.847612                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70909.847612                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70909.847612                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70909.847612                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15618                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4388196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4388196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16276                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16276                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1168431000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1168431000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4404472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4404472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003695                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003695                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71788.584419                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71788.584419                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          658                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          658                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15618                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15618                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1107470000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1107470000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003546                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003546                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70909.847612                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70909.847612                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4845005                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15650                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           309.584984                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8824562                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8824562                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7647538                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7647538                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7647538                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7647538                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4722880                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4722880                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4722880                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4722880                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 516129287290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 516129287290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 516129287290                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 516129287290                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12370418                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12370418                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12370418                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12370418                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.381788                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.381788                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.381788                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.381788                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 109282.744277                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109282.744277                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 109282.744277                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109282.744277                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1941171                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1663318                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22700                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          13485                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.514141                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   123.345792                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493079                       # number of writebacks
system.cpu1.dcache.writebacks::total           493079                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4226378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4226378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4226378                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4226378                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       496502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       496502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       496502                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       496502                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  59597254459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  59597254459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  59597254459                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59597254459                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.040136                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.040136                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.040136                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.040136                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120034.268662                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120034.268662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120034.268662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120034.268662                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493079                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6146503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6146503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3861547                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3861547                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 430614393000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 430614393000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10008050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10008050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.385844                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.385844                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 111513.440857                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111513.440857                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3475996                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3475996                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       385551                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385551                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46193464000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46193464000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 119811.552817                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 119811.552817                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1501035                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1501035                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       861333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       861333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  85514894290                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85514894290                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362368                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362368                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.364606                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.364606                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99282.036437                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99282.036437                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       750382                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       750382                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       110951                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       110951                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13403790459                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13403790459                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.046966                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046966                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120808.198745                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120808.198745                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17020                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17020                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          684                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          684                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28327000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28327000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.038635                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038635                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41413.742690                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41413.742690                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          543                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          543                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     19630000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19630000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030671                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030671                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36151.012891                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36151.012891                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16224                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16224                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          775                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          775                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6446500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6446500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.045591                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.045591                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8318.064516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8318.064516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          769                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          769                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5763500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5763500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.045238                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045238                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7494.798440                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7494.798440                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1967000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1967000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1881000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1881000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          660                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            660                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1237                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1237                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14698000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14698000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1897                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1897                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.652082                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.652082                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11881.972514                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11881.972514                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1236                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1236                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13461000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13461000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.651555                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.651555                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10890.776699                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10890.776699                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.519901                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8182439                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497236                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.455846                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.519901                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25311240                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25311240                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  48440141500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1690153                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1871033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1219500                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6540424                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7031077                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4982                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3591                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8573                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479551                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119558                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1570606                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3026                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3026                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1657329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1486522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1497420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1500460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6500377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9290752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70253632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1999104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63164416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2031744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63619264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1980032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63744832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276083776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14524744                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60586816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16769998                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.126957                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.380072                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14824443     88.40%     88.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1842647     10.99%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  40066      0.24%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  45083      0.27%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  17759      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16769998                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4439727303                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         753427695                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25180344                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         754889294                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24590329                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829044143                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109105508                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         747741245                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24907653                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
