// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/14/2022 16:28:08"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AXI_lite (
	ACLK,
	ARESETn,
	BREADY,
	BVALID,
	i_BRESP,
	o_BRESP,
	WVALID,
	WREADY,
	i_WDATA,
	o_WDATA,
	i_WSTRB,
	o_WSTRB,
	AWVALID,
	AWREADY,
	i_AWADDR,
	o_AWADDR,
	AWPROT,
	ARVALID,
	ARREADY,
	ARPROT,
	i_ARADDR,
	o_ARADDR,
	RVALID,
	RREADY,
	i_RDATA,
	i_RRESP,
	o_RDATA,
	o_RRESP);
input 	ACLK;
input 	ARESETn;
input 	BREADY;
input 	BVALID;
input 	[1:0] i_BRESP;
output 	[1:0] o_BRESP;
input 	WVALID;
input 	WREADY;
input 	[31:0] i_WDATA;
output 	[31:0] o_WDATA;
input 	[3:0] i_WSTRB;
output 	[3:0] o_WSTRB;
input 	AWVALID;
input 	AWREADY;
input 	[31:0] i_AWADDR;
output 	[31:0] o_AWADDR;
input 	[2:0] AWPROT;
input 	ARVALID;
input 	ARREADY;
input 	[2:0] ARPROT;
input 	[31:0] i_ARADDR;
output 	[31:0] o_ARADDR;
input 	RVALID;
input 	RREADY;
input 	[31:0] i_RDATA;
input 	[1:0] i_RRESP;
output 	[31:0] o_RDATA;
output 	[1:0] o_RRESP;

// Design Ports Information
// BREADY	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVALID	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_BRESP[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_BRESP[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_BRESP[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_BRESP[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[0]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[2]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[3]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[5]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[6]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[7]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[8]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[9]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[10]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[11]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[12]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[13]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[14]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[15]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[16]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[17]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[18]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[19]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[20]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[21]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[22]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[23]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[24]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[25]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[26]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[27]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[28]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[29]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[30]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WDATA[31]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WSTRB[0]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WSTRB[1]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WSTRB[2]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_WSTRB[3]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[2]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[3]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[4]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[7]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[8]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[9]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[10]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[11]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[12]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[13]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[14]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[15]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[16]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[17]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[18]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[19]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[20]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[21]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[22]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[23]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[24]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[25]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[26]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[27]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[28]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[29]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[30]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_AWADDR[31]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWPROT[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWPROT[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWPROT[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARPROT[0]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARPROT[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARPROT[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[1]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[3]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[4]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[6]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[7]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[8]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[10]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[11]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[12]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[13]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[14]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[15]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[16]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[17]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[18]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[19]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[20]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[21]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[22]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[23]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[24]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[25]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[26]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[27]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[28]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[29]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[30]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ARADDR[31]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RRESP[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RRESP[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[3]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[4]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[5]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[6]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[9]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[10]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[11]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[12]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[13]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[14]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[15]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[16]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[17]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[18]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[19]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[20]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[21]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[22]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[23]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[24]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[25]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[26]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[27]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[28]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[29]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[30]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RDATA[31]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RRESP[0]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RRESP[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WSTRB[0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WVALID	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WREADY	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARESETn	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[1]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[2]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[3]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[4]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WSTRB[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WSTRB[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WSTRB[3]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[5]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[6]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[7]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[8]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[9]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[10]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[11]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[12]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[13]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[14]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[15]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[16]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[17]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[18]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[19]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[20]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[21]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[22]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[23]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[24]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[25]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[26]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[27]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[28]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[29]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[30]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_WDATA[31]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACLK	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWREADY	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RREADY	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWVALID	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[1]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[4]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[5]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[9]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[10]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[11]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[13]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[14]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[15]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[16]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[17]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[18]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[19]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[20]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[21]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[22]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[23]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[24]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[25]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[26]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[27]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[28]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[29]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[30]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_AWADDR[31]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARVALID	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARREADY	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[3]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[4]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[5]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[6]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[7]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[8]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[9]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[11]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[12]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[13]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[14]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[15]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[16]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[17]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[18]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[19]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[20]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[21]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[22]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[23]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[24]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[25]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[26]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[27]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[28]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[29]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[30]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ARADDR[31]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[0]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RVALID	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[1]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[4]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[5]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[7]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[8]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[9]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[10]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[11]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[12]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[13]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[14]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[15]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[16]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[17]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[18]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[19]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[20]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[21]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[22]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[23]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[24]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[25]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[26]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[27]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[28]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[29]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[30]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RDATA[31]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \BREADY~input_o ;
wire \BVALID~input_o ;
wire \i_BRESP[0]~input_o ;
wire \i_BRESP[1]~input_o ;
wire \AWPROT[0]~input_o ;
wire \AWPROT[1]~input_o ;
wire \AWPROT[2]~input_o ;
wire \ARPROT[0]~input_o ;
wire \ARPROT[1]~input_o ;
wire \ARPROT[2]~input_o ;
wire \i_RRESP[0]~input_o ;
wire \i_RRESP[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \o_BRESP[0]~output_o ;
wire \o_BRESP[1]~output_o ;
wire \o_WDATA[0]~output_o ;
wire \o_WDATA[1]~output_o ;
wire \o_WDATA[2]~output_o ;
wire \o_WDATA[3]~output_o ;
wire \o_WDATA[4]~output_o ;
wire \o_WDATA[5]~output_o ;
wire \o_WDATA[6]~output_o ;
wire \o_WDATA[7]~output_o ;
wire \o_WDATA[8]~output_o ;
wire \o_WDATA[9]~output_o ;
wire \o_WDATA[10]~output_o ;
wire \o_WDATA[11]~output_o ;
wire \o_WDATA[12]~output_o ;
wire \o_WDATA[13]~output_o ;
wire \o_WDATA[14]~output_o ;
wire \o_WDATA[15]~output_o ;
wire \o_WDATA[16]~output_o ;
wire \o_WDATA[17]~output_o ;
wire \o_WDATA[18]~output_o ;
wire \o_WDATA[19]~output_o ;
wire \o_WDATA[20]~output_o ;
wire \o_WDATA[21]~output_o ;
wire \o_WDATA[22]~output_o ;
wire \o_WDATA[23]~output_o ;
wire \o_WDATA[24]~output_o ;
wire \o_WDATA[25]~output_o ;
wire \o_WDATA[26]~output_o ;
wire \o_WDATA[27]~output_o ;
wire \o_WDATA[28]~output_o ;
wire \o_WDATA[29]~output_o ;
wire \o_WDATA[30]~output_o ;
wire \o_WDATA[31]~output_o ;
wire \o_WSTRB[0]~output_o ;
wire \o_WSTRB[1]~output_o ;
wire \o_WSTRB[2]~output_o ;
wire \o_WSTRB[3]~output_o ;
wire \o_AWADDR[0]~output_o ;
wire \o_AWADDR[1]~output_o ;
wire \o_AWADDR[2]~output_o ;
wire \o_AWADDR[3]~output_o ;
wire \o_AWADDR[4]~output_o ;
wire \o_AWADDR[5]~output_o ;
wire \o_AWADDR[6]~output_o ;
wire \o_AWADDR[7]~output_o ;
wire \o_AWADDR[8]~output_o ;
wire \o_AWADDR[9]~output_o ;
wire \o_AWADDR[10]~output_o ;
wire \o_AWADDR[11]~output_o ;
wire \o_AWADDR[12]~output_o ;
wire \o_AWADDR[13]~output_o ;
wire \o_AWADDR[14]~output_o ;
wire \o_AWADDR[15]~output_o ;
wire \o_AWADDR[16]~output_o ;
wire \o_AWADDR[17]~output_o ;
wire \o_AWADDR[18]~output_o ;
wire \o_AWADDR[19]~output_o ;
wire \o_AWADDR[20]~output_o ;
wire \o_AWADDR[21]~output_o ;
wire \o_AWADDR[22]~output_o ;
wire \o_AWADDR[23]~output_o ;
wire \o_AWADDR[24]~output_o ;
wire \o_AWADDR[25]~output_o ;
wire \o_AWADDR[26]~output_o ;
wire \o_AWADDR[27]~output_o ;
wire \o_AWADDR[28]~output_o ;
wire \o_AWADDR[29]~output_o ;
wire \o_AWADDR[30]~output_o ;
wire \o_AWADDR[31]~output_o ;
wire \o_ARADDR[0]~output_o ;
wire \o_ARADDR[1]~output_o ;
wire \o_ARADDR[2]~output_o ;
wire \o_ARADDR[3]~output_o ;
wire \o_ARADDR[4]~output_o ;
wire \o_ARADDR[5]~output_o ;
wire \o_ARADDR[6]~output_o ;
wire \o_ARADDR[7]~output_o ;
wire \o_ARADDR[8]~output_o ;
wire \o_ARADDR[9]~output_o ;
wire \o_ARADDR[10]~output_o ;
wire \o_ARADDR[11]~output_o ;
wire \o_ARADDR[12]~output_o ;
wire \o_ARADDR[13]~output_o ;
wire \o_ARADDR[14]~output_o ;
wire \o_ARADDR[15]~output_o ;
wire \o_ARADDR[16]~output_o ;
wire \o_ARADDR[17]~output_o ;
wire \o_ARADDR[18]~output_o ;
wire \o_ARADDR[19]~output_o ;
wire \o_ARADDR[20]~output_o ;
wire \o_ARADDR[21]~output_o ;
wire \o_ARADDR[22]~output_o ;
wire \o_ARADDR[23]~output_o ;
wire \o_ARADDR[24]~output_o ;
wire \o_ARADDR[25]~output_o ;
wire \o_ARADDR[26]~output_o ;
wire \o_ARADDR[27]~output_o ;
wire \o_ARADDR[28]~output_o ;
wire \o_ARADDR[29]~output_o ;
wire \o_ARADDR[30]~output_o ;
wire \o_ARADDR[31]~output_o ;
wire \o_RDATA[0]~output_o ;
wire \o_RDATA[1]~output_o ;
wire \o_RDATA[2]~output_o ;
wire \o_RDATA[3]~output_o ;
wire \o_RDATA[4]~output_o ;
wire \o_RDATA[5]~output_o ;
wire \o_RDATA[6]~output_o ;
wire \o_RDATA[7]~output_o ;
wire \o_RDATA[8]~output_o ;
wire \o_RDATA[9]~output_o ;
wire \o_RDATA[10]~output_o ;
wire \o_RDATA[11]~output_o ;
wire \o_RDATA[12]~output_o ;
wire \o_RDATA[13]~output_o ;
wire \o_RDATA[14]~output_o ;
wire \o_RDATA[15]~output_o ;
wire \o_RDATA[16]~output_o ;
wire \o_RDATA[17]~output_o ;
wire \o_RDATA[18]~output_o ;
wire \o_RDATA[19]~output_o ;
wire \o_RDATA[20]~output_o ;
wire \o_RDATA[21]~output_o ;
wire \o_RDATA[22]~output_o ;
wire \o_RDATA[23]~output_o ;
wire \o_RDATA[24]~output_o ;
wire \o_RDATA[25]~output_o ;
wire \o_RDATA[26]~output_o ;
wire \o_RDATA[27]~output_o ;
wire \o_RDATA[28]~output_o ;
wire \o_RDATA[29]~output_o ;
wire \o_RDATA[30]~output_o ;
wire \o_RDATA[31]~output_o ;
wire \o_RRESP[0]~output_o ;
wire \o_RRESP[1]~output_o ;
wire \ARESETn~input_o ;
wire \i_WSTRB[0]~input_o ;
wire \WVALID~input_o ;
wire \i_WDATA[0]~input_o ;
wire \WREADY~input_o ;
wire \wd|data2|o_WREADY~combout ;
wire \wd|data2|o_WDATA~0_combout ;
wire \WREADY~inputclkctrl_outclk ;
wire \i_WDATA[1]~input_o ;
wire \wd|data2|o_WDATA~1_combout ;
wire \i_WDATA[2]~input_o ;
wire \wd|data2|o_WDATA~2_combout ;
wire \i_WDATA[3]~input_o ;
wire \wd|data2|o_WDATA~3_combout ;
wire \i_WSTRB[3]~input_o ;
wire \i_WSTRB[1]~input_o ;
wire \i_WSTRB[2]~input_o ;
wire \wd|data1|WideOr2~0_combout ;
wire \i_WDATA[4]~input_o ;
wire \wd|data2|o_WDATA~4_combout ;
wire \i_WDATA[5]~input_o ;
wire \wd|data2|o_WDATA~5_combout ;
wire \i_WDATA[6]~input_o ;
wire \wd|data2|o_WDATA~6_combout ;
wire \i_WDATA[7]~input_o ;
wire \wd|data2|o_WDATA~7_combout ;
wire \i_WDATA[8]~input_o ;
wire \wd|data2|o_WDATA~8_combout ;
wire \i_WDATA[9]~input_o ;
wire \wd|data2|o_WDATA~9_combout ;
wire \i_WDATA[10]~input_o ;
wire \wd|data2|o_WDATA~10_combout ;
wire \i_WDATA[11]~input_o ;
wire \wd|data2|o_WDATA~11_combout ;
wire \i_WDATA[12]~input_o ;
wire \wd|data1|WideOr1~0_combout ;
wire \wd|data2|o_WDATA~12_combout ;
wire \i_WDATA[13]~input_o ;
wire \wd|data2|o_WDATA~13_combout ;
wire \i_WDATA[14]~input_o ;
wire \wd|data2|o_WDATA~14_combout ;
wire \i_WDATA[15]~input_o ;
wire \wd|data2|o_WDATA~15_combout ;
wire \i_WDATA[16]~input_o ;
wire \wd|data2|o_WDATA~16_combout ;
wire \i_WDATA[17]~input_o ;
wire \wd|data2|o_WDATA~17_combout ;
wire \i_WDATA[18]~input_o ;
wire \wd|data2|o_WDATA~18_combout ;
wire \i_WDATA[19]~input_o ;
wire \wd|data2|o_WDATA~19_combout ;
wire \i_WDATA[20]~input_o ;
wire \wd|data2|o_WDATA~20_combout ;
wire \i_WDATA[21]~input_o ;
wire \wd|data2|o_WDATA~21_combout ;
wire \i_WDATA[22]~input_o ;
wire \wd|data2|o_WDATA~22_combout ;
wire \i_WDATA[23]~input_o ;
wire \wd|data2|o_WDATA~23_combout ;
wire \i_WDATA[24]~input_o ;
wire \wd|data1|WideOr0~0_combout ;
wire \wd|data2|o_WDATA~24_combout ;
wire \i_WDATA[25]~input_o ;
wire \wd|data2|o_WDATA~25_combout ;
wire \i_WDATA[26]~input_o ;
wire \wd|data2|o_WDATA~26_combout ;
wire \i_WDATA[27]~input_o ;
wire \wd|data2|o_WDATA~27_combout ;
wire \i_WDATA[28]~input_o ;
wire \wd|data2|o_WDATA~28_combout ;
wire \i_WDATA[29]~input_o ;
wire \wd|data2|o_WDATA~29_combout ;
wire \i_WDATA[30]~input_o ;
wire \wd|data2|o_WDATA~30_combout ;
wire \i_WDATA[31]~input_o ;
wire \wd|data2|o_WDATA~31_combout ;
wire \wd|data2|o_WSTRB[3]~0_combout ;
wire \wd|data2|o_WSTRB[3]~0clkctrl_outclk ;
wire \ACLK~input_o ;
wire \ACLK~inputclkctrl_outclk ;
wire \AWREADY~input_o ;
wire \wa|addr_s|o_AWREADY~combout ;
wire \AWVALID~input_o ;
wire \wa|addr_m|o_AWVALID~combout ;
wire \i_AWADDR[0]~input_o ;
wire \wa|addr_m|o_AWADDR~0_combout ;
wire \ARESETn~inputclkctrl_outclk ;
wire \wa|addr_s|o_AWADDR~0_combout ;
wire \i_AWADDR[1]~input_o ;
wire \wa|addr_m|o_AWADDR~1_combout ;
wire \wa|addr_s|o_AWADDR~1_combout ;
wire \i_AWADDR[2]~input_o ;
wire \wa|addr_m|o_AWADDR~2_combout ;
wire \wa|addr_s|o_AWADDR~2_combout ;
wire \i_AWADDR[3]~input_o ;
wire \wa|addr_m|o_AWADDR~3_combout ;
wire \wa|addr_s|o_AWADDR~3_combout ;
wire \i_AWADDR[4]~input_o ;
wire \wa|addr_m|o_AWADDR~4_combout ;
wire \wa|addr_s|o_AWADDR~4_combout ;
wire \i_AWADDR[5]~input_o ;
wire \wa|addr_m|o_AWADDR~5_combout ;
wire \wa|addr_s|o_AWADDR~5_combout ;
wire \i_AWADDR[6]~input_o ;
wire \wa|addr_m|o_AWADDR~6_combout ;
wire \wa|addr_s|o_AWADDR~6_combout ;
wire \i_AWADDR[7]~input_o ;
wire \wa|addr_m|o_AWADDR~7_combout ;
wire \wa|addr_s|o_AWADDR~7_combout ;
wire \i_AWADDR[8]~input_o ;
wire \wa|addr_m|o_AWADDR~8_combout ;
wire \wa|addr_s|o_AWADDR~8_combout ;
wire \i_AWADDR[9]~input_o ;
wire \wa|addr_m|o_AWADDR~9_combout ;
wire \wa|addr_s|o_AWADDR~9_combout ;
wire \i_AWADDR[10]~input_o ;
wire \wa|addr_m|o_AWADDR~10_combout ;
wire \wa|addr_s|o_AWADDR~10_combout ;
wire \i_AWADDR[11]~input_o ;
wire \wa|addr_m|o_AWADDR~11_combout ;
wire \wa|addr_s|o_AWADDR~11_combout ;
wire \i_AWADDR[12]~input_o ;
wire \wa|addr_m|o_AWADDR~12_combout ;
wire \wa|addr_s|o_AWADDR~12_combout ;
wire \i_AWADDR[13]~input_o ;
wire \wa|addr_m|o_AWADDR~13_combout ;
wire \wa|addr_s|o_AWADDR~13_combout ;
wire \i_AWADDR[14]~input_o ;
wire \wa|addr_m|o_AWADDR~14_combout ;
wire \wa|addr_s|o_AWADDR~14_combout ;
wire \i_AWADDR[15]~input_o ;
wire \wa|addr_m|o_AWADDR~15_combout ;
wire \wa|addr_s|o_AWADDR~15_combout ;
wire \i_AWADDR[16]~input_o ;
wire \wa|addr_m|o_AWADDR~16_combout ;
wire \wa|addr_s|o_AWADDR~16_combout ;
wire \i_AWADDR[17]~input_o ;
wire \wa|addr_m|o_AWADDR~17_combout ;
wire \wa|addr_s|o_AWADDR~17_combout ;
wire \i_AWADDR[18]~input_o ;
wire \wa|addr_m|o_AWADDR~18_combout ;
wire \wa|addr_s|o_AWADDR~18_combout ;
wire \i_AWADDR[19]~input_o ;
wire \wa|addr_m|o_AWADDR~19_combout ;
wire \wa|addr_s|o_AWADDR~19_combout ;
wire \i_AWADDR[20]~input_o ;
wire \wa|addr_m|o_AWADDR~20_combout ;
wire \wa|addr_s|o_AWADDR~20_combout ;
wire \i_AWADDR[21]~input_o ;
wire \wa|addr_m|o_AWADDR~21_combout ;
wire \wa|addr_s|o_AWADDR~21_combout ;
wire \i_AWADDR[22]~input_o ;
wire \wa|addr_m|o_AWADDR~22_combout ;
wire \wa|addr_s|o_AWADDR~22_combout ;
wire \i_AWADDR[23]~input_o ;
wire \wa|addr_m|o_AWADDR~23_combout ;
wire \wa|addr_s|o_AWADDR~23_combout ;
wire \i_AWADDR[24]~input_o ;
wire \wa|addr_m|o_AWADDR~24_combout ;
wire \wa|addr_s|o_AWADDR~24_combout ;
wire \i_AWADDR[25]~input_o ;
wire \wa|addr_m|o_AWADDR~25_combout ;
wire \wa|addr_s|o_AWADDR~25_combout ;
wire \i_AWADDR[26]~input_o ;
wire \wa|addr_m|o_AWADDR~26_combout ;
wire \wa|addr_s|o_AWADDR~26_combout ;
wire \i_AWADDR[27]~input_o ;
wire \wa|addr_m|o_AWADDR~27_combout ;
wire \wa|addr_s|o_AWADDR~27_combout ;
wire \i_AWADDR[28]~input_o ;
wire \wa|addr_m|o_AWADDR~28_combout ;
wire \wa|addr_s|o_AWADDR~28_combout ;
wire \i_AWADDR[29]~input_o ;
wire \wa|addr_m|o_AWADDR~29_combout ;
wire \wa|addr_s|o_AWADDR~29_combout ;
wire \i_AWADDR[30]~input_o ;
wire \wa|addr_m|o_AWADDR~30_combout ;
wire \wa|addr_s|o_AWADDR~30_combout ;
wire \i_AWADDR[31]~input_o ;
wire \wa|addr_m|o_AWADDR~31_combout ;
wire \wa|addr_s|o_AWADDR~31_combout ;
wire \ARREADY~input_o ;
wire \ra|addr2|o_ARREADY~0_combout ;
wire \ra|addr2|o_ARREADY~q ;
wire \ARVALID~input_o ;
wire \ra|addr1|o_ARVALID~0_combout ;
wire \ra|addr1|o_ARVALID~q ;
wire \i_ARADDR[0]~input_o ;
wire \ra|addr1|o_ARADDR~0_combout ;
wire \ra|addr2|o_ARADDR~0_combout ;
wire \i_ARADDR[1]~input_o ;
wire \ra|addr1|o_ARADDR~1_combout ;
wire \ra|addr2|o_ARADDR~1_combout ;
wire \i_ARADDR[2]~input_o ;
wire \ra|addr1|o_ARADDR~2_combout ;
wire \ra|addr2|o_ARADDR~2_combout ;
wire \i_ARADDR[3]~input_o ;
wire \ra|addr1|o_ARADDR~3_combout ;
wire \ra|addr2|o_ARADDR~3_combout ;
wire \i_ARADDR[4]~input_o ;
wire \ra|addr1|o_ARADDR~4_combout ;
wire \ra|addr2|o_ARADDR~4_combout ;
wire \i_ARADDR[5]~input_o ;
wire \ra|addr1|o_ARADDR~5_combout ;
wire \ra|addr2|o_ARADDR~5_combout ;
wire \i_ARADDR[6]~input_o ;
wire \ra|addr1|o_ARADDR~6_combout ;
wire \ra|addr2|o_ARADDR~6_combout ;
wire \i_ARADDR[7]~input_o ;
wire \ra|addr1|o_ARADDR~7_combout ;
wire \ra|addr2|o_ARADDR~7_combout ;
wire \i_ARADDR[8]~input_o ;
wire \ra|addr1|o_ARADDR~8_combout ;
wire \ra|addr2|o_ARADDR~8_combout ;
wire \i_ARADDR[9]~input_o ;
wire \ra|addr1|o_ARADDR~9_combout ;
wire \ra|addr2|o_ARADDR~9_combout ;
wire \i_ARADDR[10]~input_o ;
wire \ra|addr1|o_ARADDR~10_combout ;
wire \ra|addr2|o_ARADDR~10_combout ;
wire \i_ARADDR[11]~input_o ;
wire \ra|addr1|o_ARADDR~11_combout ;
wire \ra|addr2|o_ARADDR~11_combout ;
wire \i_ARADDR[12]~input_o ;
wire \ra|addr1|o_ARADDR~12_combout ;
wire \ra|addr2|o_ARADDR~12_combout ;
wire \i_ARADDR[13]~input_o ;
wire \ra|addr1|o_ARADDR~13_combout ;
wire \ra|addr2|o_ARADDR~13_combout ;
wire \i_ARADDR[14]~input_o ;
wire \ra|addr1|o_ARADDR~14_combout ;
wire \ra|addr2|o_ARADDR~14_combout ;
wire \i_ARADDR[15]~input_o ;
wire \ra|addr1|o_ARADDR~15_combout ;
wire \ra|addr2|o_ARADDR~15_combout ;
wire \i_ARADDR[16]~input_o ;
wire \ra|addr1|o_ARADDR~16_combout ;
wire \ra|addr2|o_ARADDR~16_combout ;
wire \i_ARADDR[17]~input_o ;
wire \ra|addr1|o_ARADDR~17_combout ;
wire \ra|addr2|o_ARADDR~17_combout ;
wire \i_ARADDR[18]~input_o ;
wire \ra|addr1|o_ARADDR~18_combout ;
wire \ra|addr2|o_ARADDR~18_combout ;
wire \i_ARADDR[19]~input_o ;
wire \ra|addr1|o_ARADDR~19_combout ;
wire \ra|addr2|o_ARADDR~19_combout ;
wire \i_ARADDR[20]~input_o ;
wire \ra|addr1|o_ARADDR~20_combout ;
wire \ra|addr2|o_ARADDR~20_combout ;
wire \i_ARADDR[21]~input_o ;
wire \ra|addr1|o_ARADDR~21_combout ;
wire \ra|addr2|o_ARADDR~21_combout ;
wire \i_ARADDR[22]~input_o ;
wire \ra|addr1|o_ARADDR~22_combout ;
wire \ra|addr2|o_ARADDR~22_combout ;
wire \i_ARADDR[23]~input_o ;
wire \ra|addr1|o_ARADDR~23_combout ;
wire \ra|addr2|o_ARADDR~23_combout ;
wire \i_ARADDR[24]~input_o ;
wire \ra|addr1|o_ARADDR~24_combout ;
wire \ra|addr2|o_ARADDR~24_combout ;
wire \i_ARADDR[25]~input_o ;
wire \ra|addr1|o_ARADDR~25_combout ;
wire \ra|addr2|o_ARADDR~25_combout ;
wire \i_ARADDR[26]~input_o ;
wire \ra|addr1|o_ARADDR~26_combout ;
wire \ra|addr2|o_ARADDR~26_combout ;
wire \i_ARADDR[27]~input_o ;
wire \ra|addr1|o_ARADDR~27_combout ;
wire \ra|addr2|o_ARADDR~27_combout ;
wire \i_ARADDR[28]~input_o ;
wire \ra|addr1|o_ARADDR~28_combout ;
wire \ra|addr2|o_ARADDR~28_combout ;
wire \i_ARADDR[29]~input_o ;
wire \ra|addr1|o_ARADDR~29_combout ;
wire \ra|addr2|o_ARADDR~29_combout ;
wire \i_ARADDR[30]~input_o ;
wire \ra|addr1|o_ARADDR~30_combout ;
wire \ra|addr2|o_ARADDR~30_combout ;
wire \i_ARADDR[31]~input_o ;
wire \ra|addr1|o_ARADDR~31_combout ;
wire \ra|addr2|o_ARADDR~31_combout ;
wire \RREADY~input_o ;
wire \rd|data1|o_RREADY~combout ;
wire \RVALID~input_o ;
wire \rd|data2|o_RVALID~combout ;
wire \i_RDATA[0]~input_o ;
wire \rd|data2|o_RDATA~0_combout ;
wire \RVALID~inputclkctrl_outclk ;
wire \rd|data1|o_RDATA~0_combout ;
wire \RREADY~inputclkctrl_outclk ;
wire \i_RDATA[1]~input_o ;
wire \rd|data2|o_RDATA~1_combout ;
wire \rd|data1|o_RDATA~1_combout ;
wire \i_RDATA[2]~input_o ;
wire \rd|data2|o_RDATA~2_combout ;
wire \rd|data1|o_RDATA~2_combout ;
wire \i_RDATA[3]~input_o ;
wire \rd|data2|o_RDATA~3_combout ;
wire \rd|data1|o_RDATA~3_combout ;
wire \i_RDATA[4]~input_o ;
wire \rd|data2|o_RDATA~4_combout ;
wire \rd|data1|o_RDATA~4_combout ;
wire \i_RDATA[5]~input_o ;
wire \rd|data2|o_RDATA~5_combout ;
wire \rd|data1|o_RDATA~5_combout ;
wire \i_RDATA[6]~input_o ;
wire \rd|data2|o_RDATA~6_combout ;
wire \rd|data1|o_RDATA~6_combout ;
wire \i_RDATA[7]~input_o ;
wire \rd|data2|o_RDATA~7_combout ;
wire \rd|data1|o_RDATA~7_combout ;
wire \i_RDATA[8]~input_o ;
wire \rd|data2|o_RDATA~8_combout ;
wire \rd|data1|o_RDATA~8_combout ;
wire \i_RDATA[9]~input_o ;
wire \rd|data2|o_RDATA~9_combout ;
wire \rd|data1|o_RDATA~9_combout ;
wire \i_RDATA[10]~input_o ;
wire \rd|data2|o_RDATA~10_combout ;
wire \rd|data1|o_RDATA~10_combout ;
wire \i_RDATA[11]~input_o ;
wire \rd|data2|o_RDATA~11_combout ;
wire \rd|data1|o_RDATA~11_combout ;
wire \i_RDATA[12]~input_o ;
wire \rd|data2|o_RDATA~12_combout ;
wire \rd|data1|o_RDATA~12_combout ;
wire \i_RDATA[13]~input_o ;
wire \rd|data2|o_RDATA~13_combout ;
wire \rd|data1|o_RDATA~13_combout ;
wire \i_RDATA[14]~input_o ;
wire \rd|data2|o_RDATA~14_combout ;
wire \rd|data1|o_RDATA~14_combout ;
wire \i_RDATA[15]~input_o ;
wire \rd|data2|o_RDATA~15_combout ;
wire \rd|data1|o_RDATA~15_combout ;
wire \i_RDATA[16]~input_o ;
wire \rd|data2|o_RDATA~16_combout ;
wire \rd|data1|o_RDATA~16_combout ;
wire \i_RDATA[17]~input_o ;
wire \rd|data2|o_RDATA~17_combout ;
wire \rd|data1|o_RDATA~17_combout ;
wire \i_RDATA[18]~input_o ;
wire \rd|data2|o_RDATA~18_combout ;
wire \rd|data1|o_RDATA~18_combout ;
wire \i_RDATA[19]~input_o ;
wire \rd|data2|o_RDATA~19_combout ;
wire \rd|data1|o_RDATA~19_combout ;
wire \i_RDATA[20]~input_o ;
wire \rd|data2|o_RDATA~20_combout ;
wire \rd|data1|o_RDATA~20_combout ;
wire \i_RDATA[21]~input_o ;
wire \rd|data2|o_RDATA~21_combout ;
wire \rd|data1|o_RDATA~21_combout ;
wire \i_RDATA[22]~input_o ;
wire \rd|data2|o_RDATA~22_combout ;
wire \rd|data1|o_RDATA~22_combout ;
wire \i_RDATA[23]~input_o ;
wire \rd|data2|o_RDATA~23_combout ;
wire \rd|data1|o_RDATA~23_combout ;
wire \i_RDATA[24]~input_o ;
wire \rd|data2|o_RDATA~24_combout ;
wire \rd|data1|o_RDATA~24_combout ;
wire \i_RDATA[25]~input_o ;
wire \rd|data2|o_RDATA~25_combout ;
wire \rd|data1|o_RDATA~25_combout ;
wire \i_RDATA[26]~input_o ;
wire \rd|data2|o_RDATA~26_combout ;
wire \rd|data1|o_RDATA~26_combout ;
wire \i_RDATA[27]~input_o ;
wire \rd|data2|o_RDATA~27_combout ;
wire \rd|data1|o_RDATA~27_combout ;
wire \i_RDATA[28]~input_o ;
wire \rd|data2|o_RDATA~28_combout ;
wire \rd|data1|o_RDATA~28_combout ;
wire \i_RDATA[29]~input_o ;
wire \rd|data2|o_RDATA~29_combout ;
wire \rd|data1|o_RDATA~29_combout ;
wire \i_RDATA[30]~input_o ;
wire \rd|data2|o_RDATA~30_combout ;
wire \rd|data1|o_RDATA~30_combout ;
wire \i_RDATA[31]~input_o ;
wire \rd|data2|o_RDATA~31_combout ;
wire \rd|data1|o_RDATA~31_combout ;
wire [31:0] \rd|data2|o_RDATA ;
wire [31:0] \wa|addr_s|o_AWADDR ;
wire [31:0] \wa|addr_m|o_AWADDR ;
wire [31:0] \ra|addr2|o_ARADDR ;
wire [31:0] \ra|addr1|o_ARADDR ;
wire [31:0] \rd|data1|o_RDATA ;
wire [31:0] \wd|data2|o_WDATA ;
wire [3:0] \wd|data2|o_WSTRB ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \o_BRESP[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_BRESP[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_BRESP[0]~output .bus_hold = "false";
defparam \o_BRESP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \o_BRESP[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_BRESP[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_BRESP[1]~output .bus_hold = "false";
defparam \o_BRESP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \o_WDATA[0]~output (
	.i(\wd|data2|o_WDATA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[0]~output .bus_hold = "false";
defparam \o_WDATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
fiftyfivenm_io_obuf \o_WDATA[1]~output (
	.i(\wd|data2|o_WDATA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[1]~output .bus_hold = "false";
defparam \o_WDATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \o_WDATA[2]~output (
	.i(\wd|data2|o_WDATA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[2]~output .bus_hold = "false";
defparam \o_WDATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \o_WDATA[3]~output (
	.i(\wd|data2|o_WDATA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[3]~output .bus_hold = "false";
defparam \o_WDATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \o_WDATA[4]~output (
	.i(\wd|data2|o_WDATA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[4]~output .bus_hold = "false";
defparam \o_WDATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \o_WDATA[5]~output (
	.i(\wd|data2|o_WDATA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[5]~output .bus_hold = "false";
defparam \o_WDATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \o_WDATA[6]~output (
	.i(\wd|data2|o_WDATA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[6]~output .bus_hold = "false";
defparam \o_WDATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \o_WDATA[7]~output (
	.i(\wd|data2|o_WDATA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[7]~output .bus_hold = "false";
defparam \o_WDATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \o_WDATA[8]~output (
	.i(\wd|data2|o_WDATA [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[8]~output .bus_hold = "false";
defparam \o_WDATA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \o_WDATA[9]~output (
	.i(\wd|data2|o_WDATA [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[9]~output .bus_hold = "false";
defparam \o_WDATA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \o_WDATA[10]~output (
	.i(\wd|data2|o_WDATA [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[10]~output .bus_hold = "false";
defparam \o_WDATA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
fiftyfivenm_io_obuf \o_WDATA[11]~output (
	.i(\wd|data2|o_WDATA [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[11]~output .bus_hold = "false";
defparam \o_WDATA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \o_WDATA[12]~output (
	.i(\wd|data2|o_WDATA [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[12]~output .bus_hold = "false";
defparam \o_WDATA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \o_WDATA[13]~output (
	.i(\wd|data2|o_WDATA [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[13]~output .bus_hold = "false";
defparam \o_WDATA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \o_WDATA[14]~output (
	.i(\wd|data2|o_WDATA [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[14]~output .bus_hold = "false";
defparam \o_WDATA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \o_WDATA[15]~output (
	.i(\wd|data2|o_WDATA [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[15]~output .bus_hold = "false";
defparam \o_WDATA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \o_WDATA[16]~output (
	.i(\wd|data2|o_WDATA [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[16]~output .bus_hold = "false";
defparam \o_WDATA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \o_WDATA[17]~output (
	.i(\wd|data2|o_WDATA [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[17]~output .bus_hold = "false";
defparam \o_WDATA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \o_WDATA[18]~output (
	.i(\wd|data2|o_WDATA [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[18]~output .bus_hold = "false";
defparam \o_WDATA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \o_WDATA[19]~output (
	.i(\wd|data2|o_WDATA [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[19]~output .bus_hold = "false";
defparam \o_WDATA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \o_WDATA[20]~output (
	.i(\wd|data2|o_WDATA [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[20]~output .bus_hold = "false";
defparam \o_WDATA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \o_WDATA[21]~output (
	.i(\wd|data2|o_WDATA [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[21]~output .bus_hold = "false";
defparam \o_WDATA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \o_WDATA[22]~output (
	.i(\wd|data2|o_WDATA [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[22]~output .bus_hold = "false";
defparam \o_WDATA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \o_WDATA[23]~output (
	.i(\wd|data2|o_WDATA [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[23]~output .bus_hold = "false";
defparam \o_WDATA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \o_WDATA[24]~output (
	.i(\wd|data2|o_WDATA [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[24]~output .bus_hold = "false";
defparam \o_WDATA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \o_WDATA[25]~output (
	.i(\wd|data2|o_WDATA [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[25]~output .bus_hold = "false";
defparam \o_WDATA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
fiftyfivenm_io_obuf \o_WDATA[26]~output (
	.i(\wd|data2|o_WDATA [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[26]~output .bus_hold = "false";
defparam \o_WDATA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \o_WDATA[27]~output (
	.i(\wd|data2|o_WDATA [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[27]~output .bus_hold = "false";
defparam \o_WDATA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N16
fiftyfivenm_io_obuf \o_WDATA[28]~output (
	.i(\wd|data2|o_WDATA [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[28]~output .bus_hold = "false";
defparam \o_WDATA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \o_WDATA[29]~output (
	.i(\wd|data2|o_WDATA [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[29]~output .bus_hold = "false";
defparam \o_WDATA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
fiftyfivenm_io_obuf \o_WDATA[30]~output (
	.i(\wd|data2|o_WDATA [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[30]~output .bus_hold = "false";
defparam \o_WDATA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
fiftyfivenm_io_obuf \o_WDATA[31]~output (
	.i(\wd|data2|o_WDATA [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WDATA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WDATA[31]~output .bus_hold = "false";
defparam \o_WDATA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \o_WSTRB[0]~output (
	.i(\wd|data2|o_WSTRB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WSTRB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WSTRB[0]~output .bus_hold = "false";
defparam \o_WSTRB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \o_WSTRB[1]~output (
	.i(\wd|data2|o_WSTRB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WSTRB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WSTRB[1]~output .bus_hold = "false";
defparam \o_WSTRB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \o_WSTRB[2]~output (
	.i(\wd|data2|o_WSTRB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WSTRB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WSTRB[2]~output .bus_hold = "false";
defparam \o_WSTRB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \o_WSTRB[3]~output (
	.i(\wd|data2|o_WSTRB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_WSTRB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_WSTRB[3]~output .bus_hold = "false";
defparam \o_WSTRB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \o_AWADDR[0]~output (
	.i(\wa|addr_s|o_AWADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[0]~output .bus_hold = "false";
defparam \o_AWADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \o_AWADDR[1]~output (
	.i(\wa|addr_s|o_AWADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[1]~output .bus_hold = "false";
defparam \o_AWADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \o_AWADDR[2]~output (
	.i(\wa|addr_s|o_AWADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[2]~output .bus_hold = "false";
defparam \o_AWADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N24
fiftyfivenm_io_obuf \o_AWADDR[3]~output (
	.i(\wa|addr_s|o_AWADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[3]~output .bus_hold = "false";
defparam \o_AWADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N16
fiftyfivenm_io_obuf \o_AWADDR[4]~output (
	.i(\wa|addr_s|o_AWADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[4]~output .bus_hold = "false";
defparam \o_AWADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N16
fiftyfivenm_io_obuf \o_AWADDR[5]~output (
	.i(\wa|addr_s|o_AWADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[5]~output .bus_hold = "false";
defparam \o_AWADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \o_AWADDR[6]~output (
	.i(\wa|addr_s|o_AWADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[6]~output .bus_hold = "false";
defparam \o_AWADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \o_AWADDR[7]~output (
	.i(\wa|addr_s|o_AWADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[7]~output .bus_hold = "false";
defparam \o_AWADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \o_AWADDR[8]~output (
	.i(\wa|addr_s|o_AWADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[8]~output .bus_hold = "false";
defparam \o_AWADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \o_AWADDR[9]~output (
	.i(\wa|addr_s|o_AWADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[9]~output .bus_hold = "false";
defparam \o_AWADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \o_AWADDR[10]~output (
	.i(\wa|addr_s|o_AWADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[10]~output .bus_hold = "false";
defparam \o_AWADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N24
fiftyfivenm_io_obuf \o_AWADDR[11]~output (
	.i(\wa|addr_s|o_AWADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[11]~output .bus_hold = "false";
defparam \o_AWADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \o_AWADDR[12]~output (
	.i(\wa|addr_s|o_AWADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[12]~output .bus_hold = "false";
defparam \o_AWADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \o_AWADDR[13]~output (
	.i(\wa|addr_s|o_AWADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[13]~output .bus_hold = "false";
defparam \o_AWADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \o_AWADDR[14]~output (
	.i(\wa|addr_s|o_AWADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[14]~output .bus_hold = "false";
defparam \o_AWADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \o_AWADDR[15]~output (
	.i(\wa|addr_s|o_AWADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[15]~output .bus_hold = "false";
defparam \o_AWADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \o_AWADDR[16]~output (
	.i(\wa|addr_s|o_AWADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[16]~output .bus_hold = "false";
defparam \o_AWADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \o_AWADDR[17]~output (
	.i(\wa|addr_s|o_AWADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[17]~output .bus_hold = "false";
defparam \o_AWADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \o_AWADDR[18]~output (
	.i(\wa|addr_s|o_AWADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[18]~output .bus_hold = "false";
defparam \o_AWADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \o_AWADDR[19]~output (
	.i(\wa|addr_s|o_AWADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[19]~output .bus_hold = "false";
defparam \o_AWADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \o_AWADDR[20]~output (
	.i(\wa|addr_s|o_AWADDR [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[20]~output .bus_hold = "false";
defparam \o_AWADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \o_AWADDR[21]~output (
	.i(\wa|addr_s|o_AWADDR [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[21]~output .bus_hold = "false";
defparam \o_AWADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \o_AWADDR[22]~output (
	.i(\wa|addr_s|o_AWADDR [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[22]~output .bus_hold = "false";
defparam \o_AWADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \o_AWADDR[23]~output (
	.i(\wa|addr_s|o_AWADDR [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[23]~output .bus_hold = "false";
defparam \o_AWADDR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \o_AWADDR[24]~output (
	.i(\wa|addr_s|o_AWADDR [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[24]~output .bus_hold = "false";
defparam \o_AWADDR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \o_AWADDR[25]~output (
	.i(\wa|addr_s|o_AWADDR [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[25]~output .bus_hold = "false";
defparam \o_AWADDR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \o_AWADDR[26]~output (
	.i(\wa|addr_s|o_AWADDR [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[26]~output .bus_hold = "false";
defparam \o_AWADDR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \o_AWADDR[27]~output (
	.i(\wa|addr_s|o_AWADDR [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[27]~output .bus_hold = "false";
defparam \o_AWADDR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \o_AWADDR[28]~output (
	.i(\wa|addr_s|o_AWADDR [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[28]~output .bus_hold = "false";
defparam \o_AWADDR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N2
fiftyfivenm_io_obuf \o_AWADDR[29]~output (
	.i(\wa|addr_s|o_AWADDR [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[29]~output .bus_hold = "false";
defparam \o_AWADDR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \o_AWADDR[30]~output (
	.i(\wa|addr_s|o_AWADDR [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[30]~output .bus_hold = "false";
defparam \o_AWADDR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \o_AWADDR[31]~output (
	.i(\wa|addr_s|o_AWADDR [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_AWADDR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_AWADDR[31]~output .bus_hold = "false";
defparam \o_AWADDR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N9
fiftyfivenm_io_obuf \o_ARADDR[0]~output (
	.i(\ra|addr2|o_ARADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[0]~output .bus_hold = "false";
defparam \o_ARADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N23
fiftyfivenm_io_obuf \o_ARADDR[1]~output (
	.i(\ra|addr2|o_ARADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[1]~output .bus_hold = "false";
defparam \o_ARADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N9
fiftyfivenm_io_obuf \o_ARADDR[2]~output (
	.i(\ra|addr2|o_ARADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[2]~output .bus_hold = "false";
defparam \o_ARADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N2
fiftyfivenm_io_obuf \o_ARADDR[3]~output (
	.i(\ra|addr2|o_ARADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[3]~output .bus_hold = "false";
defparam \o_ARADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \o_ARADDR[4]~output (
	.i(\ra|addr2|o_ARADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[4]~output .bus_hold = "false";
defparam \o_ARADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \o_ARADDR[5]~output (
	.i(\ra|addr2|o_ARADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[5]~output .bus_hold = "false";
defparam \o_ARADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N23
fiftyfivenm_io_obuf \o_ARADDR[6]~output (
	.i(\ra|addr2|o_ARADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[6]~output .bus_hold = "false";
defparam \o_ARADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \o_ARADDR[7]~output (
	.i(\ra|addr2|o_ARADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[7]~output .bus_hold = "false";
defparam \o_ARADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \o_ARADDR[8]~output (
	.i(\ra|addr2|o_ARADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[8]~output .bus_hold = "false";
defparam \o_ARADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \o_ARADDR[9]~output (
	.i(\ra|addr2|o_ARADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[9]~output .bus_hold = "false";
defparam \o_ARADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N2
fiftyfivenm_io_obuf \o_ARADDR[10]~output (
	.i(\ra|addr2|o_ARADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[10]~output .bus_hold = "false";
defparam \o_ARADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N23
fiftyfivenm_io_obuf \o_ARADDR[11]~output (
	.i(\ra|addr2|o_ARADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[11]~output .bus_hold = "false";
defparam \o_ARADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \o_ARADDR[12]~output (
	.i(\ra|addr2|o_ARADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[12]~output .bus_hold = "false";
defparam \o_ARADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \o_ARADDR[13]~output (
	.i(\ra|addr2|o_ARADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[13]~output .bus_hold = "false";
defparam \o_ARADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \o_ARADDR[14]~output (
	.i(\ra|addr2|o_ARADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[14]~output .bus_hold = "false";
defparam \o_ARADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N2
fiftyfivenm_io_obuf \o_ARADDR[15]~output (
	.i(\ra|addr2|o_ARADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[15]~output .bus_hold = "false";
defparam \o_ARADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \o_ARADDR[16]~output (
	.i(\ra|addr2|o_ARADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[16]~output .bus_hold = "false";
defparam \o_ARADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \o_ARADDR[17]~output (
	.i(\ra|addr2|o_ARADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[17]~output .bus_hold = "false";
defparam \o_ARADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \o_ARADDR[18]~output (
	.i(\ra|addr2|o_ARADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[18]~output .bus_hold = "false";
defparam \o_ARADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \o_ARADDR[19]~output (
	.i(\ra|addr2|o_ARADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[19]~output .bus_hold = "false";
defparam \o_ARADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \o_ARADDR[20]~output (
	.i(\ra|addr2|o_ARADDR [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[20]~output .bus_hold = "false";
defparam \o_ARADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \o_ARADDR[21]~output (
	.i(\ra|addr2|o_ARADDR [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[21]~output .bus_hold = "false";
defparam \o_ARADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \o_ARADDR[22]~output (
	.i(\ra|addr2|o_ARADDR [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[22]~output .bus_hold = "false";
defparam \o_ARADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \o_ARADDR[23]~output (
	.i(\ra|addr2|o_ARADDR [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[23]~output .bus_hold = "false";
defparam \o_ARADDR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \o_ARADDR[24]~output (
	.i(\ra|addr2|o_ARADDR [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[24]~output .bus_hold = "false";
defparam \o_ARADDR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \o_ARADDR[25]~output (
	.i(\ra|addr2|o_ARADDR [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[25]~output .bus_hold = "false";
defparam \o_ARADDR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \o_ARADDR[26]~output (
	.i(\ra|addr2|o_ARADDR [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[26]~output .bus_hold = "false";
defparam \o_ARADDR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \o_ARADDR[27]~output (
	.i(\ra|addr2|o_ARADDR [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[27]~output .bus_hold = "false";
defparam \o_ARADDR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N16
fiftyfivenm_io_obuf \o_ARADDR[28]~output (
	.i(\ra|addr2|o_ARADDR [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[28]~output .bus_hold = "false";
defparam \o_ARADDR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \o_ARADDR[29]~output (
	.i(\ra|addr2|o_ARADDR [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[29]~output .bus_hold = "false";
defparam \o_ARADDR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N16
fiftyfivenm_io_obuf \o_ARADDR[30]~output (
	.i(\ra|addr2|o_ARADDR [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[30]~output .bus_hold = "false";
defparam \o_ARADDR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \o_ARADDR[31]~output (
	.i(\ra|addr2|o_ARADDR [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ARADDR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ARADDR[31]~output .bus_hold = "false";
defparam \o_ARADDR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \o_RDATA[0]~output (
	.i(\rd|data1|o_RDATA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[0]~output .bus_hold = "false";
defparam \o_RDATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \o_RDATA[1]~output (
	.i(\rd|data1|o_RDATA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[1]~output .bus_hold = "false";
defparam \o_RDATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \o_RDATA[2]~output (
	.i(\rd|data1|o_RDATA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[2]~output .bus_hold = "false";
defparam \o_RDATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \o_RDATA[3]~output (
	.i(\rd|data1|o_RDATA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[3]~output .bus_hold = "false";
defparam \o_RDATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \o_RDATA[4]~output (
	.i(\rd|data1|o_RDATA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[4]~output .bus_hold = "false";
defparam \o_RDATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \o_RDATA[5]~output (
	.i(\rd|data1|o_RDATA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[5]~output .bus_hold = "false";
defparam \o_RDATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \o_RDATA[6]~output (
	.i(\rd|data1|o_RDATA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[6]~output .bus_hold = "false";
defparam \o_RDATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \o_RDATA[7]~output (
	.i(\rd|data1|o_RDATA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[7]~output .bus_hold = "false";
defparam \o_RDATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \o_RDATA[8]~output (
	.i(\rd|data1|o_RDATA [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[8]~output .bus_hold = "false";
defparam \o_RDATA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \o_RDATA[9]~output (
	.i(\rd|data1|o_RDATA [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[9]~output .bus_hold = "false";
defparam \o_RDATA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
fiftyfivenm_io_obuf \o_RDATA[10]~output (
	.i(\rd|data1|o_RDATA [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[10]~output .bus_hold = "false";
defparam \o_RDATA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
fiftyfivenm_io_obuf \o_RDATA[11]~output (
	.i(\rd|data1|o_RDATA [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[11]~output .bus_hold = "false";
defparam \o_RDATA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
fiftyfivenm_io_obuf \o_RDATA[12]~output (
	.i(\rd|data1|o_RDATA [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[12]~output .bus_hold = "false";
defparam \o_RDATA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
fiftyfivenm_io_obuf \o_RDATA[13]~output (
	.i(\rd|data1|o_RDATA [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[13]~output .bus_hold = "false";
defparam \o_RDATA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
fiftyfivenm_io_obuf \o_RDATA[14]~output (
	.i(\rd|data1|o_RDATA [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[14]~output .bus_hold = "false";
defparam \o_RDATA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
fiftyfivenm_io_obuf \o_RDATA[15]~output (
	.i(\rd|data1|o_RDATA [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[15]~output .bus_hold = "false";
defparam \o_RDATA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \o_RDATA[16]~output (
	.i(\rd|data1|o_RDATA [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[16]~output .bus_hold = "false";
defparam \o_RDATA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \o_RDATA[17]~output (
	.i(\rd|data1|o_RDATA [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[17]~output .bus_hold = "false";
defparam \o_RDATA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
fiftyfivenm_io_obuf \o_RDATA[18]~output (
	.i(\rd|data1|o_RDATA [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[18]~output .bus_hold = "false";
defparam \o_RDATA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
fiftyfivenm_io_obuf \o_RDATA[19]~output (
	.i(\rd|data1|o_RDATA [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[19]~output .bus_hold = "false";
defparam \o_RDATA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
fiftyfivenm_io_obuf \o_RDATA[20]~output (
	.i(\rd|data1|o_RDATA [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[20]~output .bus_hold = "false";
defparam \o_RDATA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
fiftyfivenm_io_obuf \o_RDATA[21]~output (
	.i(\rd|data1|o_RDATA [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[21]~output .bus_hold = "false";
defparam \o_RDATA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
fiftyfivenm_io_obuf \o_RDATA[22]~output (
	.i(\rd|data1|o_RDATA [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[22]~output .bus_hold = "false";
defparam \o_RDATA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
fiftyfivenm_io_obuf \o_RDATA[23]~output (
	.i(\rd|data1|o_RDATA [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[23]~output .bus_hold = "false";
defparam \o_RDATA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \o_RDATA[24]~output (
	.i(\rd|data1|o_RDATA [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[24]~output .bus_hold = "false";
defparam \o_RDATA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \o_RDATA[25]~output (
	.i(\rd|data1|o_RDATA [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[25]~output .bus_hold = "false";
defparam \o_RDATA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \o_RDATA[26]~output (
	.i(\rd|data1|o_RDATA [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[26]~output .bus_hold = "false";
defparam \o_RDATA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \o_RDATA[27]~output (
	.i(\rd|data1|o_RDATA [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[27]~output .bus_hold = "false";
defparam \o_RDATA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
fiftyfivenm_io_obuf \o_RDATA[28]~output (
	.i(\rd|data1|o_RDATA [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[28]~output .bus_hold = "false";
defparam \o_RDATA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \o_RDATA[29]~output (
	.i(\rd|data1|o_RDATA [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[29]~output .bus_hold = "false";
defparam \o_RDATA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \o_RDATA[30]~output (
	.i(\rd|data1|o_RDATA [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[30]~output .bus_hold = "false";
defparam \o_RDATA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
fiftyfivenm_io_obuf \o_RDATA[31]~output (
	.i(\rd|data1|o_RDATA [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RDATA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RDATA[31]~output .bus_hold = "false";
defparam \o_RDATA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N16
fiftyfivenm_io_obuf \o_RRESP[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RRESP[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RRESP[0]~output .bus_hold = "false";
defparam \o_RRESP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
fiftyfivenm_io_obuf \o_RRESP[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RRESP[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RRESP[1]~output .bus_hold = "false";
defparam \o_RRESP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
fiftyfivenm_io_ibuf \ARESETn~input (
	.i(ARESETn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARESETn~input_o ));
// synopsys translate_off
defparam \ARESETn~input .bus_hold = "false";
defparam \ARESETn~input .listen_to_nsleep_signal = "false";
defparam \ARESETn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N22
fiftyfivenm_io_ibuf \i_WSTRB[0]~input (
	.i(i_WSTRB[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WSTRB[0]~input_o ));
// synopsys translate_off
defparam \i_WSTRB[0]~input .bus_hold = "false";
defparam \i_WSTRB[0]~input .listen_to_nsleep_signal = "false";
defparam \i_WSTRB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N15
fiftyfivenm_io_ibuf \WVALID~input (
	.i(WVALID),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\WVALID~input_o ));
// synopsys translate_off
defparam \WVALID~input .bus_hold = "false";
defparam \WVALID~input .listen_to_nsleep_signal = "false";
defparam \WVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N29
fiftyfivenm_io_ibuf \i_WDATA[0]~input (
	.i(i_WDATA[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[0]~input_o ));
// synopsys translate_off
defparam \i_WDATA[0]~input .bus_hold = "false";
defparam \i_WDATA[0]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \WREADY~input (
	.i(WREADY),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\WREADY~input_o ));
// synopsys translate_off
defparam \WREADY~input .bus_hold = "false";
defparam \WREADY~input .listen_to_nsleep_signal = "false";
defparam \WREADY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
fiftyfivenm_lcell_comb \wd|data2|o_WREADY (
// Equation(s):
// \wd|data2|o_WREADY~combout  = (!\ARESETn~input_o  & ((\WREADY~input_o ) # (\wd|data2|o_WREADY~combout )))

	.dataa(\ARESETn~input_o ),
	.datab(gnd),
	.datac(\WREADY~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WREADY~combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WREADY .lut_mask = 16'h5550;
defparam \wd|data2|o_WREADY .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~0 (
// Equation(s):
// \wd|data2|o_WDATA~0_combout  = (\i_WSTRB[0]~input_o  & (\WVALID~input_o  & (\i_WDATA[0]~input_o  & \wd|data2|o_WREADY~combout )))

	.dataa(\i_WSTRB[0]~input_o ),
	.datab(\WVALID~input_o ),
	.datac(\i_WDATA[0]~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~0 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \WREADY~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\WREADY~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WREADY~inputclkctrl_outclk ));
// synopsys translate_off
defparam \WREADY~inputclkctrl .clock_type = "global clock";
defparam \WREADY~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[0] (
// Equation(s):
// \wd|data2|o_WDATA [0] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [0]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~0_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~0_combout ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [0]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [0]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[0] .lut_mask = 16'h5404;
defparam \wd|data2|o_WDATA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
fiftyfivenm_io_ibuf \i_WDATA[1]~input (
	.i(i_WDATA[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[1]~input_o ));
// synopsys translate_off
defparam \i_WDATA[1]~input .bus_hold = "false";
defparam \i_WDATA[1]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~1 (
// Equation(s):
// \wd|data2|o_WDATA~1_combout  = (\wd|data2|o_WREADY~combout  & (\WVALID~input_o  & (\i_WDATA[1]~input_o  & \i_WSTRB[0]~input_o )))

	.dataa(\wd|data2|o_WREADY~combout ),
	.datab(\WVALID~input_o ),
	.datac(\i_WDATA[1]~input_o ),
	.datad(\i_WSTRB[0]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~1 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[1] (
// Equation(s):
// \wd|data2|o_WDATA [1] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [1]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~1_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~1_combout ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [1]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [1]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[1] .lut_mask = 16'h5404;
defparam \wd|data2|o_WDATA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \i_WDATA[2]~input (
	.i(i_WDATA[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[2]~input_o ));
// synopsys translate_off
defparam \i_WDATA[2]~input .bus_hold = "false";
defparam \i_WDATA[2]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~2 (
// Equation(s):
// \wd|data2|o_WDATA~2_combout  = (\i_WSTRB[0]~input_o  & (\i_WDATA[2]~input_o  & (\wd|data2|o_WREADY~combout  & \WVALID~input_o )))

	.dataa(\i_WSTRB[0]~input_o ),
	.datab(\i_WDATA[2]~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\WVALID~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~2 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[2] (
// Equation(s):
// \wd|data2|o_WDATA [2] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [2]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~2_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~2_combout ),
	.datac(\wd|data2|o_WDATA [2]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [2]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[2] .lut_mask = 16'h5044;
defparam \wd|data2|o_WDATA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \i_WDATA[3]~input (
	.i(i_WDATA[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[3]~input_o ));
// synopsys translate_off
defparam \i_WDATA[3]~input .bus_hold = "false";
defparam \i_WDATA[3]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~3 (
// Equation(s):
// \wd|data2|o_WDATA~3_combout  = (\wd|data2|o_WREADY~combout  & (\WVALID~input_o  & (\i_WDATA[3]~input_o  & \i_WSTRB[0]~input_o )))

	.dataa(\wd|data2|o_WREADY~combout ),
	.datab(\WVALID~input_o ),
	.datac(\i_WDATA[3]~input_o ),
	.datad(\i_WSTRB[0]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~3_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~3 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[3] (
// Equation(s):
// \wd|data2|o_WDATA [3] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [3]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~3_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~3_combout ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [3]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [3]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[3] .lut_mask = 16'h5404;
defparam \wd|data2|o_WDATA[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
fiftyfivenm_io_ibuf \i_WSTRB[3]~input (
	.i(i_WSTRB[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WSTRB[3]~input_o ));
// synopsys translate_off
defparam \i_WSTRB[3]~input .bus_hold = "false";
defparam \i_WSTRB[3]~input .listen_to_nsleep_signal = "false";
defparam \i_WSTRB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \i_WSTRB[1]~input (
	.i(i_WSTRB[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WSTRB[1]~input_o ));
// synopsys translate_off
defparam \i_WSTRB[1]~input .bus_hold = "false";
defparam \i_WSTRB[1]~input .listen_to_nsleep_signal = "false";
defparam \i_WSTRB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N1
fiftyfivenm_io_ibuf \i_WSTRB[2]~input (
	.i(i_WSTRB[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WSTRB[2]~input_o ));
// synopsys translate_off
defparam \i_WSTRB[2]~input .bus_hold = "false";
defparam \i_WSTRB[2]~input .listen_to_nsleep_signal = "false";
defparam \i_WSTRB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
fiftyfivenm_lcell_comb \wd|data1|WideOr2~0 (
// Equation(s):
// \wd|data1|WideOr2~0_combout  = (\i_WSTRB[0]~input_o  & ((\i_WSTRB[3]~input_o ) # ((\i_WSTRB[1]~input_o ) # (!\i_WSTRB[2]~input_o ))))

	.dataa(\i_WSTRB[3]~input_o ),
	.datab(\i_WSTRB[0]~input_o ),
	.datac(\i_WSTRB[1]~input_o ),
	.datad(\i_WSTRB[2]~input_o ),
	.cin(gnd),
	.combout(\wd|data1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data1|WideOr2~0 .lut_mask = 16'hC8CC;
defparam \wd|data1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \i_WDATA[4]~input (
	.i(i_WDATA[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[4]~input_o ));
// synopsys translate_off
defparam \i_WDATA[4]~input .bus_hold = "false";
defparam \i_WDATA[4]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N28
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~4 (
// Equation(s):
// \wd|data2|o_WDATA~4_combout  = (\WVALID~input_o  & (\wd|data1|WideOr2~0_combout  & (\wd|data2|o_WREADY~combout  & \i_WDATA[4]~input_o )))

	.dataa(\WVALID~input_o ),
	.datab(\wd|data1|WideOr2~0_combout ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\i_WDATA[4]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~4_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~4 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N20
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[4] (
// Equation(s):
// \wd|data2|o_WDATA [4] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [4]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~4_combout ))))

	.dataa(\wd|data2|o_WDATA~4_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [4]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [4]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[4] .lut_mask = 16'h3202;
defparam \wd|data2|o_WDATA[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \i_WDATA[5]~input (
	.i(i_WDATA[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[5]~input_o ));
// synopsys translate_off
defparam \i_WDATA[5]~input .bus_hold = "false";
defparam \i_WDATA[5]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N22
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~5 (
// Equation(s):
// \wd|data2|o_WDATA~5_combout  = (\WVALID~input_o  & (\wd|data1|WideOr2~0_combout  & (\wd|data2|o_WREADY~combout  & \i_WDATA[5]~input_o )))

	.dataa(\WVALID~input_o ),
	.datab(\wd|data1|WideOr2~0_combout ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\i_WDATA[5]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~5_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~5 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N18
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[5] (
// Equation(s):
// \wd|data2|o_WDATA [5] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [5]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~5_combout ))))

	.dataa(\wd|data2|o_WDATA~5_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [5]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [5]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[5] .lut_mask = 16'h3202;
defparam \wd|data2|o_WDATA[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \i_WDATA[6]~input (
	.i(i_WDATA[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[6]~input_o ));
// synopsys translate_off
defparam \i_WDATA[6]~input .bus_hold = "false";
defparam \i_WDATA[6]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N8
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~6 (
// Equation(s):
// \wd|data2|o_WDATA~6_combout  = (\wd|data2|o_WREADY~combout  & (\i_WDATA[6]~input_o  & (\WVALID~input_o  & \wd|data1|WideOr2~0_combout )))

	.dataa(\wd|data2|o_WREADY~combout ),
	.datab(\i_WDATA[6]~input_o ),
	.datac(\WVALID~input_o ),
	.datad(\wd|data1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~6_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~6 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N12
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[6] (
// Equation(s):
// \wd|data2|o_WDATA [6] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA [6])) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA~6_combout )))))

	.dataa(\wd|data2|o_WDATA [6]),
	.datab(\wd|data2|o_WDATA~6_combout ),
	.datac(\ARESETn~input_o ),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [6]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[6] .lut_mask = 16'h0A0C;
defparam \wd|data2|o_WDATA[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \i_WDATA[7]~input (
	.i(i_WDATA[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[7]~input_o ));
// synopsys translate_off
defparam \i_WDATA[7]~input .bus_hold = "false";
defparam \i_WDATA[7]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~7 (
// Equation(s):
// \wd|data2|o_WDATA~7_combout  = (\WVALID~input_o  & (\wd|data1|WideOr2~0_combout  & (\wd|data2|o_WREADY~combout  & \i_WDATA[7]~input_o )))

	.dataa(\WVALID~input_o ),
	.datab(\wd|data1|WideOr2~0_combout ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\i_WDATA[7]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~7_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~7 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[7] (
// Equation(s):
// \wd|data2|o_WDATA [7] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [7]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~7_combout ))))

	.dataa(\wd|data2|o_WDATA~7_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WDATA [7]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [7]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[7] .lut_mask = 16'h3022;
defparam \wd|data2|o_WDATA[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N15
fiftyfivenm_io_ibuf \i_WDATA[8]~input (
	.i(i_WDATA[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[8]~input_o ));
// synopsys translate_off
defparam \i_WDATA[8]~input .bus_hold = "false";
defparam \i_WDATA[8]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~8 (
// Equation(s):
// \wd|data2|o_WDATA~8_combout  = (\wd|data2|o_WREADY~combout  & (\i_WDATA[8]~input_o  & (\i_WSTRB[1]~input_o  & \WVALID~input_o )))

	.dataa(\wd|data2|o_WREADY~combout ),
	.datab(\i_WDATA[8]~input_o ),
	.datac(\i_WSTRB[1]~input_o ),
	.datad(\WVALID~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~8_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~8 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[8] (
// Equation(s):
// \wd|data2|o_WDATA [8] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [8]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~8_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~8_combout ),
	.datac(\wd|data2|o_WDATA [8]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [8]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[8] .lut_mask = 16'h5044;
defparam \wd|data2|o_WDATA[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
fiftyfivenm_io_ibuf \i_WDATA[9]~input (
	.i(i_WDATA[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[9]~input_o ));
// synopsys translate_off
defparam \i_WDATA[9]~input .bus_hold = "false";
defparam \i_WDATA[9]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~9 (
// Equation(s):
// \wd|data2|o_WDATA~9_combout  = (\WVALID~input_o  & (\i_WSTRB[1]~input_o  & (\wd|data2|o_WREADY~combout  & \i_WDATA[9]~input_o )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WSTRB[1]~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\i_WDATA[9]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~9_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~9 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[9] (
// Equation(s):
// \wd|data2|o_WDATA [9] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [9]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~9_combout ))))

	.dataa(\wd|data2|o_WDATA~9_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [9]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [9]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[9] .lut_mask = 16'h3202;
defparam \wd|data2|o_WDATA[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
fiftyfivenm_io_ibuf \i_WDATA[10]~input (
	.i(i_WDATA[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[10]~input_o ));
// synopsys translate_off
defparam \i_WDATA[10]~input .bus_hold = "false";
defparam \i_WDATA[10]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~10 (
// Equation(s):
// \wd|data2|o_WDATA~10_combout  = (\wd|data2|o_WREADY~combout  & (\i_WDATA[10]~input_o  & (\i_WSTRB[1]~input_o  & \WVALID~input_o )))

	.dataa(\wd|data2|o_WREADY~combout ),
	.datab(\i_WDATA[10]~input_o ),
	.datac(\i_WSTRB[1]~input_o ),
	.datad(\WVALID~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~10_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~10 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[10] (
// Equation(s):
// \wd|data2|o_WDATA [10] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [10]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~10_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~10_combout ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [10]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [10]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[10] .lut_mask = 16'h5404;
defparam \wd|data2|o_WDATA[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \i_WDATA[11]~input (
	.i(i_WDATA[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[11]~input_o ));
// synopsys translate_off
defparam \i_WDATA[11]~input .bus_hold = "false";
defparam \i_WDATA[11]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~11 (
// Equation(s):
// \wd|data2|o_WDATA~11_combout  = (\wd|data2|o_WREADY~combout  & (\WVALID~input_o  & (\i_WSTRB[1]~input_o  & \i_WDATA[11]~input_o )))

	.dataa(\wd|data2|o_WREADY~combout ),
	.datab(\WVALID~input_o ),
	.datac(\i_WSTRB[1]~input_o ),
	.datad(\i_WDATA[11]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~11_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~11 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[11] (
// Equation(s):
// \wd|data2|o_WDATA [11] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [11]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~11_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~11_combout ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [11]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [11]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[11] .lut_mask = 16'h5404;
defparam \wd|data2|o_WDATA[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
fiftyfivenm_io_ibuf \i_WDATA[12]~input (
	.i(i_WDATA[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[12]~input_o ));
// synopsys translate_off
defparam \i_WDATA[12]~input .bus_hold = "false";
defparam \i_WDATA[12]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
fiftyfivenm_lcell_comb \wd|data1|WideOr1~0 (
// Equation(s):
// \wd|data1|WideOr1~0_combout  = (\i_WSTRB[1]~input_o ) # ((!\i_WSTRB[3]~input_o  & (\i_WSTRB[0]~input_o  & \i_WSTRB[2]~input_o )))

	.dataa(\i_WSTRB[3]~input_o ),
	.datab(\i_WSTRB[0]~input_o ),
	.datac(\i_WSTRB[1]~input_o ),
	.datad(\i_WSTRB[2]~input_o ),
	.cin(gnd),
	.combout(\wd|data1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data1|WideOr1~0 .lut_mask = 16'hF4F0;
defparam \wd|data1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N30
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~12 (
// Equation(s):
// \wd|data2|o_WDATA~12_combout  = (\WVALID~input_o  & (\i_WDATA[12]~input_o  & (\wd|data2|o_WREADY~combout  & \wd|data1|WideOr1~0_combout )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WDATA[12]~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\wd|data1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~12_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~12 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N10
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[12] (
// Equation(s):
// \wd|data2|o_WDATA [12] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [12]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~12_combout ))))

	.dataa(\wd|data2|o_WDATA~12_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [12]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [12]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[12] .lut_mask = 16'h3202;
defparam \wd|data2|o_WDATA[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \i_WDATA[13]~input (
	.i(i_WDATA[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[13]~input_o ));
// synopsys translate_off
defparam \i_WDATA[13]~input .bus_hold = "false";
defparam \i_WDATA[13]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N24
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~13 (
// Equation(s):
// \wd|data2|o_WDATA~13_combout  = (\WVALID~input_o  & (\wd|data1|WideOr1~0_combout  & (\wd|data2|o_WREADY~combout  & \i_WDATA[13]~input_o )))

	.dataa(\WVALID~input_o ),
	.datab(\wd|data1|WideOr1~0_combout ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\i_WDATA[13]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~13_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~13 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[13] (
// Equation(s):
// \wd|data2|o_WDATA [13] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [13]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~13_combout ))))

	.dataa(\wd|data2|o_WDATA~13_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [13]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [13]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[13] .lut_mask = 16'h3202;
defparam \wd|data2|o_WDATA[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
fiftyfivenm_io_ibuf \i_WDATA[14]~input (
	.i(i_WDATA[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[14]~input_o ));
// synopsys translate_off
defparam \i_WDATA[14]~input .bus_hold = "false";
defparam \i_WDATA[14]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~14 (
// Equation(s):
// \wd|data2|o_WDATA~14_combout  = (\WVALID~input_o  & (\wd|data2|o_WREADY~combout  & (\i_WDATA[14]~input_o  & \wd|data1|WideOr1~0_combout )))

	.dataa(\WVALID~input_o ),
	.datab(\wd|data2|o_WREADY~combout ),
	.datac(\i_WDATA[14]~input_o ),
	.datad(\wd|data1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~14_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~14 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[14] (
// Equation(s):
// \wd|data2|o_WDATA [14] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [14]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~14_combout ))))

	.dataa(\wd|data2|o_WDATA~14_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WDATA [14]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [14]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[14] .lut_mask = 16'h3022;
defparam \wd|data2|o_WDATA[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \i_WDATA[15]~input (
	.i(i_WDATA[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[15]~input_o ));
// synopsys translate_off
defparam \i_WDATA[15]~input .bus_hold = "false";
defparam \i_WDATA[15]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N26
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~15 (
// Equation(s):
// \wd|data2|o_WDATA~15_combout  = (\WVALID~input_o  & (\wd|data1|WideOr1~0_combout  & (\wd|data2|o_WREADY~combout  & \i_WDATA[15]~input_o )))

	.dataa(\WVALID~input_o ),
	.datab(\wd|data1|WideOr1~0_combout ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\i_WDATA[15]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~15_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~15 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[15] (
// Equation(s):
// \wd|data2|o_WDATA [15] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [15]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~15_combout ))))

	.dataa(\wd|data2|o_WDATA~15_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WDATA [15]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [15]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[15] .lut_mask = 16'h3022;
defparam \wd|data2|o_WDATA[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \i_WDATA[16]~input (
	.i(i_WDATA[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[16]~input_o ));
// synopsys translate_off
defparam \i_WDATA[16]~input .bus_hold = "false";
defparam \i_WDATA[16]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N28
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~16 (
// Equation(s):
// \wd|data2|o_WDATA~16_combout  = (\WVALID~input_o  & (\i_WDATA[16]~input_o  & (\i_WSTRB[2]~input_o  & \wd|data2|o_WREADY~combout )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WDATA[16]~input_o ),
	.datac(\i_WSTRB[2]~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~16_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~16 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N0
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[16] (
// Equation(s):
// \wd|data2|o_WDATA [16] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [16]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~16_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~16_combout ),
	.datac(\WREADY~inputclkctrl_outclk ),
	.datad(\wd|data2|o_WDATA [16]),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [16]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[16] .lut_mask = 16'h5404;
defparam \wd|data2|o_WDATA[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \i_WDATA[17]~input (
	.i(i_WDATA[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[17]~input_o ));
// synopsys translate_off
defparam \i_WDATA[17]~input .bus_hold = "false";
defparam \i_WDATA[17]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N30
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~17 (
// Equation(s):
// \wd|data2|o_WDATA~17_combout  = (\WVALID~input_o  & (\i_WDATA[17]~input_o  & (\i_WSTRB[2]~input_o  & \wd|data2|o_WREADY~combout )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WDATA[17]~input_o ),
	.datac(\i_WSTRB[2]~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~17_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~17 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N22
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[17] (
// Equation(s):
// \wd|data2|o_WDATA [17] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [17]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~17_combout ))))

	.dataa(\wd|data2|o_WDATA~17_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WDATA [17]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [17]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[17] .lut_mask = 16'h3022;
defparam \wd|data2|o_WDATA[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N8
fiftyfivenm_io_ibuf \i_WDATA[18]~input (
	.i(i_WDATA[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[18]~input_o ));
// synopsys translate_off
defparam \i_WDATA[18]~input .bus_hold = "false";
defparam \i_WDATA[18]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N24
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~18 (
// Equation(s):
// \wd|data2|o_WDATA~18_combout  = (\WVALID~input_o  & (\i_WDATA[18]~input_o  & (\i_WSTRB[2]~input_o  & \wd|data2|o_WREADY~combout )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WDATA[18]~input_o ),
	.datac(\i_WSTRB[2]~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~18_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~18 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N12
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[18] (
// Equation(s):
// \wd|data2|o_WDATA [18] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA [18])) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA~18_combout )))))

	.dataa(\wd|data2|o_WDATA [18]),
	.datab(\wd|data2|o_WDATA~18_combout ),
	.datac(\ARESETn~input_o ),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [18]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[18] .lut_mask = 16'h0A0C;
defparam \wd|data2|o_WDATA[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N1
fiftyfivenm_io_ibuf \i_WDATA[19]~input (
	.i(i_WDATA[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[19]~input_o ));
// synopsys translate_off
defparam \i_WDATA[19]~input .bus_hold = "false";
defparam \i_WDATA[19]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N10
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~19 (
// Equation(s):
// \wd|data2|o_WDATA~19_combout  = (\WVALID~input_o  & (\i_WDATA[19]~input_o  & (\i_WSTRB[2]~input_o  & \wd|data2|o_WREADY~combout )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WDATA[19]~input_o ),
	.datac(\i_WSTRB[2]~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~19_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~19 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N18
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[19] (
// Equation(s):
// \wd|data2|o_WDATA [19] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [19]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~19_combout ))))

	.dataa(\wd|data2|o_WDATA~19_combout ),
	.datab(\wd|data2|o_WDATA [19]),
	.datac(\ARESETn~input_o ),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [19]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[19] .lut_mask = 16'h0C0A;
defparam \wd|data2|o_WDATA[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N29
fiftyfivenm_io_ibuf \i_WDATA[20]~input (
	.i(i_WDATA[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[20]~input_o ));
// synopsys translate_off
defparam \i_WDATA[20]~input .bus_hold = "false";
defparam \i_WDATA[20]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N20
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~20 (
// Equation(s):
// \wd|data2|o_WDATA~20_combout  = (\WVALID~input_o  & (\i_WDATA[20]~input_o  & (\i_WSTRB[2]~input_o  & \wd|data2|o_WREADY~combout )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WDATA[20]~input_o ),
	.datac(\i_WSTRB[2]~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~20_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~20 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N4
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[20] (
// Equation(s):
// \wd|data2|o_WDATA [20] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [20]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~20_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~20_combout ),
	.datac(\wd|data2|o_WDATA [20]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [20]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[20] .lut_mask = 16'h5044;
defparam \wd|data2|o_WDATA[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N22
fiftyfivenm_io_ibuf \i_WDATA[21]~input (
	.i(i_WDATA[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[21]~input_o ));
// synopsys translate_off
defparam \i_WDATA[21]~input .bus_hold = "false";
defparam \i_WDATA[21]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N14
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~21 (
// Equation(s):
// \wd|data2|o_WDATA~21_combout  = (\WVALID~input_o  & (\i_WDATA[21]~input_o  & (\i_WSTRB[2]~input_o  & \wd|data2|o_WREADY~combout )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WDATA[21]~input_o ),
	.datac(\i_WSTRB[2]~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~21_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~21 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N2
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[21] (
// Equation(s):
// \wd|data2|o_WDATA [21] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [21]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~21_combout ))))

	.dataa(\wd|data2|o_WDATA~21_combout ),
	.datab(\wd|data2|o_WDATA [21]),
	.datac(\ARESETn~input_o ),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [21]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[21] .lut_mask = 16'h0C0A;
defparam \wd|data2|o_WDATA[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N15
fiftyfivenm_io_ibuf \i_WDATA[22]~input (
	.i(i_WDATA[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[22]~input_o ));
// synopsys translate_off
defparam \i_WDATA[22]~input .bus_hold = "false";
defparam \i_WDATA[22]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N16
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~22 (
// Equation(s):
// \wd|data2|o_WDATA~22_combout  = (\WVALID~input_o  & (\i_WDATA[22]~input_o  & (\i_WSTRB[2]~input_o  & \wd|data2|o_WREADY~combout )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WDATA[22]~input_o ),
	.datac(\i_WSTRB[2]~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~22_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~22 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N8
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[22] (
// Equation(s):
// \wd|data2|o_WDATA [22] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [22]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~22_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\wd|data2|o_WDATA~22_combout ),
	.datac(\wd|data2|o_WDATA [22]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [22]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[22] .lut_mask = 16'h5044;
defparam \wd|data2|o_WDATA[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \i_WDATA[23]~input (
	.i(i_WDATA[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[23]~input_o ));
// synopsys translate_off
defparam \i_WDATA[23]~input .bus_hold = "false";
defparam \i_WDATA[23]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N26
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~23 (
// Equation(s):
// \wd|data2|o_WDATA~23_combout  = (\WVALID~input_o  & (\i_WDATA[23]~input_o  & (\i_WSTRB[2]~input_o  & \wd|data2|o_WREADY~combout )))

	.dataa(\WVALID~input_o ),
	.datab(\i_WDATA[23]~input_o ),
	.datac(\i_WSTRB[2]~input_o ),
	.datad(\wd|data2|o_WREADY~combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~23_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~23 .lut_mask = 16'h8000;
defparam \wd|data2|o_WDATA~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N6
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[23] (
// Equation(s):
// \wd|data2|o_WDATA [23] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA [23])) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA~23_combout )))))

	.dataa(\wd|data2|o_WDATA [23]),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WDATA~23_combout ),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [23]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[23] .lut_mask = 16'h2230;
defparam \wd|data2|o_WDATA[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \i_WDATA[24]~input (
	.i(i_WDATA[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[24]~input_o ));
// synopsys translate_off
defparam \i_WDATA[24]~input .bus_hold = "false";
defparam \i_WDATA[24]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
fiftyfivenm_lcell_comb \wd|data1|WideOr0~0 (
// Equation(s):
// \wd|data1|WideOr0~0_combout  = (!\i_WSTRB[3]~input_o  & ((\i_WSTRB[0]~input_o ) # ((\i_WSTRB[1]~input_o ) # (\i_WSTRB[2]~input_o ))))

	.dataa(\i_WSTRB[3]~input_o ),
	.datab(\i_WSTRB[0]~input_o ),
	.datac(\i_WSTRB[1]~input_o ),
	.datad(\i_WSTRB[2]~input_o ),
	.cin(gnd),
	.combout(\wd|data1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data1|WideOr0~0 .lut_mask = 16'h5554;
defparam \wd|data1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~24 (
// Equation(s):
// \wd|data2|o_WDATA~24_combout  = (\i_WDATA[24]~input_o  & (\WVALID~input_o  & (\wd|data2|o_WREADY~combout  & !\wd|data1|WideOr0~0_combout )))

	.dataa(\i_WDATA[24]~input_o ),
	.datab(\WVALID~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\wd|data1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~24_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~24 .lut_mask = 16'h0080;
defparam \wd|data2|o_WDATA~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[24] (
// Equation(s):
// \wd|data2|o_WDATA [24] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [24]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~24_combout ))))

	.dataa(\wd|data2|o_WDATA~24_combout ),
	.datab(\wd|data2|o_WDATA [24]),
	.datac(\ARESETn~input_o ),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [24]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[24] .lut_mask = 16'h0C0A;
defparam \wd|data2|o_WDATA[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \i_WDATA[25]~input (
	.i(i_WDATA[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[25]~input_o ));
// synopsys translate_off
defparam \i_WDATA[25]~input .bus_hold = "false";
defparam \i_WDATA[25]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~25 (
// Equation(s):
// \wd|data2|o_WDATA~25_combout  = (\i_WDATA[25]~input_o  & (\WVALID~input_o  & (\wd|data2|o_WREADY~combout  & !\wd|data1|WideOr0~0_combout )))

	.dataa(\i_WDATA[25]~input_o ),
	.datab(\WVALID~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\wd|data1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~25_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~25 .lut_mask = 16'h0080;
defparam \wd|data2|o_WDATA~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[25] (
// Equation(s):
// \wd|data2|o_WDATA [25] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [25]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~25_combout ))))

	.dataa(\wd|data2|o_WDATA~25_combout ),
	.datab(\wd|data2|o_WDATA [25]),
	.datac(\ARESETn~input_o ),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [25]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[25] .lut_mask = 16'h0C0A;
defparam \wd|data2|o_WDATA[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N22
fiftyfivenm_io_ibuf \i_WDATA[26]~input (
	.i(i_WDATA[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[26]~input_o ));
// synopsys translate_off
defparam \i_WDATA[26]~input .bus_hold = "false";
defparam \i_WDATA[26]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~26 (
// Equation(s):
// \wd|data2|o_WDATA~26_combout  = (!\wd|data1|WideOr0~0_combout  & (\i_WDATA[26]~input_o  & (\wd|data2|o_WREADY~combout  & \WVALID~input_o )))

	.dataa(\wd|data1|WideOr0~0_combout ),
	.datab(\i_WDATA[26]~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\WVALID~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~26_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~26 .lut_mask = 16'h4000;
defparam \wd|data2|o_WDATA~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[26] (
// Equation(s):
// \wd|data2|o_WDATA [26] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [26]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~26_combout ))))

	.dataa(\wd|data2|o_WDATA~26_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WDATA [26]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [26]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[26] .lut_mask = 16'h3022;
defparam \wd|data2|o_WDATA[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \i_WDATA[27]~input (
	.i(i_WDATA[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[27]~input_o ));
// synopsys translate_off
defparam \i_WDATA[27]~input .bus_hold = "false";
defparam \i_WDATA[27]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~27 (
// Equation(s):
// \wd|data2|o_WDATA~27_combout  = (!\wd|data1|WideOr0~0_combout  & (\WVALID~input_o  & (\wd|data2|o_WREADY~combout  & \i_WDATA[27]~input_o )))

	.dataa(\wd|data1|WideOr0~0_combout ),
	.datab(\WVALID~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\i_WDATA[27]~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~27_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~27 .lut_mask = 16'h4000;
defparam \wd|data2|o_WDATA~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[27] (
// Equation(s):
// \wd|data2|o_WDATA [27] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [27]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~27_combout ))))

	.dataa(\wd|data2|o_WDATA~27_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WDATA [27]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [27]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[27] .lut_mask = 16'h3022;
defparam \wd|data2|o_WDATA[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \i_WDATA[28]~input (
	.i(i_WDATA[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[28]~input_o ));
// synopsys translate_off
defparam \i_WDATA[28]~input .bus_hold = "false";
defparam \i_WDATA[28]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~28 (
// Equation(s):
// \wd|data2|o_WDATA~28_combout  = (\i_WDATA[28]~input_o  & (\WVALID~input_o  & (\wd|data2|o_WREADY~combout  & !\wd|data1|WideOr0~0_combout )))

	.dataa(\i_WDATA[28]~input_o ),
	.datab(\WVALID~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\wd|data1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~28_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~28 .lut_mask = 16'h0080;
defparam \wd|data2|o_WDATA~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[28] (
// Equation(s):
// \wd|data2|o_WDATA [28] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA [28])) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA~28_combout )))))

	.dataa(\wd|data2|o_WDATA [28]),
	.datab(\wd|data2|o_WDATA~28_combout ),
	.datac(\ARESETn~input_o ),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [28]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[28] .lut_mask = 16'h0A0C;
defparam \wd|data2|o_WDATA[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \i_WDATA[29]~input (
	.i(i_WDATA[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[29]~input_o ));
// synopsys translate_off
defparam \i_WDATA[29]~input .bus_hold = "false";
defparam \i_WDATA[29]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~29 (
// Equation(s):
// \wd|data2|o_WDATA~29_combout  = (\i_WDATA[29]~input_o  & (\WVALID~input_o  & (\wd|data2|o_WREADY~combout  & !\wd|data1|WideOr0~0_combout )))

	.dataa(\i_WDATA[29]~input_o ),
	.datab(\WVALID~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\wd|data1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~29_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~29 .lut_mask = 16'h0080;
defparam \wd|data2|o_WDATA~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[29] (
// Equation(s):
// \wd|data2|o_WDATA [29] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [29]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~29_combout ))))

	.dataa(\wd|data2|o_WDATA~29_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WDATA [29]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [29]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[29] .lut_mask = 16'h3022;
defparam \wd|data2|o_WDATA[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
fiftyfivenm_io_ibuf \i_WDATA[30]~input (
	.i(i_WDATA[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[30]~input_o ));
// synopsys translate_off
defparam \i_WDATA[30]~input .bus_hold = "false";
defparam \i_WDATA[30]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~30 (
// Equation(s):
// \wd|data2|o_WDATA~30_combout  = (\i_WDATA[30]~input_o  & (\WVALID~input_o  & (\wd|data2|o_WREADY~combout  & !\wd|data1|WideOr0~0_combout )))

	.dataa(\i_WDATA[30]~input_o ),
	.datab(\WVALID~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\wd|data1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~30_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~30 .lut_mask = 16'h0080;
defparam \wd|data2|o_WDATA~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[30] (
// Equation(s):
// \wd|data2|o_WDATA [30] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [30]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~30_combout ))))

	.dataa(\wd|data2|o_WDATA~30_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WDATA [30]),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [30]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[30] .lut_mask = 16'h3022;
defparam \wd|data2|o_WDATA[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N8
fiftyfivenm_io_ibuf \i_WDATA[31]~input (
	.i(i_WDATA[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_WDATA[31]~input_o ));
// synopsys translate_off
defparam \i_WDATA[31]~input .bus_hold = "false";
defparam \i_WDATA[31]~input .listen_to_nsleep_signal = "false";
defparam \i_WDATA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
fiftyfivenm_lcell_comb \wd|data2|o_WDATA~31 (
// Equation(s):
// \wd|data2|o_WDATA~31_combout  = (\i_WDATA[31]~input_o  & (\WVALID~input_o  & (\wd|data2|o_WREADY~combout  & !\wd|data1|WideOr0~0_combout )))

	.dataa(\i_WDATA[31]~input_o ),
	.datab(\WVALID~input_o ),
	.datac(\wd|data2|o_WREADY~combout ),
	.datad(\wd|data1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA~31_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA~31 .lut_mask = 16'h0080;
defparam \wd|data2|o_WDATA~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
fiftyfivenm_lcell_comb \wd|data2|o_WDATA[31] (
// Equation(s):
// \wd|data2|o_WDATA [31] = (!\ARESETn~input_o  & ((GLOBAL(\WREADY~inputclkctrl_outclk ) & ((\wd|data2|o_WDATA [31]))) # (!GLOBAL(\WREADY~inputclkctrl_outclk ) & (\wd|data2|o_WDATA~31_combout ))))

	.dataa(\wd|data2|o_WDATA~31_combout ),
	.datab(\wd|data2|o_WDATA [31]),
	.datac(\ARESETn~input_o ),
	.datad(\WREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WDATA [31]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WDATA[31] .lut_mask = 16'h0C0A;
defparam \wd|data2|o_WDATA[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
fiftyfivenm_lcell_comb \wd|data2|o_WSTRB[3]~0 (
// Equation(s):
// \wd|data2|o_WSTRB[3]~0_combout  = (\WREADY~input_o ) # ((\wd|data2|o_WREADY~combout  & \WVALID~input_o ))

	.dataa(\wd|data2|o_WREADY~combout ),
	.datab(gnd),
	.datac(\WREADY~input_o ),
	.datad(\WVALID~input_o ),
	.cin(gnd),
	.combout(\wd|data2|o_WSTRB[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WSTRB[3]~0 .lut_mask = 16'hFAF0;
defparam \wd|data2|o_WSTRB[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \wd|data2|o_WSTRB[3]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\wd|data2|o_WSTRB[3]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ));
// synopsys translate_off
defparam \wd|data2|o_WSTRB[3]~0clkctrl .clock_type = "global clock";
defparam \wd|data2|o_WSTRB[3]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
fiftyfivenm_lcell_comb \wd|data2|o_WSTRB[0] (
// Equation(s):
// \wd|data2|o_WSTRB [0] = (!\ARESETn~input_o  & ((GLOBAL(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ) & ((\wd|data2|o_WSTRB [0]))) # (!GLOBAL(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ) & (\i_WSTRB[0]~input_o ))))

	.dataa(\ARESETn~input_o ),
	.datab(\i_WSTRB[0]~input_o ),
	.datac(\wd|data2|o_WSTRB [0]),
	.datad(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WSTRB [0]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WSTRB[0] .lut_mask = 16'h5044;
defparam \wd|data2|o_WSTRB[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
fiftyfivenm_lcell_comb \wd|data2|o_WSTRB[1] (
// Equation(s):
// \wd|data2|o_WSTRB [1] = (!\ARESETn~input_o  & ((GLOBAL(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ) & ((\wd|data2|o_WSTRB [1]))) # (!GLOBAL(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ) & (\i_WSTRB[1]~input_o ))))

	.dataa(\i_WSTRB[1]~input_o ),
	.datab(\wd|data2|o_WSTRB [1]),
	.datac(\ARESETn~input_o ),
	.datad(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WSTRB [1]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WSTRB[1] .lut_mask = 16'h0C0A;
defparam \wd|data2|o_WSTRB[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N8
fiftyfivenm_lcell_comb \wd|data2|o_WSTRB[2] (
// Equation(s):
// \wd|data2|o_WSTRB [2] = (!\ARESETn~input_o  & ((GLOBAL(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ) & ((\wd|data2|o_WSTRB [2]))) # (!GLOBAL(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ) & (\i_WSTRB[2]~input_o ))))

	.dataa(\i_WSTRB[2]~input_o ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WSTRB [2]),
	.datad(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WSTRB [2]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WSTRB[2] .lut_mask = 16'h3022;
defparam \wd|data2|o_WSTRB[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
fiftyfivenm_lcell_comb \wd|data2|o_WSTRB[3] (
// Equation(s):
// \wd|data2|o_WSTRB [3] = (!\ARESETn~input_o  & ((GLOBAL(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ) & ((\wd|data2|o_WSTRB [3]))) # (!GLOBAL(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ) & (\i_WSTRB[3]~input_o ))))

	.dataa(\i_WSTRB[3]~input_o ),
	.datab(\ARESETn~input_o ),
	.datac(\wd|data2|o_WSTRB [3]),
	.datad(\wd|data2|o_WSTRB[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\wd|data2|o_WSTRB [3]),
	.cout());
// synopsys translate_off
defparam \wd|data2|o_WSTRB[3] .lut_mask = 16'h3022;
defparam \wd|data2|o_WSTRB[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \ACLK~input (
	.i(ACLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ACLK~input_o ));
// synopsys translate_off
defparam \ACLK~input .bus_hold = "false";
defparam \ACLK~input .listen_to_nsleep_signal = "false";
defparam \ACLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \ACLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ACLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ACLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ACLK~inputclkctrl .clock_type = "global clock";
defparam \ACLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \AWREADY~input (
	.i(AWREADY),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AWREADY~input_o ));
// synopsys translate_off
defparam \AWREADY~input .bus_hold = "false";
defparam \AWREADY~input .listen_to_nsleep_signal = "false";
defparam \AWREADY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
fiftyfivenm_lcell_comb \wa|addr_s|o_AWREADY (
// Equation(s):
// \wa|addr_s|o_AWREADY~combout  = (!\ARESETn~input_o  & ((\AWREADY~input_o ) # (\wa|addr_s|o_AWREADY~combout )))

	.dataa(gnd),
	.datab(\AWREADY~input_o ),
	.datac(\ARESETn~input_o ),
	.datad(\wa|addr_s|o_AWREADY~combout ),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWREADY~combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWREADY .lut_mask = 16'h0F0C;
defparam \wa|addr_s|o_AWREADY .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N1
fiftyfivenm_io_ibuf \AWVALID~input (
	.i(AWVALID),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AWVALID~input_o ));
// synopsys translate_off
defparam \AWVALID~input .bus_hold = "false";
defparam \AWVALID~input .listen_to_nsleep_signal = "false";
defparam \AWVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
fiftyfivenm_lcell_comb \wa|addr_m|o_AWVALID (
// Equation(s):
// \wa|addr_m|o_AWVALID~combout  = (!\ARESETn~input_o  & ((\AWVALID~input_o ) # (\wa|addr_m|o_AWVALID~combout )))

	.dataa(\AWVALID~input_o ),
	.datab(gnd),
	.datac(\ARESETn~input_o ),
	.datad(\wa|addr_m|o_AWVALID~combout ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWVALID~combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWVALID .lut_mask = 16'h0F0A;
defparam \wa|addr_m|o_AWVALID .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y43_N22
fiftyfivenm_io_ibuf \i_AWADDR[0]~input (
	.i(i_AWADDR[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[0]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[0]~input .bus_hold = "false";
defparam \i_AWADDR[0]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~0 (
// Equation(s):
// \wa|addr_m|o_AWADDR~0_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[0]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[0]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~0 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \ARESETn~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ARESETn~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ARESETn~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ARESETn~inputclkctrl .clock_type = "global clock";
defparam \ARESETn~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X77_Y42_N5
dffeas \wa|addr_m|o_AWADDR[0] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~0_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[0] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N0
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~0 (
// Equation(s):
// \wa|addr_s|o_AWADDR~0_combout  = (\wa|addr_s|o_AWREADY~combout  & (\wa|addr_m|o_AWADDR [0] & \wa|addr_m|o_AWVALID~combout ))

	.dataa(\wa|addr_s|o_AWREADY~combout ),
	.datab(gnd),
	.datac(\wa|addr_m|o_AWADDR [0]),
	.datad(\wa|addr_m|o_AWVALID~combout ),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~0 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N1
dffeas \wa|addr_s|o_AWADDR[0] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~0_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[0] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y42_N8
fiftyfivenm_io_ibuf \i_AWADDR[1]~input (
	.i(i_AWADDR[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[1]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[1]~input .bus_hold = "false";
defparam \i_AWADDR[1]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N6
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~1 (
// Equation(s):
// \wa|addr_m|o_AWADDR~1_combout  = (\i_AWADDR[1]~input_o  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWVALID~combout ))

	.dataa(gnd),
	.datab(\i_AWADDR[1]~input_o ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWVALID~combout ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~1 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N7
dffeas \wa|addr_m|o_AWADDR[1] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~1_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[1] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~1 (
// Equation(s):
// \wa|addr_s|o_AWADDR~1_combout  = (\wa|addr_s|o_AWREADY~combout  & (\wa|addr_m|o_AWVALID~combout  & \wa|addr_m|o_AWADDR [1]))

	.dataa(\wa|addr_s|o_AWREADY~combout ),
	.datab(gnd),
	.datac(\wa|addr_m|o_AWVALID~combout ),
	.datad(\wa|addr_m|o_AWADDR [1]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~1 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N23
dffeas \wa|addr_s|o_AWADDR[1] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~1_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[1] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y41_N8
fiftyfivenm_io_ibuf \i_AWADDR[2]~input (
	.i(i_AWADDR[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[2]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[2]~input .bus_hold = "false";
defparam \i_AWADDR[2]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~2 (
// Equation(s):
// \wa|addr_m|o_AWADDR~2_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[2]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[2]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~2 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N25
dffeas \wa|addr_m|o_AWADDR[2] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~2_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[2] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N20
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~2 (
// Equation(s):
// \wa|addr_s|o_AWADDR~2_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [2]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [2]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~2 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N21
dffeas \wa|addr_s|o_AWADDR[2] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~2_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[2] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y41_N1
fiftyfivenm_io_ibuf \i_AWADDR[3]~input (
	.i(i_AWADDR[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[3]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[3]~input .bus_hold = "false";
defparam \i_AWADDR[3]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N2
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~3 (
// Equation(s):
// \wa|addr_m|o_AWADDR~3_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[3]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[3]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~3 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N3
dffeas \wa|addr_m|o_AWADDR[3] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~3_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[3] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~3 (
// Equation(s):
// \wa|addr_s|o_AWADDR~3_combout  = (\wa|addr_s|o_AWREADY~combout  & (\wa|addr_m|o_AWVALID~combout  & \wa|addr_m|o_AWADDR [3]))

	.dataa(\wa|addr_s|o_AWREADY~combout ),
	.datab(gnd),
	.datac(\wa|addr_m|o_AWVALID~combout ),
	.datad(\wa|addr_m|o_AWADDR [3]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~3 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N31
dffeas \wa|addr_s|o_AWADDR[3] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~3_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[3] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y42_N22
fiftyfivenm_io_ibuf \i_AWADDR[4]~input (
	.i(i_AWADDR[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[4]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[4]~input .bus_hold = "false";
defparam \i_AWADDR[4]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~4 (
// Equation(s):
// \wa|addr_m|o_AWADDR~4_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[4]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[4]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~4 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N17
dffeas \wa|addr_m|o_AWADDR[4] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~4_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[4] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~4 (
// Equation(s):
// \wa|addr_s|o_AWADDR~4_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [4]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [4]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~4 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N13
dffeas \wa|addr_s|o_AWADDR[4] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~4_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[4] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y42_N1
fiftyfivenm_io_ibuf \i_AWADDR[5]~input (
	.i(i_AWADDR[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[5]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[5]~input .bus_hold = "false";
defparam \i_AWADDR[5]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N10
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~5 (
// Equation(s):
// \wa|addr_m|o_AWADDR~5_combout  = (\i_AWADDR[5]~input_o  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWVALID~combout ))

	.dataa(gnd),
	.datab(\i_AWADDR[5]~input_o ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWVALID~combout ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~5 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N11
dffeas \wa|addr_m|o_AWADDR[5] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~5_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[5] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~5 (
// Equation(s):
// \wa|addr_s|o_AWADDR~5_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [5]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [5]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~5 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N15
dffeas \wa|addr_s|o_AWADDR[5] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~5_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[5] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y43_N1
fiftyfivenm_io_ibuf \i_AWADDR[6]~input (
	.i(i_AWADDR[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[6]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[6]~input .bus_hold = "false";
defparam \i_AWADDR[6]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~6 (
// Equation(s):
// \wa|addr_m|o_AWADDR~6_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[6]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[6]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~6 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N29
dffeas \wa|addr_m|o_AWADDR[6] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~6_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[6] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~6 (
// Equation(s):
// \wa|addr_s|o_AWADDR~6_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [6]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [6]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~6 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N9
dffeas \wa|addr_s|o_AWADDR[6] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~6_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[6] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N1
fiftyfivenm_io_ibuf \i_AWADDR[7]~input (
	.i(i_AWADDR[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[7]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[7]~input .bus_hold = "false";
defparam \i_AWADDR[7]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N0
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~7 (
// Equation(s):
// \wa|addr_m|o_AWADDR~7_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[7]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[7]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~7 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N1
dffeas \wa|addr_m|o_AWADDR[7] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~7_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[7] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N20
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~7 (
// Equation(s):
// \wa|addr_s|o_AWADDR~7_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [7]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [7]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~7 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N21
dffeas \wa|addr_s|o_AWADDR[7] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~7_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[7] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N15
fiftyfivenm_io_ibuf \i_AWADDR[8]~input (
	.i(i_AWADDR[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[8]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[8]~input .bus_hold = "false";
defparam \i_AWADDR[8]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N18
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~8 (
// Equation(s):
// \wa|addr_m|o_AWADDR~8_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[8]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[8]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~8 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N19
dffeas \wa|addr_m|o_AWADDR[8] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~8_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[8] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N10
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~8 (
// Equation(s):
// \wa|addr_s|o_AWADDR~8_combout  = (\wa|addr_s|o_AWREADY~combout  & (\wa|addr_m|o_AWVALID~combout  & \wa|addr_m|o_AWADDR [8]))

	.dataa(\wa|addr_s|o_AWREADY~combout ),
	.datab(gnd),
	.datac(\wa|addr_m|o_AWVALID~combout ),
	.datad(\wa|addr_m|o_AWADDR [8]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~8 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N11
dffeas \wa|addr_s|o_AWADDR[8] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~8_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[8] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y44_N1
fiftyfivenm_io_ibuf \i_AWADDR[9]~input (
	.i(i_AWADDR[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[9]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[9]~input .bus_hold = "false";
defparam \i_AWADDR[9]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N12
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~9 (
// Equation(s):
// \wa|addr_m|o_AWADDR~9_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[9]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[9]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~9 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N13
dffeas \wa|addr_m|o_AWADDR[9] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~9_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[9] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N4
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~9 (
// Equation(s):
// \wa|addr_s|o_AWADDR~9_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [9]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [9]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~9 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N5
dffeas \wa|addr_s|o_AWADDR[9] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~9_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[9] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N1
fiftyfivenm_io_ibuf \i_AWADDR[10]~input (
	.i(i_AWADDR[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[10]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[10]~input .bus_hold = "false";
defparam \i_AWADDR[10]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N6
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~10 (
// Equation(s):
// \wa|addr_m|o_AWADDR~10_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[10]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[10]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~10 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N7
dffeas \wa|addr_m|o_AWADDR[10] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~10_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[10] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N22
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~10 (
// Equation(s):
// \wa|addr_s|o_AWADDR~10_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [10]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [10]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~10 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N23
dffeas \wa|addr_s|o_AWADDR[10] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~10_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[10] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N15
fiftyfivenm_io_ibuf \i_AWADDR[11]~input (
	.i(i_AWADDR[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[11]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[11]~input .bus_hold = "false";
defparam \i_AWADDR[11]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N24
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~11 (
// Equation(s):
// \wa|addr_m|o_AWADDR~11_combout  = (\i_AWADDR[11]~input_o  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWVALID~combout ))

	.dataa(gnd),
	.datab(\i_AWADDR[11]~input_o ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWVALID~combout ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~11 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N25
dffeas \wa|addr_m|o_AWADDR[11] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~11_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[11] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N8
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~11 (
// Equation(s):
// \wa|addr_s|o_AWADDR~11_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [11]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [11]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~11 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N9
dffeas \wa|addr_s|o_AWADDR[11] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~11_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[11] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N22
fiftyfivenm_io_ibuf \i_AWADDR[12]~input (
	.i(i_AWADDR[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[12]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[12]~input .bus_hold = "false";
defparam \i_AWADDR[12]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N14
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~12 (
// Equation(s):
// \wa|addr_m|o_AWADDR~12_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[12]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[12]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~12 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N15
dffeas \wa|addr_m|o_AWADDR[12] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~12_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[12] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N30
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~12 (
// Equation(s):
// \wa|addr_s|o_AWADDR~12_combout  = (\wa|addr_s|o_AWREADY~combout  & (\wa|addr_m|o_AWADDR [12] & \wa|addr_m|o_AWVALID~combout ))

	.dataa(\wa|addr_s|o_AWREADY~combout ),
	.datab(gnd),
	.datac(\wa|addr_m|o_AWADDR [12]),
	.datad(\wa|addr_m|o_AWVALID~combout ),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~12 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N31
dffeas \wa|addr_s|o_AWADDR[12] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~12_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[12] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y45_N1
fiftyfivenm_io_ibuf \i_AWADDR[13]~input (
	.i(i_AWADDR[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[13]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[13]~input .bus_hold = "false";
defparam \i_AWADDR[13]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N16
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~13 (
// Equation(s):
// \wa|addr_m|o_AWADDR~13_combout  = (\wa|addr_s|o_AWREADY~combout  & (\i_AWADDR[13]~input_o  & \wa|addr_m|o_AWVALID~combout ))

	.dataa(\wa|addr_s|o_AWREADY~combout ),
	.datab(gnd),
	.datac(\i_AWADDR[13]~input_o ),
	.datad(\wa|addr_m|o_AWVALID~combout ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~13 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N17
dffeas \wa|addr_m|o_AWADDR[13] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~13_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[13] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N28
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~13 (
// Equation(s):
// \wa|addr_s|o_AWADDR~13_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [13]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [13]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~13 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N29
dffeas \wa|addr_s|o_AWADDR[13] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~13_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[13] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y45_N15
fiftyfivenm_io_ibuf \i_AWADDR[14]~input (
	.i(i_AWADDR[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[14]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[14]~input .bus_hold = "false";
defparam \i_AWADDR[14]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N2
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~14 (
// Equation(s):
// \wa|addr_m|o_AWADDR~14_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[14]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[14]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~14 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N3
dffeas \wa|addr_m|o_AWADDR[14] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~14_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[14] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N26
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~14 (
// Equation(s):
// \wa|addr_s|o_AWADDR~14_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [14]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [14]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~14 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N27
dffeas \wa|addr_s|o_AWADDR[14] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~14_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[14] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N8
fiftyfivenm_io_ibuf \i_AWADDR[15]~input (
	.i(i_AWADDR[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[15]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[15]~input .bus_hold = "false";
defparam \i_AWADDR[15]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N16
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~15 (
// Equation(s):
// \wa|addr_m|o_AWADDR~15_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[15]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[15]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~15 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N17
dffeas \wa|addr_m|o_AWADDR[15] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~15_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[15] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N4
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~15 (
// Equation(s):
// \wa|addr_s|o_AWADDR~15_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [15]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [15]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~15 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N5
dffeas \wa|addr_s|o_AWADDR[15] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~15_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[15] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y54_N1
fiftyfivenm_io_ibuf \i_AWADDR[16]~input (
	.i(i_AWADDR[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[16]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[16]~input .bus_hold = "false";
defparam \i_AWADDR[16]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N18
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~16 (
// Equation(s):
// \wa|addr_m|o_AWADDR~16_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[16]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[16]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~16 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N19
dffeas \wa|addr_m|o_AWADDR[16] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~16_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[16] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N26
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~16 (
// Equation(s):
// \wa|addr_s|o_AWADDR~16_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [16]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [16]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~16 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N27
dffeas \wa|addr_s|o_AWADDR[16] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~16_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[16] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N22
fiftyfivenm_io_ibuf \i_AWADDR[17]~input (
	.i(i_AWADDR[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[17]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[17]~input .bus_hold = "false";
defparam \i_AWADDR[17]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N28
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~17 (
// Equation(s):
// \wa|addr_m|o_AWADDR~17_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[17]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[17]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~17 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N29
dffeas \wa|addr_m|o_AWADDR[17] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~17_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[17] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N0
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~17 (
// Equation(s):
// \wa|addr_s|o_AWADDR~17_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [17]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [17]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~17 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N1
dffeas \wa|addr_s|o_AWADDR[17] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~17_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[17] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N1
fiftyfivenm_io_ibuf \i_AWADDR[18]~input (
	.i(i_AWADDR[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[18]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[18]~input .bus_hold = "false";
defparam \i_AWADDR[18]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N6
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~18 (
// Equation(s):
// \wa|addr_m|o_AWADDR~18_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[18]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[18]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~18 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N7
dffeas \wa|addr_m|o_AWADDR[18] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~18_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[18] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N30
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~18 (
// Equation(s):
// \wa|addr_s|o_AWADDR~18_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [18]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [18]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~18 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N31
dffeas \wa|addr_s|o_AWADDR[18] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~18_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[18] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N8
fiftyfivenm_io_ibuf \i_AWADDR[19]~input (
	.i(i_AWADDR[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[19]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[19]~input .bus_hold = "false";
defparam \i_AWADDR[19]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N12
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~19 (
// Equation(s):
// \wa|addr_m|o_AWADDR~19_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[19]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[19]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~19 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N13
dffeas \wa|addr_m|o_AWADDR[19] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~19_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[19] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N24
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~19 (
// Equation(s):
// \wa|addr_s|o_AWADDR~19_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [19]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [19]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~19 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N25
dffeas \wa|addr_s|o_AWADDR[19] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~19_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[19] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \i_AWADDR[20]~input (
	.i(i_AWADDR[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[20]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[20]~input .bus_hold = "false";
defparam \i_AWADDR[20]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N2
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~20 (
// Equation(s):
// \wa|addr_m|o_AWADDR~20_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[20]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[20]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~20 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N3
dffeas \wa|addr_m|o_AWADDR[20] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~20_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[20] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N22
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~20 (
// Equation(s):
// \wa|addr_s|o_AWADDR~20_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [20]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [20]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~20 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N23
dffeas \wa|addr_s|o_AWADDR[20] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~20_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[20] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N22
fiftyfivenm_io_ibuf \i_AWADDR[21]~input (
	.i(i_AWADDR[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[21]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[21]~input .bus_hold = "false";
defparam \i_AWADDR[21]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N20
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~21 (
// Equation(s):
// \wa|addr_m|o_AWADDR~21_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[21]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[21]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~21_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~21 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N21
dffeas \wa|addr_m|o_AWADDR[21] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~21_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[21] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N8
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~21 (
// Equation(s):
// \wa|addr_s|o_AWADDR~21_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [21]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [21]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~21_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~21 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N9
dffeas \wa|addr_s|o_AWADDR[21] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~21_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[21] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N15
fiftyfivenm_io_ibuf \i_AWADDR[22]~input (
	.i(i_AWADDR[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[22]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[22]~input .bus_hold = "false";
defparam \i_AWADDR[22]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N10
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~22 (
// Equation(s):
// \wa|addr_m|o_AWADDR~22_combout  = (\i_AWADDR[22]~input_o  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWVALID~combout ))

	.dataa(gnd),
	.datab(\i_AWADDR[22]~input_o ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWVALID~combout ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~22_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~22 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N11
dffeas \wa|addr_m|o_AWADDR[22] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~22_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[22] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N14
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~22 (
// Equation(s):
// \wa|addr_s|o_AWADDR~22_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [22]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [22]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~22_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~22 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N15
dffeas \wa|addr_s|o_AWADDR[22] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~22_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[22] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \i_AWADDR[23]~input (
	.i(i_AWADDR[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[23]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[23]~input .bus_hold = "false";
defparam \i_AWADDR[23]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N28
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~23 (
// Equation(s):
// \wa|addr_m|o_AWADDR~23_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[23]~input_o ))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[23]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~23_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~23 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N29
dffeas \wa|addr_m|o_AWADDR[23] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~23_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [23]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[23] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N4
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~23 (
// Equation(s):
// \wa|addr_s|o_AWADDR~23_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [23]))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [23]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~23_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~23 .lut_mask = 16'hC000;
defparam \wa|addr_s|o_AWADDR~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N5
dffeas \wa|addr_s|o_AWADDR[23] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~23_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [23]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[23] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N22
fiftyfivenm_io_ibuf \i_AWADDR[24]~input (
	.i(i_AWADDR[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[24]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[24]~input .bus_hold = "false";
defparam \i_AWADDR[24]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N18
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~24 (
// Equation(s):
// \wa|addr_m|o_AWADDR~24_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[24]~input_o ))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[24]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~24_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~24 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N19
dffeas \wa|addr_m|o_AWADDR[24] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~24_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [24]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[24] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N26
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~24 (
// Equation(s):
// \wa|addr_s|o_AWADDR~24_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [24]))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [24]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~24_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~24 .lut_mask = 16'hC000;
defparam \wa|addr_s|o_AWADDR~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N27
dffeas \wa|addr_s|o_AWADDR[24] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~24_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [24]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[24] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N15
fiftyfivenm_io_ibuf \i_AWADDR[25]~input (
	.i(i_AWADDR[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[25]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[25]~input .bus_hold = "false";
defparam \i_AWADDR[25]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N12
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~25 (
// Equation(s):
// \wa|addr_m|o_AWADDR~25_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[25]~input_o ))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[25]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~25_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~25 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N13
dffeas \wa|addr_m|o_AWADDR[25] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~25_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [25]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[25] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N24
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~25 (
// Equation(s):
// \wa|addr_s|o_AWADDR~25_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [25]))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [25]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~25_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~25 .lut_mask = 16'hC000;
defparam \wa|addr_s|o_AWADDR~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N25
dffeas \wa|addr_s|o_AWADDR[25] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~25_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [25]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[25] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \i_AWADDR[26]~input (
	.i(i_AWADDR[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[26]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[26]~input .bus_hold = "false";
defparam \i_AWADDR[26]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N10
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~26 (
// Equation(s):
// \wa|addr_m|o_AWADDR~26_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[26]~input_o ))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[26]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~26_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~26 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N11
dffeas \wa|addr_m|o_AWADDR[26] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~26_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [26]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[26] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N22
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~26 (
// Equation(s):
// \wa|addr_s|o_AWADDR~26_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [26]))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [26]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~26_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~26 .lut_mask = 16'hC000;
defparam \wa|addr_s|o_AWADDR~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N23
dffeas \wa|addr_s|o_AWADDR[26] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~26_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [26]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[26] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N15
fiftyfivenm_io_ibuf \i_AWADDR[27]~input (
	.i(i_AWADDR[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[27]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[27]~input .bus_hold = "false";
defparam \i_AWADDR[27]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N16
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~27 (
// Equation(s):
// \wa|addr_m|o_AWADDR~27_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[27]~input_o ))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[27]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~27_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~27 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N17
dffeas \wa|addr_m|o_AWADDR[27] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~27_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [27]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[27] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N8
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~27 (
// Equation(s):
// \wa|addr_s|o_AWADDR~27_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [27]))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [27]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~27_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~27 .lut_mask = 16'hC000;
defparam \wa|addr_s|o_AWADDR~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N9
dffeas \wa|addr_s|o_AWADDR[27] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~27_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [27]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[27] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \i_AWADDR[28]~input (
	.i(i_AWADDR[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[28]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[28]~input .bus_hold = "false";
defparam \i_AWADDR[28]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N6
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~28 (
// Equation(s):
// \wa|addr_m|o_AWADDR~28_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[28]~input_o ))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[28]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~28_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~28 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N7
dffeas \wa|addr_m|o_AWADDR[28] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~28_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [28]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[28] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N30
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~28 (
// Equation(s):
// \wa|addr_s|o_AWADDR~28_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [28]))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [28]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~28_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~28 .lut_mask = 16'hC000;
defparam \wa|addr_s|o_AWADDR~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N31
dffeas \wa|addr_s|o_AWADDR[28] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~28_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [28]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[28] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N22
fiftyfivenm_io_ibuf \i_AWADDR[29]~input (
	.i(i_AWADDR[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[29]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[29]~input .bus_hold = "false";
defparam \i_AWADDR[29]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N0
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~29 (
// Equation(s):
// \wa|addr_m|o_AWADDR~29_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[29]~input_o ))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[29]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~29_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~29 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N1
dffeas \wa|addr_m|o_AWADDR[29] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~29_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [29]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[29] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N20
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~29 (
// Equation(s):
// \wa|addr_s|o_AWADDR~29_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [29]))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [29]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~29_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~29 .lut_mask = 16'hC000;
defparam \wa|addr_s|o_AWADDR~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N21
dffeas \wa|addr_s|o_AWADDR[29] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~29_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [29]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[29] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y42_N15
fiftyfivenm_io_ibuf \i_AWADDR[30]~input (
	.i(i_AWADDR[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[30]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[30]~input .bus_hold = "false";
defparam \i_AWADDR[30]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~30 (
// Equation(s):
// \wa|addr_m|o_AWADDR~30_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[30]~input_o ))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[30]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~30_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~30 .lut_mask = 16'hA000;
defparam \wa|addr_m|o_AWADDR~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N19
dffeas \wa|addr_m|o_AWADDR[30] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~30_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [30]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[30] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N26
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~30 (
// Equation(s):
// \wa|addr_s|o_AWADDR~30_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [30]))

	.dataa(\wa|addr_m|o_AWVALID~combout ),
	.datab(gnd),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [30]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~30_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~30 .lut_mask = 16'hA000;
defparam \wa|addr_s|o_AWADDR~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N27
dffeas \wa|addr_s|o_AWADDR[30] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~30_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [30]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[30] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \i_AWADDR[31]~input (
	.i(i_AWADDR[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_AWADDR[31]~input_o ));
// synopsys translate_off
defparam \i_AWADDR[31]~input .bus_hold = "false";
defparam \i_AWADDR[31]~input .listen_to_nsleep_signal = "false";
defparam \i_AWADDR[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N2
fiftyfivenm_lcell_comb \wa|addr_m|o_AWADDR~31 (
// Equation(s):
// \wa|addr_m|o_AWADDR~31_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \i_AWADDR[31]~input_o ))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\i_AWADDR[31]~input_o ),
	.cin(gnd),
	.combout(\wa|addr_m|o_AWADDR~31_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR~31 .lut_mask = 16'hC000;
defparam \wa|addr_m|o_AWADDR~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N3
dffeas \wa|addr_m|o_AWADDR[31] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_m|o_AWADDR~31_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWVALID~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_m|o_AWADDR [31]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_m|o_AWADDR[31] .is_wysiwyg = "true";
defparam \wa|addr_m|o_AWADDR[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N14
fiftyfivenm_lcell_comb \wa|addr_s|o_AWADDR~31 (
// Equation(s):
// \wa|addr_s|o_AWADDR~31_combout  = (\wa|addr_m|o_AWVALID~combout  & (\wa|addr_s|o_AWREADY~combout  & \wa|addr_m|o_AWADDR [31]))

	.dataa(gnd),
	.datab(\wa|addr_m|o_AWVALID~combout ),
	.datac(\wa|addr_s|o_AWREADY~combout ),
	.datad(\wa|addr_m|o_AWADDR [31]),
	.cin(gnd),
	.combout(\wa|addr_s|o_AWADDR~31_combout ),
	.cout());
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR~31 .lut_mask = 16'hC000;
defparam \wa|addr_s|o_AWADDR~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N15
dffeas \wa|addr_s|o_AWADDR[31] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\wa|addr_s|o_AWADDR~31_combout ),
	.asdata(vcc),
	.clrn(!\ARESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AWREADY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wa|addr_s|o_AWADDR [31]),
	.prn(vcc));
// synopsys translate_off
defparam \wa|addr_s|o_AWADDR[31] .is_wysiwyg = "true";
defparam \wa|addr_s|o_AWADDR[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N8
fiftyfivenm_io_ibuf \ARREADY~input (
	.i(ARREADY),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARREADY~input_o ));
// synopsys translate_off
defparam \ARREADY~input .bus_hold = "false";
defparam \ARREADY~input .listen_to_nsleep_signal = "false";
defparam \ARREADY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N28
fiftyfivenm_lcell_comb \ra|addr2|o_ARREADY~0 (
// Equation(s):
// \ra|addr2|o_ARREADY~0_combout  = (!\ARESETn~input_o  & \ARREADY~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ARESETn~input_o ),
	.datad(\ARREADY~input_o ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARREADY~0_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARREADY~0 .lut_mask = 16'h0F00;
defparam \ra|addr2|o_ARREADY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N29
dffeas \ra|addr2|o_ARREADY (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARREADY~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARREADY .is_wysiwyg = "true";
defparam \ra|addr2|o_ARREADY .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N23
fiftyfivenm_io_ibuf \ARVALID~input (
	.i(ARVALID),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARVALID~input_o ));
// synopsys translate_off
defparam \ARVALID~input .bus_hold = "false";
defparam \ARVALID~input .listen_to_nsleep_signal = "false";
defparam \ARVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N20
fiftyfivenm_lcell_comb \ra|addr1|o_ARVALID~0 (
// Equation(s):
// \ra|addr1|o_ARVALID~0_combout  = (!\ARESETn~input_o  & \ARVALID~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ARESETn~input_o ),
	.datad(\ARVALID~input_o ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARVALID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARVALID~0 .lut_mask = 16'h0F00;
defparam \ra|addr1|o_ARVALID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N21
dffeas \ra|addr1|o_ARVALID (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARVALID~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARVALID .is_wysiwyg = "true";
defparam \ra|addr1|o_ARVALID .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \i_ARADDR[0]~input (
	.i(i_ARADDR[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[0]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[0]~input .bus_hold = "false";
defparam \i_ARADDR[0]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N14
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~0 (
// Equation(s):
// \ra|addr1|o_ARADDR~0_combout  = (\i_ARADDR[0]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[0]~input_o ),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~0 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N15
dffeas \ra|addr1|o_ARADDR[0] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[0] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N0
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~0 (
// Equation(s):
// \ra|addr2|o_ARADDR~0_combout  = (\ra|addr2|o_ARREADY~q  & (\ra|addr1|o_ARVALID~q  & \ra|addr1|o_ARADDR [0]))

	.dataa(gnd),
	.datab(\ra|addr2|o_ARREADY~q ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr1|o_ARADDR [0]),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~0 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N1
dffeas \ra|addr2|o_ARADDR[0] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[0] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y35_N22
fiftyfivenm_io_ibuf \i_ARADDR[1]~input (
	.i(i_ARADDR[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[1]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[1]~input .bus_hold = "false";
defparam \i_ARADDR[1]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N18
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~1 (
// Equation(s):
// \ra|addr1|o_ARADDR~1_combout  = (\i_ARADDR[1]~input_o  & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(\i_ARADDR[1]~input_o ),
	.datab(gnd),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~1 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N19
dffeas \ra|addr1|o_ARADDR[1] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[1] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N8
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~1 (
// Equation(s):
// \ra|addr2|o_ARADDR~1_combout  = (\ra|addr1|o_ARADDR [1] & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [1]),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~1 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N9
dffeas \ra|addr2|o_ARADDR[1] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[1] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N22
fiftyfivenm_io_ibuf \i_ARADDR[2]~input (
	.i(i_ARADDR[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[2]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[2]~input .bus_hold = "false";
defparam \i_ARADDR[2]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N4
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~2 (
// Equation(s):
// \ra|addr1|o_ARADDR~2_combout  = (\i_ARADDR[2]~input_o  & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(\i_ARADDR[2]~input_o ),
	.datab(gnd),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~2 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N5
dffeas \ra|addr1|o_ARADDR[2] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[2] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N20
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~2 (
// Equation(s):
// \ra|addr2|o_ARADDR~2_combout  = (\ra|addr1|o_ARADDR [2] & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [2]),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~2 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N21
dffeas \ra|addr2|o_ARADDR[2] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[2] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N15
fiftyfivenm_io_ibuf \i_ARADDR[3]~input (
	.i(i_ARADDR[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[3]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[3]~input .bus_hold = "false";
defparam \i_ARADDR[3]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N30
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~3 (
// Equation(s):
// \ra|addr1|o_ARADDR~3_combout  = (\i_ARADDR[3]~input_o  & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[3]~input_o ),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~3 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N31
dffeas \ra|addr1|o_ARADDR[3] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[3] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N2
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~3 (
// Equation(s):
// \ra|addr2|o_ARADDR~3_combout  = (\ra|addr1|o_ARADDR [3] & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(\ra|addr1|o_ARADDR [3]),
	.datab(gnd),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~3 .lut_mask = 16'hA000;
defparam \ra|addr2|o_ARADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N3
dffeas \ra|addr2|o_ARADDR[3] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[3] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N22
fiftyfivenm_io_ibuf \i_ARADDR[4]~input (
	.i(i_ARADDR[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[4]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[4]~input .bus_hold = "false";
defparam \i_ARADDR[4]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N24
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~4 (
// Equation(s):
// \ra|addr1|o_ARADDR~4_combout  = (\i_ARADDR[4]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[4]~input_o ),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~4 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N25
dffeas \ra|addr1|o_ARADDR[4] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[4] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N8
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~4 (
// Equation(s):
// \ra|addr2|o_ARADDR~4_combout  = (\ra|addr1|o_ARADDR [4] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [4]),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~4 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N9
dffeas \ra|addr2|o_ARADDR[4] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[4] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y40_N15
fiftyfivenm_io_ibuf \i_ARADDR[5]~input (
	.i(i_ARADDR[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[5]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[5]~input .bus_hold = "false";
defparam \i_ARADDR[5]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N10
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~5 (
// Equation(s):
// \ra|addr1|o_ARADDR~5_combout  = (\i_ARADDR[5]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[5]~input_o ),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~5 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N11
dffeas \ra|addr1|o_ARADDR[5] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[5] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N22
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~5 (
// Equation(s):
// \ra|addr2|o_ARADDR~5_combout  = (\ra|addr1|o_ARADDR [5] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\ra|addr1|o_ARADDR [5]),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~5 .lut_mask = 16'hA000;
defparam \ra|addr2|o_ARADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N23
dffeas \ra|addr2|o_ARADDR[5] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[5] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \i_ARADDR[6]~input (
	.i(i_ARADDR[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[6]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[6]~input .bus_hold = "false";
defparam \i_ARADDR[6]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N8
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~6 (
// Equation(s):
// \ra|addr1|o_ARADDR~6_combout  = (\i_ARADDR[6]~input_o  & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[6]~input_o ),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~6 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N9
dffeas \ra|addr1|o_ARADDR[6] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[6] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N12
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~6 (
// Equation(s):
// \ra|addr2|o_ARADDR~6_combout  = (\ra|addr1|o_ARADDR [6] & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [6]),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~6 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N13
dffeas \ra|addr2|o_ARADDR[6] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[6] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N15
fiftyfivenm_io_ibuf \i_ARADDR[7]~input (
	.i(i_ARADDR[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[7]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[7]~input .bus_hold = "false";
defparam \i_ARADDR[7]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N14
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~7 (
// Equation(s):
// \ra|addr1|o_ARADDR~7_combout  = (\i_ARADDR[7]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[7]~input_o ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~7 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N15
dffeas \ra|addr1|o_ARADDR[7] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[7] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N2
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~7 (
// Equation(s):
// \ra|addr2|o_ARADDR~7_combout  = (\ra|addr1|o_ARADDR [7] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [7]),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~7 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N3
dffeas \ra|addr2|o_ARADDR[7] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[7] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N8
fiftyfivenm_io_ibuf \i_ARADDR[8]~input (
	.i(i_ARADDR[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[8]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[8]~input .bus_hold = "false";
defparam \i_ARADDR[8]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N20
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~8 (
// Equation(s):
// \ra|addr1|o_ARADDR~8_combout  = (\i_ARADDR[8]~input_o  & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[8]~input_o ),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~8 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N21
dffeas \ra|addr1|o_ARADDR[8] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[8] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N2
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~8 (
// Equation(s):
// \ra|addr2|o_ARADDR~8_combout  = (\ra|addr1|o_ARADDR [8] & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [8]),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~8 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N3
dffeas \ra|addr2|o_ARADDR[8] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[8] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y35_N15
fiftyfivenm_io_ibuf \i_ARADDR[9]~input (
	.i(i_ARADDR[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[9]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[9]~input .bus_hold = "false";
defparam \i_ARADDR[9]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N10
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~9 (
// Equation(s):
// \ra|addr1|o_ARADDR~9_combout  = (\i_ARADDR[9]~input_o  & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(\i_ARADDR[9]~input_o ),
	.datab(gnd),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~9 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N11
dffeas \ra|addr1|o_ARADDR[9] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[9] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N24
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~9 (
// Equation(s):
// \ra|addr2|o_ARADDR~9_combout  = (\ra|addr1|o_ARADDR [9] & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(\ra|addr1|o_ARADDR [9]),
	.datab(gnd),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~9 .lut_mask = 16'hA000;
defparam \ra|addr2|o_ARADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N25
dffeas \ra|addr2|o_ARADDR[9] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[9] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \i_ARADDR[10]~input (
	.i(i_ARADDR[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[10]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[10]~input .bus_hold = "false";
defparam \i_ARADDR[10]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N22
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~10 (
// Equation(s):
// \ra|addr1|o_ARADDR~10_combout  = (\i_ARADDR[10]~input_o  & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[10]~input_o ),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~10 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N23
dffeas \ra|addr1|o_ARADDR[10] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[10] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N10
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~10 (
// Equation(s):
// \ra|addr2|o_ARADDR~10_combout  = (\ra|addr1|o_ARADDR [10] & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(\ra|addr1|o_ARADDR [10]),
	.datab(gnd),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~10 .lut_mask = 16'hA000;
defparam \ra|addr2|o_ARADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N11
dffeas \ra|addr2|o_ARADDR[10] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[10] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y37_N8
fiftyfivenm_io_ibuf \i_ARADDR[11]~input (
	.i(i_ARADDR[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[11]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[11]~input .bus_hold = "false";
defparam \i_ARADDR[11]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N10
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~11 (
// Equation(s):
// \ra|addr1|o_ARADDR~11_combout  = (\i_ARADDR[11]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[11]~input_o ),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(gnd),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~11 .lut_mask = 16'h8800;
defparam \ra|addr1|o_ARADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N11
dffeas \ra|addr1|o_ARADDR[11] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[11] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N24
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~11 (
// Equation(s):
// \ra|addr2|o_ARADDR~11_combout  = (\ra|addr1|o_ARADDR [11] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\ra|addr1|o_ARADDR [11]),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(gnd),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~11 .lut_mask = 16'h8800;
defparam \ra|addr2|o_ARADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N25
dffeas \ra|addr2|o_ARADDR[11] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[11] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N23
fiftyfivenm_io_ibuf \i_ARADDR[12]~input (
	.i(i_ARADDR[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[12]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[12]~input .bus_hold = "false";
defparam \i_ARADDR[12]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N4
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~12 (
// Equation(s):
// \ra|addr1|o_ARADDR~12_combout  = (\i_ARADDR[12]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[12]~input_o ),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~12 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N5
dffeas \ra|addr1|o_ARADDR[12] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[12] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N16
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~12 (
// Equation(s):
// \ra|addr2|o_ARADDR~12_combout  = (\ra|addr2|o_ARREADY~q  & (\ra|addr1|o_ARVALID~q  & \ra|addr1|o_ARADDR [12]))

	.dataa(gnd),
	.datab(\ra|addr2|o_ARREADY~q ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr1|o_ARADDR [12]),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~12 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N17
dffeas \ra|addr2|o_ARADDR[12] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[12] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N8
fiftyfivenm_io_ibuf \i_ARADDR[13]~input (
	.i(i_ARADDR[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[13]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[13]~input .bus_hold = "false";
defparam \i_ARADDR[13]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N26
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~13 (
// Equation(s):
// \ra|addr1|o_ARADDR~13_combout  = (\i_ARADDR[13]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[13]~input_o ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~13 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N27
dffeas \ra|addr1|o_ARADDR[13] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[13] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~13 (
// Equation(s):
// \ra|addr2|o_ARADDR~13_combout  = (\ra|addr1|o_ARADDR [13] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\ra|addr1|o_ARADDR [13]),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~13 .lut_mask = 16'hA000;
defparam \ra|addr2|o_ARADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N19
dffeas \ra|addr2|o_ARADDR[13] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[13] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N22
fiftyfivenm_io_ibuf \i_ARADDR[14]~input (
	.i(i_ARADDR[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[14]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[14]~input .bus_hold = "false";
defparam \i_ARADDR[14]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N8
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~14 (
// Equation(s):
// \ra|addr1|o_ARADDR~14_combout  = (\i_ARADDR[14]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[14]~input_o ),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(gnd),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~14 .lut_mask = 16'h8800;
defparam \ra|addr1|o_ARADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N9
dffeas \ra|addr1|o_ARADDR[14] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[14] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N18
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~14 (
// Equation(s):
// \ra|addr2|o_ARADDR~14_combout  = (\ra|addr1|o_ARVALID~q  & (\ra|addr1|o_ARADDR [14] & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\ra|addr1|o_ARADDR [14]),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~14 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N19
dffeas \ra|addr2|o_ARADDR[14] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[14] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N1
fiftyfivenm_io_ibuf \i_ARADDR[15]~input (
	.i(i_ARADDR[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[15]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[15]~input .bus_hold = "false";
defparam \i_ARADDR[15]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N8
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~15 (
// Equation(s):
// \ra|addr1|o_ARADDR~15_combout  = (\ra|addr2|o_ARREADY~q  & (\ra|addr1|o_ARVALID~q  & \i_ARADDR[15]~input_o ))

	.dataa(gnd),
	.datab(\ra|addr2|o_ARREADY~q ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\i_ARADDR[15]~input_o ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~15 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N9
dffeas \ra|addr1|o_ARADDR[15] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[15] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N24
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~15 (
// Equation(s):
// \ra|addr2|o_ARADDR~15_combout  = (\ra|addr2|o_ARREADY~q  & (\ra|addr1|o_ARVALID~q  & \ra|addr1|o_ARADDR [15]))

	.dataa(gnd),
	.datab(\ra|addr2|o_ARREADY~q ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr1|o_ARADDR [15]),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~15 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N25
dffeas \ra|addr2|o_ARADDR[15] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[15] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N1
fiftyfivenm_io_ibuf \i_ARADDR[16]~input (
	.i(i_ARADDR[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[16]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[16]~input .bus_hold = "false";
defparam \i_ARADDR[16]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N2
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~16 (
// Equation(s):
// \ra|addr1|o_ARADDR~16_combout  = (\i_ARADDR[16]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[16]~input_o ),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~16 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N3
dffeas \ra|addr1|o_ARADDR[16] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[16] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N6
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~16 (
// Equation(s):
// \ra|addr2|o_ARADDR~16_combout  = (\ra|addr2|o_ARREADY~q  & (\ra|addr1|o_ARVALID~q  & \ra|addr1|o_ARADDR [16]))

	.dataa(gnd),
	.datab(\ra|addr2|o_ARREADY~q ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr1|o_ARADDR [16]),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~16 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N7
dffeas \ra|addr2|o_ARADDR[16] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[16] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N22
fiftyfivenm_io_ibuf \i_ARADDR[17]~input (
	.i(i_ARADDR[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[17]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[17]~input .bus_hold = "false";
defparam \i_ARADDR[17]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N4
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~17 (
// Equation(s):
// \ra|addr1|o_ARADDR~17_combout  = (\i_ARADDR[17]~input_o  & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[17]~input_o ),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~17 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N5
dffeas \ra|addr1|o_ARADDR[17] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[17] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N6
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~17 (
// Equation(s):
// \ra|addr2|o_ARADDR~17_combout  = (\ra|addr1|o_ARADDR [17] & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [17]),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~17 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N7
dffeas \ra|addr2|o_ARADDR[17] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[17] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y37_N1
fiftyfivenm_io_ibuf \i_ARADDR[18]~input (
	.i(i_ARADDR[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[18]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[18]~input .bus_hold = "false";
defparam \i_ARADDR[18]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N22
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~18 (
// Equation(s):
// \ra|addr1|o_ARADDR~18_combout  = (\i_ARADDR[18]~input_o  & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(\i_ARADDR[18]~input_o ),
	.datab(\ra|addr2|o_ARREADY~q ),
	.datac(gnd),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~18 .lut_mask = 16'h8800;
defparam \ra|addr1|o_ARADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N23
dffeas \ra|addr1|o_ARADDR[18] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[18] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N28
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~18 (
// Equation(s):
// \ra|addr2|o_ARADDR~18_combout  = (\ra|addr1|o_ARADDR [18] & (\ra|addr2|o_ARREADY~q  & \ra|addr1|o_ARVALID~q ))

	.dataa(\ra|addr1|o_ARADDR [18]),
	.datab(gnd),
	.datac(\ra|addr2|o_ARREADY~q ),
	.datad(\ra|addr1|o_ARVALID~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~18 .lut_mask = 16'hA000;
defparam \ra|addr2|o_ARADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N29
dffeas \ra|addr2|o_ARADDR[18] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[18] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y35_N8
fiftyfivenm_io_ibuf \i_ARADDR[19]~input (
	.i(i_ARADDR[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[19]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[19]~input .bus_hold = "false";
defparam \i_ARADDR[19]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N20
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~19 (
// Equation(s):
// \ra|addr1|o_ARADDR~19_combout  = (\i_ARADDR[19]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[19]~input_o ),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~19 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N21
dffeas \ra|addr1|o_ARADDR[19] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[19] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N12
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~19 (
// Equation(s):
// \ra|addr2|o_ARADDR~19_combout  = (\ra|addr2|o_ARREADY~q  & (\ra|addr1|o_ARVALID~q  & \ra|addr1|o_ARADDR [19]))

	.dataa(gnd),
	.datab(\ra|addr2|o_ARREADY~q ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr1|o_ARADDR [19]),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~19 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N13
dffeas \ra|addr2|o_ARADDR[19] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[19] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N22
fiftyfivenm_io_ibuf \i_ARADDR[20]~input (
	.i(i_ARADDR[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[20]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[20]~input .bus_hold = "false";
defparam \i_ARADDR[20]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N22
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~20 (
// Equation(s):
// \ra|addr1|o_ARADDR~20_combout  = (\ra|addr1|o_ARVALID~q  & (\i_ARADDR[20]~input_o  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\i_ARADDR[20]~input_o ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~20 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N23
dffeas \ra|addr1|o_ARADDR[20] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[20] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N28
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~20 (
// Equation(s):
// \ra|addr2|o_ARADDR~20_combout  = (\ra|addr1|o_ARVALID~q  & (\ra|addr1|o_ARADDR [20] & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\ra|addr1|o_ARADDR [20]),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~20 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N29
dffeas \ra|addr2|o_ARADDR[20] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[20] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N1
fiftyfivenm_io_ibuf \i_ARADDR[21]~input (
	.i(i_ARADDR[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[21]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[21]~input .bus_hold = "false";
defparam \i_ARADDR[21]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N4
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~21 (
// Equation(s):
// \ra|addr1|o_ARADDR~21_combout  = (\ra|addr1|o_ARVALID~q  & (\i_ARADDR[21]~input_o  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\i_ARADDR[21]~input_o ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~21_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~21 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N5
dffeas \ra|addr1|o_ARADDR[21] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[21] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N14
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~21 (
// Equation(s):
// \ra|addr2|o_ARADDR~21_combout  = (\ra|addr1|o_ARVALID~q  & (\ra|addr1|o_ARADDR [21] & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\ra|addr1|o_ARADDR [21]),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~21_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~21 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N15
dffeas \ra|addr2|o_ARADDR[21] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[21] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N15
fiftyfivenm_io_ibuf \i_ARADDR[22]~input (
	.i(i_ARADDR[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[22]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[22]~input .bus_hold = "false";
defparam \i_ARADDR[22]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N0
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~22 (
// Equation(s):
// \ra|addr1|o_ARADDR~22_combout  = (\i_ARADDR[22]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[22]~input_o ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~22_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~22 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N1
dffeas \ra|addr1|o_ARADDR[22] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[22] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N28
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~22 (
// Equation(s):
// \ra|addr2|o_ARADDR~22_combout  = (\ra|addr1|o_ARADDR [22] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [22]),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~22_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~22 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N29
dffeas \ra|addr2|o_ARADDR[22] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[22] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \i_ARADDR[23]~input (
	.i(i_ARADDR[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[23]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[23]~input .bus_hold = "false";
defparam \i_ARADDR[23]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N30
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~23 (
// Equation(s):
// \ra|addr1|o_ARADDR~23_combout  = (\i_ARADDR[23]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[23]~input_o ),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(gnd),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~23_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~23 .lut_mask = 16'h8800;
defparam \ra|addr1|o_ARADDR~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N31
dffeas \ra|addr1|o_ARADDR[23] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[23] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N0
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~23 (
// Equation(s):
// \ra|addr2|o_ARADDR~23_combout  = (\ra|addr1|o_ARVALID~q  & (\ra|addr1|o_ARADDR [23] & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\ra|addr1|o_ARADDR [23]),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~23_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~23 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N1
dffeas \ra|addr2|o_ARADDR[23] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[23] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N22
fiftyfivenm_io_ibuf \i_ARADDR[24]~input (
	.i(i_ARADDR[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[24]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[24]~input .bus_hold = "false";
defparam \i_ARADDR[24]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N10
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~24 (
// Equation(s):
// \ra|addr1|o_ARADDR~24_combout  = (\i_ARADDR[24]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[24]~input_o ),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~24_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~24 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N11
dffeas \ra|addr1|o_ARADDR[24] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[24] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N26
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~24 (
// Equation(s):
// \ra|addr2|o_ARADDR~24_combout  = (\ra|addr1|o_ARADDR [24] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\ra|addr1|o_ARADDR [24]),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~24_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~24 .lut_mask = 16'hA000;
defparam \ra|addr2|o_ARADDR~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N27
dffeas \ra|addr2|o_ARADDR[24] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[24] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N15
fiftyfivenm_io_ibuf \i_ARADDR[25]~input (
	.i(i_ARADDR[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[25]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[25]~input .bus_hold = "false";
defparam \i_ARADDR[25]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N30
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~25 (
// Equation(s):
// \ra|addr1|o_ARADDR~25_combout  = (\ra|addr2|o_ARREADY~q  & (\ra|addr1|o_ARVALID~q  & \i_ARADDR[25]~input_o ))

	.dataa(gnd),
	.datab(\ra|addr2|o_ARREADY~q ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\i_ARADDR[25]~input_o ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~25_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~25 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N31
dffeas \ra|addr1|o_ARADDR[25] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[25] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N6
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~25 (
// Equation(s):
// \ra|addr2|o_ARADDR~25_combout  = (\ra|addr1|o_ARVALID~q  & (\ra|addr1|o_ARADDR [25] & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\ra|addr1|o_ARADDR [25]),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~25_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~25 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N7
dffeas \ra|addr2|o_ARADDR[25] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[25] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N15
fiftyfivenm_io_ibuf \i_ARADDR[26]~input (
	.i(i_ARADDR[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[26]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[26]~input .bus_hold = "false";
defparam \i_ARADDR[26]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N16
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~26 (
// Equation(s):
// \ra|addr1|o_ARADDR~26_combout  = (\ra|addr1|o_ARVALID~q  & (\i_ARADDR[26]~input_o  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\i_ARADDR[26]~input_o ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~26_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~26 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N17
dffeas \ra|addr1|o_ARADDR[26] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[26] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N12
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~26 (
// Equation(s):
// \ra|addr2|o_ARADDR~26_combout  = (\ra|addr1|o_ARVALID~q  & (\ra|addr1|o_ARADDR [26] & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\ra|addr1|o_ARADDR [26]),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~26_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~26 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N13
dffeas \ra|addr2|o_ARADDR[26] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[26] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N15
fiftyfivenm_io_ibuf \i_ARADDR[27]~input (
	.i(i_ARADDR[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[27]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[27]~input .bus_hold = "false";
defparam \i_ARADDR[27]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N26
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~27 (
// Equation(s):
// \ra|addr1|o_ARADDR~27_combout  = (\i_ARADDR[27]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[27]~input_o ),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(gnd),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~27_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~27 .lut_mask = 16'h8800;
defparam \ra|addr1|o_ARADDR~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N27
dffeas \ra|addr1|o_ARADDR[27] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[27] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N2
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~27 (
// Equation(s):
// \ra|addr2|o_ARADDR~27_combout  = (\ra|addr1|o_ARVALID~q  & (\ra|addr1|o_ARADDR [27] & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARVALID~q ),
	.datac(\ra|addr1|o_ARADDR [27]),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~27_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~27 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N3
dffeas \ra|addr2|o_ARADDR[27] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[27] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y37_N15
fiftyfivenm_io_ibuf \i_ARADDR[28]~input (
	.i(i_ARADDR[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[28]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[28]~input .bus_hold = "false";
defparam \i_ARADDR[28]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N20
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~28 (
// Equation(s):
// \ra|addr1|o_ARADDR~28_combout  = (\i_ARADDR[28]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[28]~input_o ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~28_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~28 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N21
dffeas \ra|addr1|o_ARADDR[28] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[28] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N16
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~28 (
// Equation(s):
// \ra|addr2|o_ARADDR~28_combout  = (\ra|addr1|o_ARADDR [28] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [28]),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~28_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~28 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N17
dffeas \ra|addr2|o_ARADDR[28] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[28] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \i_ARADDR[29]~input (
	.i(i_ARADDR[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[29]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[29]~input .bus_hold = "false";
defparam \i_ARADDR[29]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N22
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~29 (
// Equation(s):
// \ra|addr1|o_ARADDR~29_combout  = (\i_ARADDR[29]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\i_ARADDR[29]~input_o ),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~29_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~29 .lut_mask = 16'hA000;
defparam \ra|addr1|o_ARADDR~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N23
dffeas \ra|addr1|o_ARADDR[29] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[29] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N18
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~29 (
// Equation(s):
// \ra|addr2|o_ARADDR~29_combout  = (\ra|addr1|o_ARADDR [29] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\ra|addr1|o_ARADDR [29]),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~29_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~29 .lut_mask = 16'hA000;
defparam \ra|addr2|o_ARADDR~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N19
dffeas \ra|addr2|o_ARADDR[29] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[29] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N8
fiftyfivenm_io_ibuf \i_ARADDR[30]~input (
	.i(i_ARADDR[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[30]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[30]~input .bus_hold = "false";
defparam \i_ARADDR[30]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N4
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~30 (
// Equation(s):
// \ra|addr1|o_ARADDR~30_combout  = (\i_ARADDR[30]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[30]~input_o ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~30_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~30 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N5
dffeas \ra|addr1|o_ARADDR[30] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[30] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N12
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~30 (
// Equation(s):
// \ra|addr2|o_ARADDR~30_combout  = (\ra|addr1|o_ARADDR [30] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\ra|addr1|o_ARADDR [30]),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~30_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~30 .lut_mask = 16'hC000;
defparam \ra|addr2|o_ARADDR~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N13
dffeas \ra|addr2|o_ARADDR[30] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[30] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \i_ARADDR[31]~input (
	.i(i_ARADDR[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_ARADDR[31]~input_o ));
// synopsys translate_off
defparam \i_ARADDR[31]~input .bus_hold = "false";
defparam \i_ARADDR[31]~input .listen_to_nsleep_signal = "false";
defparam \i_ARADDR[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N30
fiftyfivenm_lcell_comb \ra|addr1|o_ARADDR~31 (
// Equation(s):
// \ra|addr1|o_ARADDR~31_combout  = (\i_ARADDR[31]~input_o  & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(gnd),
	.datab(\i_ARADDR[31]~input_o ),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr1|o_ARADDR~31_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr1|o_ARADDR~31 .lut_mask = 16'hC000;
defparam \ra|addr1|o_ARADDR~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N31
dffeas \ra|addr1|o_ARADDR[31] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr1|o_ARADDR~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr1|o_ARADDR [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr1|o_ARADDR[31] .is_wysiwyg = "true";
defparam \ra|addr1|o_ARADDR[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N6
fiftyfivenm_lcell_comb \ra|addr2|o_ARADDR~31 (
// Equation(s):
// \ra|addr2|o_ARADDR~31_combout  = (\ra|addr1|o_ARADDR [31] & (\ra|addr1|o_ARVALID~q  & \ra|addr2|o_ARREADY~q ))

	.dataa(\ra|addr1|o_ARADDR [31]),
	.datab(gnd),
	.datac(\ra|addr1|o_ARVALID~q ),
	.datad(\ra|addr2|o_ARREADY~q ),
	.cin(gnd),
	.combout(\ra|addr2|o_ARADDR~31_combout ),
	.cout());
// synopsys translate_off
defparam \ra|addr2|o_ARADDR~31 .lut_mask = 16'hA000;
defparam \ra|addr2|o_ARADDR~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N7
dffeas \ra|addr2|o_ARADDR[31] (
	.clk(\ACLK~inputclkctrl_outclk ),
	.d(\ra|addr2|o_ARADDR~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ra|addr2|o_ARADDR [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ra|addr2|o_ARADDR[31] .is_wysiwyg = "true";
defparam \ra|addr2|o_ARADDR[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \RREADY~input (
	.i(RREADY),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RREADY~input_o ));
// synopsys translate_off
defparam \RREADY~input .bus_hold = "false";
defparam \RREADY~input .listen_to_nsleep_signal = "false";
defparam \RREADY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N18
fiftyfivenm_lcell_comb \rd|data1|o_RREADY (
// Equation(s):
// \rd|data1|o_RREADY~combout  = (!\ARESETn~input_o  & ((\RREADY~input_o ) # (\rd|data1|o_RREADY~combout )))

	.dataa(\RREADY~input_o ),
	.datab(gnd),
	.datac(\ARESETn~input_o ),
	.datad(\rd|data1|o_RREADY~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RREADY~combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RREADY .lut_mask = 16'h0F0A;
defparam \rd|data1|o_RREADY .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
fiftyfivenm_io_ibuf \RVALID~input (
	.i(RVALID),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RVALID~input_o ));
// synopsys translate_off
defparam \RVALID~input .bus_hold = "false";
defparam \RVALID~input .listen_to_nsleep_signal = "false";
defparam \RVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N28
fiftyfivenm_lcell_comb \rd|data2|o_RVALID (
// Equation(s):
// \rd|data2|o_RVALID~combout  = (!\ARESETn~input_o  & ((\RVALID~input_o ) # (\rd|data2|o_RVALID~combout )))

	.dataa(\RVALID~input_o ),
	.datab(gnd),
	.datac(\ARESETn~input_o ),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data2|o_RVALID~combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RVALID .lut_mask = 16'h0F0A;
defparam \rd|data2|o_RVALID .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
fiftyfivenm_io_ibuf \i_RDATA[0]~input (
	.i(i_RDATA[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[0]~input_o ));
// synopsys translate_off
defparam \i_RDATA[0]~input .bus_hold = "false";
defparam \i_RDATA[0]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N24
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~0 (
// Equation(s):
// \rd|data2|o_RDATA~0_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[0]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[0]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~0 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \RVALID~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RVALID~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RVALID~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RVALID~inputclkctrl .clock_type = "global clock";
defparam \RVALID~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N28
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[0] (
// Equation(s):
// \rd|data2|o_RDATA [0] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA [0])) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA~0_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA [0]),
	.datac(\rd|data2|o_RDATA~0_combout ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [0]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[0] .lut_mask = 16'h4450;
defparam \rd|data2|o_RDATA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N12
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~0 (
// Equation(s):
// \rd|data1|o_RDATA~0_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [0]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [0]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~0 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \RREADY~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RREADY~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RREADY~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RREADY~inputclkctrl .clock_type = "global clock";
defparam \RREADY~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N16
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[0] (
// Equation(s):
// \rd|data1|o_RDATA [0] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA [0]))) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA~0_combout ))))

	.dataa(\rd|data1|o_RDATA~0_combout ),
	.datab(\rd|data1|o_RDATA [0]),
	.datac(\RREADY~inputclkctrl_outclk ),
	.datad(\ARESETn~input_o ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [0]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[0] .lut_mask = 16'h00CA;
defparam \rd|data1|o_RDATA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
fiftyfivenm_io_ibuf \i_RDATA[1]~input (
	.i(i_RDATA[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[1]~input_o ));
// synopsys translate_off
defparam \i_RDATA[1]~input .bus_hold = "false";
defparam \i_RDATA[1]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N18
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~1 (
// Equation(s):
// \rd|data2|o_RDATA~1_combout  = (\i_RDATA[1]~input_o  & (\rd|data2|o_RVALID~combout  & \rd|data1|o_RREADY~combout ))

	.dataa(\i_RDATA[1]~input_o ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~1 .lut_mask = 16'h8080;
defparam \rd|data2|o_RDATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N14
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[1] (
// Equation(s):
// \rd|data2|o_RDATA [1] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [1]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~1_combout ))))

	.dataa(\rd|data2|o_RDATA~1_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data2|o_RDATA [1]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [1]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[1] .lut_mask = 16'h3022;
defparam \rd|data2|o_RDATA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N26
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~1 (
// Equation(s):
// \rd|data1|o_RDATA~1_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [1]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data2|o_RDATA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~1 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N10
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[1] (
// Equation(s):
// \rd|data1|o_RDATA [1] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [1])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~1_combout )))))

	.dataa(\rd|data1|o_RDATA [1]),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data1|o_RDATA~1_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [1]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[1] .lut_mask = 16'h2230;
defparam \rd|data1|o_RDATA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \i_RDATA[2]~input (
	.i(i_RDATA[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[2]~input_o ));
// synopsys translate_off
defparam \i_RDATA[2]~input .bus_hold = "false";
defparam \i_RDATA[2]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N20
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~2 (
// Equation(s):
// \rd|data2|o_RDATA~2_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[2]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[2]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~2 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N8
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[2] (
// Equation(s):
// \rd|data2|o_RDATA [2] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [2]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~2_combout ))))

	.dataa(\rd|data2|o_RDATA~2_combout ),
	.datab(\rd|data2|o_RDATA [2]),
	.datac(\ARESETn~input_o ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [2]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[2] .lut_mask = 16'h0C0A;
defparam \rd|data2|o_RDATA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N4
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~2 (
// Equation(s):
// \rd|data1|o_RDATA~2_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [2]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data2|o_RDATA [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~2 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N0
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[2] (
// Equation(s):
// \rd|data1|o_RDATA [2] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [2])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~2_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [2]),
	.datac(\rd|data1|o_RDATA~2_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [2]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[2] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \i_RDATA[3]~input (
	.i(i_RDATA[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[3]~input_o ));
// synopsys translate_off
defparam \i_RDATA[3]~input .bus_hold = "false";
defparam \i_RDATA[3]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N24
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~3 (
// Equation(s):
// \rd|data2|o_RDATA~3_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[3]~input_o ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RVALID~combout ),
	.datad(\i_RDATA[3]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~3_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~3 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N0
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[3] (
// Equation(s):
// \rd|data2|o_RDATA [3] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [3]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~3_combout ))))

	.dataa(\rd|data2|o_RDATA~3_combout ),
	.datab(\rd|data2|o_RDATA [3]),
	.datac(\ARESETn~input_o ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [3]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[3] .lut_mask = 16'h0C0A;
defparam \rd|data2|o_RDATA[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N4
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~3 (
// Equation(s):
// \rd|data1|o_RDATA~3_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \rd|data2|o_RDATA [3]))

	.dataa(\rd|data2|o_RVALID~combout ),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [3]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~3_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~3 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N20
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[3] (
// Equation(s):
// \rd|data1|o_RDATA [3] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [3])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~3_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [3]),
	.datac(\rd|data1|o_RDATA~3_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [3]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[3] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \i_RDATA[4]~input (
	.i(i_RDATA[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[4]~input_o ));
// synopsys translate_off
defparam \i_RDATA[4]~input .bus_hold = "false";
defparam \i_RDATA[4]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N10
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~4 (
// Equation(s):
// \rd|data2|o_RDATA~4_combout  = (\i_RDATA[4]~input_o  & (\rd|data1|o_RREADY~combout  & \rd|data2|o_RVALID~combout ))

	.dataa(\i_RDATA[4]~input_o ),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RVALID~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~4_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~4 .lut_mask = 16'h8080;
defparam \rd|data2|o_RDATA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N30
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[4] (
// Equation(s):
// \rd|data2|o_RDATA [4] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [4]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~4_combout ))))

	.dataa(\rd|data2|o_RDATA~4_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data2|o_RDATA [4]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [4]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[4] .lut_mask = 16'h3022;
defparam \rd|data2|o_RDATA[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N22
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~4 (
// Equation(s):
// \rd|data1|o_RDATA~4_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \rd|data2|o_RDATA [4]))

	.dataa(\rd|data2|o_RVALID~combout ),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RDATA [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~4_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~4 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N18
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[4] (
// Equation(s):
// \rd|data1|o_RDATA [4] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [4])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~4_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [4]),
	.datac(\rd|data1|o_RDATA~4_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [4]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[4] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
fiftyfivenm_io_ibuf \i_RDATA[5]~input (
	.i(i_RDATA[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[5]~input_o ));
// synopsys translate_off
defparam \i_RDATA[5]~input .bus_hold = "false";
defparam \i_RDATA[5]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N12
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~5 (
// Equation(s):
// \rd|data2|o_RDATA~5_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[5]~input_o ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RVALID~combout ),
	.datad(\i_RDATA[5]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~5_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~5 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N28
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[5] (
// Equation(s):
// \rd|data2|o_RDATA [5] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [5]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~5_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~5_combout ),
	.datac(\rd|data2|o_RDATA [5]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [5]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[5] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N8
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~5 (
// Equation(s):
// \rd|data1|o_RDATA~5_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \rd|data2|o_RDATA [5]))

	.dataa(\rd|data2|o_RVALID~combout ),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [5]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~5_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~5 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N16
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[5] (
// Equation(s):
// \rd|data1|o_RDATA [5] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [5])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~5_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [5]),
	.datac(\rd|data1|o_RDATA~5_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [5]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[5] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \i_RDATA[6]~input (
	.i(i_RDATA[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[6]~input_o ));
// synopsys translate_off
defparam \i_RDATA[6]~input .bus_hold = "false";
defparam \i_RDATA[6]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N24
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~6 (
// Equation(s):
// \rd|data2|o_RDATA~6_combout  = (\rd|data1|o_RREADY~combout  & (\i_RDATA[6]~input_o  & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\i_RDATA[6]~input_o ),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~6_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~6 .lut_mask = 16'hA000;
defparam \rd|data2|o_RDATA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N28
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[6] (
// Equation(s):
// \rd|data2|o_RDATA [6] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA [6])) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA~6_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA [6]),
	.datac(\rd|data2|o_RDATA~6_combout ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [6]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[6] .lut_mask = 16'h4450;
defparam \rd|data2|o_RDATA[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N8
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~6 (
// Equation(s):
// \rd|data1|o_RDATA~6_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [6]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\rd|data2|o_RVALID~combout ),
	.datad(\rd|data2|o_RDATA [6]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~6_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~6 .lut_mask = 16'hA000;
defparam \rd|data1|o_RDATA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N20
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[6] (
// Equation(s):
// \rd|data1|o_RDATA [6] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [6])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~6_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [6]),
	.datac(\rd|data1|o_RDATA~6_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [6]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[6] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N8
fiftyfivenm_io_ibuf \i_RDATA[7]~input (
	.i(i_RDATA[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[7]~input_o ));
// synopsys translate_off
defparam \i_RDATA[7]~input .bus_hold = "false";
defparam \i_RDATA[7]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N18
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~7 (
// Equation(s):
// \rd|data2|o_RDATA~7_combout  = (\rd|data1|o_RREADY~combout  & (\i_RDATA[7]~input_o  & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\i_RDATA[7]~input_o ),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~7_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~7 .lut_mask = 16'hA000;
defparam \rd|data2|o_RDATA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N26
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[7] (
// Equation(s):
// \rd|data2|o_RDATA [7] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [7]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~7_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~7_combout ),
	.datac(\rd|data2|o_RDATA [7]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [7]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[7] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N22
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~7 (
// Equation(s):
// \rd|data1|o_RDATA~7_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RDATA [7] & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\rd|data2|o_RDATA [7]),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~7_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~7 .lut_mask = 16'hA000;
defparam \rd|data1|o_RDATA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N2
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[7] (
// Equation(s):
// \rd|data1|o_RDATA [7] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [7])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~7_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [7]),
	.datac(\rd|data1|o_RDATA~7_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [7]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[7] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
fiftyfivenm_io_ibuf \i_RDATA[8]~input (
	.i(i_RDATA[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[8]~input_o ));
// synopsys translate_off
defparam \i_RDATA[8]~input .bus_hold = "false";
defparam \i_RDATA[8]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N16
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~8 (
// Equation(s):
// \rd|data2|o_RDATA~8_combout  = (\rd|data1|o_RREADY~combout  & (\i_RDATA[8]~input_o  & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\i_RDATA[8]~input_o ),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~8_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~8 .lut_mask = 16'hA000;
defparam \rd|data2|o_RDATA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N12
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[8] (
// Equation(s):
// \rd|data2|o_RDATA [8] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA [8])) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA~8_combout )))))

	.dataa(\rd|data2|o_RDATA [8]),
	.datab(\rd|data2|o_RDATA~8_combout ),
	.datac(\ARESETn~input_o ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [8]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[8] .lut_mask = 16'h0A0C;
defparam \rd|data2|o_RDATA[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N4
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~8 (
// Equation(s):
// \rd|data1|o_RDATA~8_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [8]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [8]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~8_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~8 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N0
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[8] (
// Equation(s):
// \rd|data1|o_RDATA [8] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [8])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~8_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [8]),
	.datac(\rd|data1|o_RDATA~8_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [8]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[8] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
fiftyfivenm_io_ibuf \i_RDATA[9]~input (
	.i(i_RDATA[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[9]~input_o ));
// synopsys translate_off
defparam \i_RDATA[9]~input .bus_hold = "false";
defparam \i_RDATA[9]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N20
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~9 (
// Equation(s):
// \rd|data2|o_RDATA~9_combout  = (\rd|data1|o_RREADY~combout  & (\i_RDATA[9]~input_o  & \rd|data2|o_RVALID~combout ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\i_RDATA[9]~input_o ),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~9_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~9 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N12
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[9] (
// Equation(s):
// \rd|data2|o_RDATA [9] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [9]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~9_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~9_combout ),
	.datac(\rd|data2|o_RDATA [9]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [9]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[9] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N28
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~9 (
// Equation(s):
// \rd|data1|o_RDATA~9_combout  = (\rd|data2|o_RDATA [9] & (\rd|data2|o_RVALID~combout  & \rd|data1|o_RREADY~combout ))

	.dataa(\rd|data2|o_RDATA [9]),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\rd|data1|o_RREADY~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~9_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~9 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N0
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[9] (
// Equation(s):
// \rd|data1|o_RDATA [9] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [9])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~9_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [9]),
	.datac(\RREADY~inputclkctrl_outclk ),
	.datad(\rd|data1|o_RDATA~9_combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [9]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[9] .lut_mask = 16'h4540;
defparam \rd|data1|o_RDATA[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
fiftyfivenm_io_ibuf \i_RDATA[10]~input (
	.i(i_RDATA[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[10]~input_o ));
// synopsys translate_off
defparam \i_RDATA[10]~input .bus_hold = "false";
defparam \i_RDATA[10]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N6
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~10 (
// Equation(s):
// \rd|data2|o_RDATA~10_combout  = (\rd|data2|o_RVALID~combout  & (\i_RDATA[10]~input_o  & \rd|data1|o_RREADY~combout ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\i_RDATA[10]~input_o ),
	.datad(\rd|data1|o_RREADY~combout ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~10_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~10 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N14
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[10] (
// Equation(s):
// \rd|data2|o_RDATA [10] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [10]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~10_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~10_combout ),
	.datac(\rd|data2|o_RDATA [10]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [10]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[10] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N26
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~10 (
// Equation(s):
// \rd|data1|o_RDATA~10_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RDATA [10] & \rd|data2|o_RVALID~combout ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RDATA [10]),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~10_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~10 .lut_mask = 16'hC000;
defparam \rd|data1|o_RDATA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N18
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[10] (
// Equation(s):
// \rd|data1|o_RDATA [10] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [10])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~10_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [10]),
	.datac(\rd|data1|o_RDATA~10_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [10]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[10] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
fiftyfivenm_io_ibuf \i_RDATA[11]~input (
	.i(i_RDATA[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[11]~input_o ));
// synopsys translate_off
defparam \i_RDATA[11]~input .bus_hold = "false";
defparam \i_RDATA[11]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N24
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~11 (
// Equation(s):
// \rd|data2|o_RDATA~11_combout  = (\rd|data1|o_RREADY~combout  & (\i_RDATA[11]~input_o  & \rd|data2|o_RVALID~combout ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\i_RDATA[11]~input_o ),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~11_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~11 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N4
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[11] (
// Equation(s):
// \rd|data2|o_RDATA [11] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [11]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~11_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~11_combout ),
	.datac(\rd|data2|o_RDATA [11]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [11]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[11] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N8
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~11 (
// Equation(s):
// \rd|data1|o_RDATA~11_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RDATA [11] & \rd|data2|o_RVALID~combout ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RDATA [11]),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~11_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~11 .lut_mask = 16'hC000;
defparam \rd|data1|o_RDATA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N16
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[11] (
// Equation(s):
// \rd|data1|o_RDATA [11] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [11])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~11_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [11]),
	.datac(\rd|data1|o_RDATA~11_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [11]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[11] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
fiftyfivenm_io_ibuf \i_RDATA[12]~input (
	.i(i_RDATA[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[12]~input_o ));
// synopsys translate_off
defparam \i_RDATA[12]~input .bus_hold = "false";
defparam \i_RDATA[12]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~12 (
// Equation(s):
// \rd|data2|o_RDATA~12_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[12]~input_o ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\i_RDATA[12]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~12_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~12 .lut_mask = 16'h8800;
defparam \rd|data2|o_RDATA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N28
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[12] (
// Equation(s):
// \rd|data2|o_RDATA [12] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [12]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~12_combout ))))

	.dataa(\rd|data2|o_RDATA~12_combout ),
	.datab(\rd|data2|o_RDATA [12]),
	.datac(\ARESETn~input_o ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [12]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[12] .lut_mask = 16'h0C0A;
defparam \rd|data2|o_RDATA[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N4
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~12 (
// Equation(s):
// \rd|data1|o_RDATA~12_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [12]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [12]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~12_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~12 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[12] (
// Equation(s):
// \rd|data1|o_RDATA [12] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [12])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~12_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [12]),
	.datac(\rd|data1|o_RDATA~12_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [12]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[12] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
fiftyfivenm_io_ibuf \i_RDATA[13]~input (
	.i(i_RDATA[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[13]~input_o ));
// synopsys translate_off
defparam \i_RDATA[13]~input .bus_hold = "false";
defparam \i_RDATA[13]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~13 (
// Equation(s):
// \rd|data2|o_RDATA~13_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[13]~input_o ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\i_RDATA[13]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~13_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~13 .lut_mask = 16'h8800;
defparam \rd|data2|o_RDATA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N30
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[13] (
// Equation(s):
// \rd|data2|o_RDATA [13] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [13]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~13_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~13_combout ),
	.datac(\rd|data2|o_RDATA [13]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [13]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[13] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~13 (
// Equation(s):
// \rd|data1|o_RDATA~13_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RDATA [13] & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\rd|data2|o_RDATA [13]),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~13_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~13 .lut_mask = 16'hA000;
defparam \rd|data1|o_RDATA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N2
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[13] (
// Equation(s):
// \rd|data1|o_RDATA [13] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [13])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~13_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [13]),
	.datac(\rd|data1|o_RDATA~13_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [13]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[13] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
fiftyfivenm_io_ibuf \i_RDATA[14]~input (
	.i(i_RDATA[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[14]~input_o ));
// synopsys translate_off
defparam \i_RDATA[14]~input .bus_hold = "false";
defparam \i_RDATA[14]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N24
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~14 (
// Equation(s):
// \rd|data2|o_RDATA~14_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[14]~input_o ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\i_RDATA[14]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~14_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~14 .lut_mask = 16'h8800;
defparam \rd|data2|o_RDATA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[14] (
// Equation(s):
// \rd|data2|o_RDATA [14] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [14]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~14_combout ))))

	.dataa(\rd|data2|o_RDATA~14_combout ),
	.datab(\rd|data2|o_RDATA [14]),
	.datac(\ARESETn~input_o ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [14]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[14] .lut_mask = 16'h0C0A;
defparam \rd|data2|o_RDATA[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N8
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~14 (
// Equation(s):
// \rd|data1|o_RDATA~14_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [14]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [14]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~14_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~14 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[14] (
// Equation(s):
// \rd|data1|o_RDATA [14] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [14])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~14_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [14]),
	.datac(\rd|data1|o_RDATA~14_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [14]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[14] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \i_RDATA[15]~input (
	.i(i_RDATA[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[15]~input_o ));
// synopsys translate_off
defparam \i_RDATA[15]~input .bus_hold = "false";
defparam \i_RDATA[15]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N24
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~15 (
// Equation(s):
// \rd|data2|o_RDATA~15_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[15]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[15]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~15_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~15 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N12
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[15] (
// Equation(s):
// \rd|data2|o_RDATA [15] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA [15])) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA~15_combout )))))

	.dataa(\rd|data2|o_RDATA [15]),
	.datab(\rd|data2|o_RDATA~15_combout ),
	.datac(\ARESETn~input_o ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [15]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[15] .lut_mask = 16'h0A0C;
defparam \rd|data2|o_RDATA[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N8
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~15 (
// Equation(s):
// \rd|data1|o_RDATA~15_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [15]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [15]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~15_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~15 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N0
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[15] (
// Equation(s):
// \rd|data1|o_RDATA [15] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [15])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~15_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [15]),
	.datac(\rd|data1|o_RDATA~15_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [15]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[15] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
fiftyfivenm_io_ibuf \i_RDATA[16]~input (
	.i(i_RDATA[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[16]~input_o ));
// synopsys translate_off
defparam \i_RDATA[16]~input .bus_hold = "false";
defparam \i_RDATA[16]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N18
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~16 (
// Equation(s):
// \rd|data2|o_RDATA~16_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[16]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[16]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~16_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~16 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N30
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[16] (
// Equation(s):
// \rd|data2|o_RDATA [16] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [16]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~16_combout ))))

	.dataa(\rd|data2|o_RDATA~16_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data2|o_RDATA [16]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [16]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[16] .lut_mask = 16'h3022;
defparam \rd|data2|o_RDATA[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N26
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~16 (
// Equation(s):
// \rd|data1|o_RDATA~16_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [16]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data2|o_RDATA [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~16_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~16 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N10
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[16] (
// Equation(s):
// \rd|data1|o_RDATA [16] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [16])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~16_combout )))))

	.dataa(\rd|data1|o_RDATA [16]),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data1|o_RDATA~16_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [16]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[16] .lut_mask = 16'h2230;
defparam \rd|data1|o_RDATA[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \i_RDATA[17]~input (
	.i(i_RDATA[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[17]~input_o ));
// synopsys translate_off
defparam \i_RDATA[17]~input .bus_hold = "false";
defparam \i_RDATA[17]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N16
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~17 (
// Equation(s):
// \rd|data2|o_RDATA~17_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[17]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[17]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~17_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~17 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N28
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[17] (
// Equation(s):
// \rd|data2|o_RDATA [17] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [17]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~17_combout ))))

	.dataa(\rd|data2|o_RDATA~17_combout ),
	.datab(\rd|data2|o_RDATA [17]),
	.datac(\ARESETn~input_o ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [17]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[17] .lut_mask = 16'h0C0A;
defparam \rd|data2|o_RDATA[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N4
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~17 (
// Equation(s):
// \rd|data1|o_RDATA~17_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [17]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [17]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~17_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~17 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N20
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[17] (
// Equation(s):
// \rd|data1|o_RDATA [17] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [17])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~17_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [17]),
	.datac(\rd|data1|o_RDATA~17_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [17]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[17] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N8
fiftyfivenm_io_ibuf \i_RDATA[18]~input (
	.i(i_RDATA[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[18]~input_o ));
// synopsys translate_off
defparam \i_RDATA[18]~input .bus_hold = "false";
defparam \i_RDATA[18]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N24
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~18 (
// Equation(s):
// \rd|data2|o_RDATA~18_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[18]~input_o ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RVALID~combout ),
	.datad(\i_RDATA[18]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~18_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~18 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N4
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[18] (
// Equation(s):
// \rd|data2|o_RDATA [18] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [18]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~18_combout ))))

	.dataa(\rd|data2|o_RDATA~18_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data2|o_RDATA [18]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [18]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[18] .lut_mask = 16'h3022;
defparam \rd|data2|o_RDATA[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N8
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~18 (
// Equation(s):
// \rd|data1|o_RDATA~18_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \rd|data2|o_RDATA [18]))

	.dataa(\rd|data2|o_RVALID~combout ),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RDATA [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~18_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~18 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[18] (
// Equation(s):
// \rd|data1|o_RDATA [18] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [18])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~18_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [18]),
	.datac(\rd|data1|o_RDATA~18_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [18]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[18] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
fiftyfivenm_io_ibuf \i_RDATA[19]~input (
	.i(i_RDATA[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[19]~input_o ));
// synopsys translate_off
defparam \i_RDATA[19]~input .bus_hold = "false";
defparam \i_RDATA[19]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N6
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~19 (
// Equation(s):
// \rd|data2|o_RDATA~19_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[19]~input_o ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RVALID~combout ),
	.datad(\i_RDATA[19]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~19_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~19 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N22
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[19] (
// Equation(s):
// \rd|data2|o_RDATA [19] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [19]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~19_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~19_combout ),
	.datac(\rd|data2|o_RDATA [19]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [19]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[19] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N26
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~19 (
// Equation(s):
// \rd|data1|o_RDATA~19_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \rd|data2|o_RDATA [19]))

	.dataa(\rd|data2|o_RVALID~combout ),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RDATA [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~19_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~19 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N10
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[19] (
// Equation(s):
// \rd|data1|o_RDATA [19] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [19])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~19_combout )))))

	.dataa(\rd|data1|o_RDATA [19]),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data1|o_RDATA~19_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [19]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[19] .lut_mask = 16'h2230;
defparam \rd|data1|o_RDATA[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
fiftyfivenm_io_ibuf \i_RDATA[20]~input (
	.i(i_RDATA[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[20]~input_o ));
// synopsys translate_off
defparam \i_RDATA[20]~input .bus_hold = "false";
defparam \i_RDATA[20]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N20
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~20 (
// Equation(s):
// \rd|data2|o_RDATA~20_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[20]~input_o ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RVALID~combout ),
	.datad(\i_RDATA[20]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~20_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~20 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N12
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[20] (
// Equation(s):
// \rd|data2|o_RDATA [20] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA [20])) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA~20_combout )))))

	.dataa(\rd|data2|o_RDATA [20]),
	.datab(\rd|data2|o_RDATA~20_combout ),
	.datac(\ARESETn~input_o ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [20]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[20] .lut_mask = 16'h0A0C;
defparam \rd|data2|o_RDATA[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~20 (
// Equation(s):
// \rd|data1|o_RDATA~20_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \rd|data2|o_RDATA [20]))

	.dataa(\rd|data2|o_RVALID~combout ),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [20]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~20_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~20 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N0
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[20] (
// Equation(s):
// \rd|data1|o_RDATA [20] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [20])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~20_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [20]),
	.datac(\RREADY~inputclkctrl_outclk ),
	.datad(\rd|data1|o_RDATA~20_combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [20]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[20] .lut_mask = 16'h4540;
defparam \rd|data1|o_RDATA[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
fiftyfivenm_io_ibuf \i_RDATA[21]~input (
	.i(i_RDATA[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[21]~input_o ));
// synopsys translate_off
defparam \i_RDATA[21]~input .bus_hold = "false";
defparam \i_RDATA[21]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N20
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~21 (
// Equation(s):
// \rd|data2|o_RDATA~21_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[21]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[21]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~21_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~21 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[21] (
// Equation(s):
// \rd|data2|o_RDATA [21] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA [21])) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA~21_combout )))))

	.dataa(\rd|data2|o_RDATA [21]),
	.datab(\rd|data2|o_RDATA~21_combout ),
	.datac(\ARESETn~input_o ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [21]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[21] .lut_mask = 16'h0A0C;
defparam \rd|data2|o_RDATA[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N8
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~21 (
// Equation(s):
// \rd|data1|o_RDATA~21_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [21]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [21]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~21_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~21 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[21] (
// Equation(s):
// \rd|data1|o_RDATA [21] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [21])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~21_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [21]),
	.datac(\rd|data1|o_RDATA~21_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [21]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[21] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
fiftyfivenm_io_ibuf \i_RDATA[22]~input (
	.i(i_RDATA[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[22]~input_o ));
// synopsys translate_off
defparam \i_RDATA[22]~input .bus_hold = "false";
defparam \i_RDATA[22]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~22 (
// Equation(s):
// \rd|data2|o_RDATA~22_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[22]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[22]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~22_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~22 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[22] (
// Equation(s):
// \rd|data2|o_RDATA [22] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [22]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~22_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~22_combout ),
	.datac(\rd|data2|o_RDATA [22]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [22]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[22] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N14
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~22 (
// Equation(s):
// \rd|data1|o_RDATA~22_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RDATA [22] & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\rd|data2|o_RDATA [22]),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~22_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~22 .lut_mask = 16'hA000;
defparam \rd|data1|o_RDATA~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[22] (
// Equation(s):
// \rd|data1|o_RDATA [22] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [22])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~22_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [22]),
	.datac(\rd|data1|o_RDATA~22_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [22]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[22] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
fiftyfivenm_io_ibuf \i_RDATA[23]~input (
	.i(i_RDATA[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[23]~input_o ));
// synopsys translate_off
defparam \i_RDATA[23]~input .bus_hold = "false";
defparam \i_RDATA[23]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N24
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~23 (
// Equation(s):
// \rd|data2|o_RDATA~23_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[23]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[23]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~23_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~23 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[23] (
// Equation(s):
// \rd|data2|o_RDATA [23] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA [23])) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA~23_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA [23]),
	.datac(\rd|data2|o_RDATA~23_combout ),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [23]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[23] .lut_mask = 16'h4450;
defparam \rd|data2|o_RDATA[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~23 (
// Equation(s):
// \rd|data1|o_RDATA~23_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [23]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\rd|data2|o_RDATA [23]),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~23_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~23 .lut_mask = 16'h8800;
defparam \rd|data1|o_RDATA~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[23] (
// Equation(s):
// \rd|data1|o_RDATA [23] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [23])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~23_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [23]),
	.datac(\rd|data1|o_RDATA~23_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [23]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[23] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
fiftyfivenm_io_ibuf \i_RDATA[24]~input (
	.i(i_RDATA[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[24]~input_o ));
// synopsys translate_off
defparam \i_RDATA[24]~input .bus_hold = "false";
defparam \i_RDATA[24]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N6
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~24 (
// Equation(s):
// \rd|data2|o_RDATA~24_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[24]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[24]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~24_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~24 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N30
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[24] (
// Equation(s):
// \rd|data2|o_RDATA [24] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [24]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~24_combout ))))

	.dataa(\rd|data2|o_RDATA~24_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data2|o_RDATA [24]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [24]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[24] .lut_mask = 16'h3022;
defparam \rd|data2|o_RDATA[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N22
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~24 (
// Equation(s):
// \rd|data1|o_RDATA~24_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [24]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data2|o_RDATA [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~24_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~24 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N2
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[24] (
// Equation(s):
// \rd|data1|o_RDATA [24] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [24])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~24_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [24]),
	.datac(\rd|data1|o_RDATA~24_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [24]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[24] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
fiftyfivenm_io_ibuf \i_RDATA[25]~input (
	.i(i_RDATA[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[25]~input_o ));
// synopsys translate_off
defparam \i_RDATA[25]~input .bus_hold = "false";
defparam \i_RDATA[25]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N18
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~25 (
// Equation(s):
// \rd|data2|o_RDATA~25_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[25]~input_o ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\i_RDATA[25]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~25_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~25 .lut_mask = 16'h8080;
defparam \rd|data2|o_RDATA~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N26
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[25] (
// Equation(s):
// \rd|data2|o_RDATA [25] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [25]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~25_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~25_combout ),
	.datac(\rd|data2|o_RDATA [25]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [25]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[25] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N30
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~25 (
// Equation(s):
// \rd|data1|o_RDATA~25_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RDATA [25] & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\rd|data2|o_RDATA [25]),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~25_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~25 .lut_mask = 16'hA000;
defparam \rd|data1|o_RDATA~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[25] (
// Equation(s):
// \rd|data1|o_RDATA [25] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [25])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~25_combout )))))

	.dataa(\rd|data1|o_RDATA [25]),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data1|o_RDATA~25_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [25]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[25] .lut_mask = 16'h2230;
defparam \rd|data1|o_RDATA[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \i_RDATA[26]~input (
	.i(i_RDATA[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[26]~input_o ));
// synopsys translate_off
defparam \i_RDATA[26]~input .bus_hold = "false";
defparam \i_RDATA[26]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N6
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~26 (
// Equation(s):
// \rd|data2|o_RDATA~26_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[26]~input_o ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RVALID~combout ),
	.datad(\i_RDATA[26]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~26_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~26 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N26
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[26] (
// Equation(s):
// \rd|data2|o_RDATA [26] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [26]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~26_combout ))))

	.dataa(\rd|data2|o_RDATA~26_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data2|o_RDATA [26]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [26]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[26] .lut_mask = 16'h3022;
defparam \rd|data2|o_RDATA[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N14
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~26 (
// Equation(s):
// \rd|data1|o_RDATA~26_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \rd|data2|o_RDATA [26]))

	.dataa(\rd|data2|o_RVALID~combout ),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RDATA [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~26_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~26 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N2
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[26] (
// Equation(s):
// \rd|data1|o_RDATA [26] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [26])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~26_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [26]),
	.datac(\rd|data1|o_RDATA~26_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [26]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[26] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N15
fiftyfivenm_io_ibuf \i_RDATA[27]~input (
	.i(i_RDATA[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[27]~input_o ));
// synopsys translate_off
defparam \i_RDATA[27]~input .bus_hold = "false";
defparam \i_RDATA[27]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N6
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~27 (
// Equation(s):
// \rd|data2|o_RDATA~27_combout  = (\rd|data1|o_RREADY~combout  & (\i_RDATA[27]~input_o  & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\i_RDATA[27]~input_o ),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~27_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~27 .lut_mask = 16'hA000;
defparam \rd|data2|o_RDATA~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N14
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[27] (
// Equation(s):
// \rd|data2|o_RDATA [27] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [27]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~27_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~27_combout ),
	.datac(\rd|data2|o_RDATA [27]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [27]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[27] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N30
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~27 (
// Equation(s):
// \rd|data1|o_RDATA~27_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RDATA [27] & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\rd|data2|o_RDATA [27]),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~27_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~27 .lut_mask = 16'hA000;
defparam \rd|data1|o_RDATA~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N10
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[27] (
// Equation(s):
// \rd|data1|o_RDATA [27] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [27])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~27_combout )))))

	.dataa(\rd|data1|o_RDATA [27]),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data1|o_RDATA~27_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [27]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[27] .lut_mask = 16'h2230;
defparam \rd|data1|o_RDATA[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
fiftyfivenm_io_ibuf \i_RDATA[28]~input (
	.i(i_RDATA[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[28]~input_o ));
// synopsys translate_off
defparam \i_RDATA[28]~input .bus_hold = "false";
defparam \i_RDATA[28]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N2
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~28 (
// Equation(s):
// \rd|data2|o_RDATA~28_combout  = (\rd|data1|o_RREADY~combout  & (\i_RDATA[28]~input_o  & \rd|data2|o_RVALID~combout ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\i_RDATA[28]~input_o ),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~28_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~28 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N30
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[28] (
// Equation(s):
// \rd|data2|o_RDATA [28] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [28]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~28_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~28_combout ),
	.datac(\rd|data2|o_RDATA [28]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [28]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[28] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N22
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~28 (
// Equation(s):
// \rd|data1|o_RDATA~28_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RDATA [28] & \rd|data2|o_RVALID~combout ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RDATA [28]),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~28_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~28 .lut_mask = 16'hC000;
defparam \rd|data1|o_RDATA~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N10
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[28] (
// Equation(s):
// \rd|data1|o_RDATA [28] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [28])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~28_combout )))))

	.dataa(\rd|data1|o_RDATA [28]),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data1|o_RDATA~28_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [28]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[28] .lut_mask = 16'h2230;
defparam \rd|data1|o_RDATA[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
fiftyfivenm_io_ibuf \i_RDATA[29]~input (
	.i(i_RDATA[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[29]~input_o ));
// synopsys translate_off
defparam \i_RDATA[29]~input .bus_hold = "false";
defparam \i_RDATA[29]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N6
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~29 (
// Equation(s):
// \rd|data2|o_RDATA~29_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[29]~input_o ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(gnd),
	.datad(\i_RDATA[29]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~29_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~29 .lut_mask = 16'h8800;
defparam \rd|data2|o_RDATA~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N26
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[29] (
// Equation(s):
// \rd|data2|o_RDATA [29] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [29]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~29_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~29_combout ),
	.datac(\rd|data2|o_RDATA [29]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [29]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[29] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N22
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~29 (
// Equation(s):
// \rd|data1|o_RDATA~29_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RDATA [29] & \rd|data2|o_RVALID~combout ))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(gnd),
	.datac(\rd|data2|o_RDATA [29]),
	.datad(\rd|data2|o_RVALID~combout ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~29_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~29 .lut_mask = 16'hA000;
defparam \rd|data1|o_RDATA~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N18
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[29] (
// Equation(s):
// \rd|data1|o_RDATA [29] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [29])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~29_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [29]),
	.datac(\rd|data1|o_RDATA~29_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [29]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[29] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \i_RDATA[30]~input (
	.i(i_RDATA[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[30]~input_o ));
// synopsys translate_off
defparam \i_RDATA[30]~input .bus_hold = "false";
defparam \i_RDATA[30]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N6
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~30 (
// Equation(s):
// \rd|data2|o_RDATA~30_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \i_RDATA[30]~input_o ))

	.dataa(gnd),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data1|o_RREADY~combout ),
	.datad(\i_RDATA[30]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~30_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~30 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N14
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[30] (
// Equation(s):
// \rd|data2|o_RDATA [30] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [30]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~30_combout ))))

	.dataa(\rd|data2|o_RDATA~30_combout ),
	.datab(\ARESETn~input_o ),
	.datac(\rd|data2|o_RDATA [30]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [30]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[30] .lut_mask = 16'h3022;
defparam \rd|data2|o_RDATA[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N22
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~30 (
// Equation(s):
// \rd|data1|o_RDATA~30_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \rd|data2|o_RDATA [30]))

	.dataa(\rd|data1|o_RREADY~combout ),
	.datab(\rd|data2|o_RVALID~combout ),
	.datac(\rd|data2|o_RDATA [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~30_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~30 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N2
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[30] (
// Equation(s):
// \rd|data1|o_RDATA [30] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [30])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~30_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [30]),
	.datac(\rd|data1|o_RDATA~30_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [30]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[30] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
fiftyfivenm_io_ibuf \i_RDATA[31]~input (
	.i(i_RDATA[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RDATA[31]~input_o ));
// synopsys translate_off
defparam \i_RDATA[31]~input .bus_hold = "false";
defparam \i_RDATA[31]~input .listen_to_nsleep_signal = "false";
defparam \i_RDATA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N2
fiftyfivenm_lcell_comb \rd|data2|o_RDATA~31 (
// Equation(s):
// \rd|data2|o_RDATA~31_combout  = (\rd|data1|o_RREADY~combout  & (\rd|data2|o_RVALID~combout  & \i_RDATA[31]~input_o ))

	.dataa(gnd),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RVALID~combout ),
	.datad(\i_RDATA[31]~input_o ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA~31_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA~31 .lut_mask = 16'hC000;
defparam \rd|data2|o_RDATA~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N30
fiftyfivenm_lcell_comb \rd|data2|o_RDATA[31] (
// Equation(s):
// \rd|data2|o_RDATA [31] = (!\ARESETn~input_o  & ((GLOBAL(\RVALID~inputclkctrl_outclk ) & ((\rd|data2|o_RDATA [31]))) # (!GLOBAL(\RVALID~inputclkctrl_outclk ) & (\rd|data2|o_RDATA~31_combout ))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data2|o_RDATA~31_combout ),
	.datac(\rd|data2|o_RDATA [31]),
	.datad(\RVALID~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data2|o_RDATA [31]),
	.cout());
// synopsys translate_off
defparam \rd|data2|o_RDATA[31] .lut_mask = 16'h5044;
defparam \rd|data2|o_RDATA[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N14
fiftyfivenm_lcell_comb \rd|data1|o_RDATA~31 (
// Equation(s):
// \rd|data1|o_RDATA~31_combout  = (\rd|data2|o_RVALID~combout  & (\rd|data1|o_RREADY~combout  & \rd|data2|o_RDATA [31]))

	.dataa(\rd|data2|o_RVALID~combout ),
	.datab(\rd|data1|o_RREADY~combout ),
	.datac(\rd|data2|o_RDATA [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA~31_combout ),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA~31 .lut_mask = 16'h8080;
defparam \rd|data1|o_RDATA~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N18
fiftyfivenm_lcell_comb \rd|data1|o_RDATA[31] (
// Equation(s):
// \rd|data1|o_RDATA [31] = (!\ARESETn~input_o  & ((GLOBAL(\RREADY~inputclkctrl_outclk ) & (\rd|data1|o_RDATA [31])) # (!GLOBAL(\RREADY~inputclkctrl_outclk ) & ((\rd|data1|o_RDATA~31_combout )))))

	.dataa(\ARESETn~input_o ),
	.datab(\rd|data1|o_RDATA [31]),
	.datac(\rd|data1|o_RDATA~31_combout ),
	.datad(\RREADY~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\rd|data1|o_RDATA [31]),
	.cout());
// synopsys translate_off
defparam \rd|data1|o_RDATA[31] .lut_mask = 16'h4450;
defparam \rd|data1|o_RDATA[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \BREADY~input (
	.i(BREADY),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BREADY~input_o ));
// synopsys translate_off
defparam \BREADY~input .bus_hold = "false";
defparam \BREADY~input .listen_to_nsleep_signal = "false";
defparam \BREADY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N15
fiftyfivenm_io_ibuf \BVALID~input (
	.i(BVALID),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BVALID~input_o ));
// synopsys translate_off
defparam \BVALID~input .bus_hold = "false";
defparam \BVALID~input .listen_to_nsleep_signal = "false";
defparam \BVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N29
fiftyfivenm_io_ibuf \i_BRESP[0]~input (
	.i(i_BRESP[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_BRESP[0]~input_o ));
// synopsys translate_off
defparam \i_BRESP[0]~input .bus_hold = "false";
defparam \i_BRESP[0]~input .listen_to_nsleep_signal = "false";
defparam \i_BRESP[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \i_BRESP[1]~input (
	.i(i_BRESP[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_BRESP[1]~input_o ));
// synopsys translate_off
defparam \i_BRESP[1]~input .bus_hold = "false";
defparam \i_BRESP[1]~input .listen_to_nsleep_signal = "false";
defparam \i_BRESP[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
fiftyfivenm_io_ibuf \AWPROT[0]~input (
	.i(AWPROT[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AWPROT[0]~input_o ));
// synopsys translate_off
defparam \AWPROT[0]~input .bus_hold = "false";
defparam \AWPROT[0]~input .listen_to_nsleep_signal = "false";
defparam \AWPROT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \AWPROT[1]~input (
	.i(AWPROT[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AWPROT[1]~input_o ));
// synopsys translate_off
defparam \AWPROT[1]~input .bus_hold = "false";
defparam \AWPROT[1]~input .listen_to_nsleep_signal = "false";
defparam \AWPROT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N15
fiftyfivenm_io_ibuf \AWPROT[2]~input (
	.i(AWPROT[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AWPROT[2]~input_o ));
// synopsys translate_off
defparam \AWPROT[2]~input .bus_hold = "false";
defparam \AWPROT[2]~input .listen_to_nsleep_signal = "false";
defparam \AWPROT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
fiftyfivenm_io_ibuf \ARPROT[0]~input (
	.i(ARPROT[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARPROT[0]~input_o ));
// synopsys translate_off
defparam \ARPROT[0]~input .bus_hold = "false";
defparam \ARPROT[0]~input .listen_to_nsleep_signal = "false";
defparam \ARPROT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \ARPROT[1]~input (
	.i(ARPROT[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARPROT[1]~input_o ));
// synopsys translate_off
defparam \ARPROT[1]~input .bus_hold = "false";
defparam \ARPROT[1]~input .listen_to_nsleep_signal = "false";
defparam \ARPROT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N22
fiftyfivenm_io_ibuf \ARPROT[2]~input (
	.i(ARPROT[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARPROT[2]~input_o ));
// synopsys translate_off
defparam \ARPROT[2]~input .bus_hold = "false";
defparam \ARPROT[2]~input .listen_to_nsleep_signal = "false";
defparam \ARPROT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N8
fiftyfivenm_io_ibuf \i_RRESP[0]~input (
	.i(i_RRESP[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RRESP[0]~input_o ));
// synopsys translate_off
defparam \i_RRESP[0]~input .bus_hold = "false";
defparam \i_RRESP[0]~input .listen_to_nsleep_signal = "false";
defparam \i_RRESP[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N29
fiftyfivenm_io_ibuf \i_RRESP[1]~input (
	.i(i_RRESP[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_RRESP[1]~input_o ));
// synopsys translate_off
defparam \i_RRESP[1]~input .bus_hold = "false";
defparam \i_RRESP[1]~input .listen_to_nsleep_signal = "false";
defparam \i_RRESP[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign o_BRESP[0] = \o_BRESP[0]~output_o ;

assign o_BRESP[1] = \o_BRESP[1]~output_o ;

assign o_WDATA[0] = \o_WDATA[0]~output_o ;

assign o_WDATA[1] = \o_WDATA[1]~output_o ;

assign o_WDATA[2] = \o_WDATA[2]~output_o ;

assign o_WDATA[3] = \o_WDATA[3]~output_o ;

assign o_WDATA[4] = \o_WDATA[4]~output_o ;

assign o_WDATA[5] = \o_WDATA[5]~output_o ;

assign o_WDATA[6] = \o_WDATA[6]~output_o ;

assign o_WDATA[7] = \o_WDATA[7]~output_o ;

assign o_WDATA[8] = \o_WDATA[8]~output_o ;

assign o_WDATA[9] = \o_WDATA[9]~output_o ;

assign o_WDATA[10] = \o_WDATA[10]~output_o ;

assign o_WDATA[11] = \o_WDATA[11]~output_o ;

assign o_WDATA[12] = \o_WDATA[12]~output_o ;

assign o_WDATA[13] = \o_WDATA[13]~output_o ;

assign o_WDATA[14] = \o_WDATA[14]~output_o ;

assign o_WDATA[15] = \o_WDATA[15]~output_o ;

assign o_WDATA[16] = \o_WDATA[16]~output_o ;

assign o_WDATA[17] = \o_WDATA[17]~output_o ;

assign o_WDATA[18] = \o_WDATA[18]~output_o ;

assign o_WDATA[19] = \o_WDATA[19]~output_o ;

assign o_WDATA[20] = \o_WDATA[20]~output_o ;

assign o_WDATA[21] = \o_WDATA[21]~output_o ;

assign o_WDATA[22] = \o_WDATA[22]~output_o ;

assign o_WDATA[23] = \o_WDATA[23]~output_o ;

assign o_WDATA[24] = \o_WDATA[24]~output_o ;

assign o_WDATA[25] = \o_WDATA[25]~output_o ;

assign o_WDATA[26] = \o_WDATA[26]~output_o ;

assign o_WDATA[27] = \o_WDATA[27]~output_o ;

assign o_WDATA[28] = \o_WDATA[28]~output_o ;

assign o_WDATA[29] = \o_WDATA[29]~output_o ;

assign o_WDATA[30] = \o_WDATA[30]~output_o ;

assign o_WDATA[31] = \o_WDATA[31]~output_o ;

assign o_WSTRB[0] = \o_WSTRB[0]~output_o ;

assign o_WSTRB[1] = \o_WSTRB[1]~output_o ;

assign o_WSTRB[2] = \o_WSTRB[2]~output_o ;

assign o_WSTRB[3] = \o_WSTRB[3]~output_o ;

assign o_AWADDR[0] = \o_AWADDR[0]~output_o ;

assign o_AWADDR[1] = \o_AWADDR[1]~output_o ;

assign o_AWADDR[2] = \o_AWADDR[2]~output_o ;

assign o_AWADDR[3] = \o_AWADDR[3]~output_o ;

assign o_AWADDR[4] = \o_AWADDR[4]~output_o ;

assign o_AWADDR[5] = \o_AWADDR[5]~output_o ;

assign o_AWADDR[6] = \o_AWADDR[6]~output_o ;

assign o_AWADDR[7] = \o_AWADDR[7]~output_o ;

assign o_AWADDR[8] = \o_AWADDR[8]~output_o ;

assign o_AWADDR[9] = \o_AWADDR[9]~output_o ;

assign o_AWADDR[10] = \o_AWADDR[10]~output_o ;

assign o_AWADDR[11] = \o_AWADDR[11]~output_o ;

assign o_AWADDR[12] = \o_AWADDR[12]~output_o ;

assign o_AWADDR[13] = \o_AWADDR[13]~output_o ;

assign o_AWADDR[14] = \o_AWADDR[14]~output_o ;

assign o_AWADDR[15] = \o_AWADDR[15]~output_o ;

assign o_AWADDR[16] = \o_AWADDR[16]~output_o ;

assign o_AWADDR[17] = \o_AWADDR[17]~output_o ;

assign o_AWADDR[18] = \o_AWADDR[18]~output_o ;

assign o_AWADDR[19] = \o_AWADDR[19]~output_o ;

assign o_AWADDR[20] = \o_AWADDR[20]~output_o ;

assign o_AWADDR[21] = \o_AWADDR[21]~output_o ;

assign o_AWADDR[22] = \o_AWADDR[22]~output_o ;

assign o_AWADDR[23] = \o_AWADDR[23]~output_o ;

assign o_AWADDR[24] = \o_AWADDR[24]~output_o ;

assign o_AWADDR[25] = \o_AWADDR[25]~output_o ;

assign o_AWADDR[26] = \o_AWADDR[26]~output_o ;

assign o_AWADDR[27] = \o_AWADDR[27]~output_o ;

assign o_AWADDR[28] = \o_AWADDR[28]~output_o ;

assign o_AWADDR[29] = \o_AWADDR[29]~output_o ;

assign o_AWADDR[30] = \o_AWADDR[30]~output_o ;

assign o_AWADDR[31] = \o_AWADDR[31]~output_o ;

assign o_ARADDR[0] = \o_ARADDR[0]~output_o ;

assign o_ARADDR[1] = \o_ARADDR[1]~output_o ;

assign o_ARADDR[2] = \o_ARADDR[2]~output_o ;

assign o_ARADDR[3] = \o_ARADDR[3]~output_o ;

assign o_ARADDR[4] = \o_ARADDR[4]~output_o ;

assign o_ARADDR[5] = \o_ARADDR[5]~output_o ;

assign o_ARADDR[6] = \o_ARADDR[6]~output_o ;

assign o_ARADDR[7] = \o_ARADDR[7]~output_o ;

assign o_ARADDR[8] = \o_ARADDR[8]~output_o ;

assign o_ARADDR[9] = \o_ARADDR[9]~output_o ;

assign o_ARADDR[10] = \o_ARADDR[10]~output_o ;

assign o_ARADDR[11] = \o_ARADDR[11]~output_o ;

assign o_ARADDR[12] = \o_ARADDR[12]~output_o ;

assign o_ARADDR[13] = \o_ARADDR[13]~output_o ;

assign o_ARADDR[14] = \o_ARADDR[14]~output_o ;

assign o_ARADDR[15] = \o_ARADDR[15]~output_o ;

assign o_ARADDR[16] = \o_ARADDR[16]~output_o ;

assign o_ARADDR[17] = \o_ARADDR[17]~output_o ;

assign o_ARADDR[18] = \o_ARADDR[18]~output_o ;

assign o_ARADDR[19] = \o_ARADDR[19]~output_o ;

assign o_ARADDR[20] = \o_ARADDR[20]~output_o ;

assign o_ARADDR[21] = \o_ARADDR[21]~output_o ;

assign o_ARADDR[22] = \o_ARADDR[22]~output_o ;

assign o_ARADDR[23] = \o_ARADDR[23]~output_o ;

assign o_ARADDR[24] = \o_ARADDR[24]~output_o ;

assign o_ARADDR[25] = \o_ARADDR[25]~output_o ;

assign o_ARADDR[26] = \o_ARADDR[26]~output_o ;

assign o_ARADDR[27] = \o_ARADDR[27]~output_o ;

assign o_ARADDR[28] = \o_ARADDR[28]~output_o ;

assign o_ARADDR[29] = \o_ARADDR[29]~output_o ;

assign o_ARADDR[30] = \o_ARADDR[30]~output_o ;

assign o_ARADDR[31] = \o_ARADDR[31]~output_o ;

assign o_RDATA[0] = \o_RDATA[0]~output_o ;

assign o_RDATA[1] = \o_RDATA[1]~output_o ;

assign o_RDATA[2] = \o_RDATA[2]~output_o ;

assign o_RDATA[3] = \o_RDATA[3]~output_o ;

assign o_RDATA[4] = \o_RDATA[4]~output_o ;

assign o_RDATA[5] = \o_RDATA[5]~output_o ;

assign o_RDATA[6] = \o_RDATA[6]~output_o ;

assign o_RDATA[7] = \o_RDATA[7]~output_o ;

assign o_RDATA[8] = \o_RDATA[8]~output_o ;

assign o_RDATA[9] = \o_RDATA[9]~output_o ;

assign o_RDATA[10] = \o_RDATA[10]~output_o ;

assign o_RDATA[11] = \o_RDATA[11]~output_o ;

assign o_RDATA[12] = \o_RDATA[12]~output_o ;

assign o_RDATA[13] = \o_RDATA[13]~output_o ;

assign o_RDATA[14] = \o_RDATA[14]~output_o ;

assign o_RDATA[15] = \o_RDATA[15]~output_o ;

assign o_RDATA[16] = \o_RDATA[16]~output_o ;

assign o_RDATA[17] = \o_RDATA[17]~output_o ;

assign o_RDATA[18] = \o_RDATA[18]~output_o ;

assign o_RDATA[19] = \o_RDATA[19]~output_o ;

assign o_RDATA[20] = \o_RDATA[20]~output_o ;

assign o_RDATA[21] = \o_RDATA[21]~output_o ;

assign o_RDATA[22] = \o_RDATA[22]~output_o ;

assign o_RDATA[23] = \o_RDATA[23]~output_o ;

assign o_RDATA[24] = \o_RDATA[24]~output_o ;

assign o_RDATA[25] = \o_RDATA[25]~output_o ;

assign o_RDATA[26] = \o_RDATA[26]~output_o ;

assign o_RDATA[27] = \o_RDATA[27]~output_o ;

assign o_RDATA[28] = \o_RDATA[28]~output_o ;

assign o_RDATA[29] = \o_RDATA[29]~output_o ;

assign o_RDATA[30] = \o_RDATA[30]~output_o ;

assign o_RDATA[31] = \o_RDATA[31]~output_o ;

assign o_RRESP[0] = \o_RRESP[0]~output_o ;

assign o_RRESP[1] = \o_RRESP[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
