

================================================================
== Vitis HLS Report for 'yolo_acc_top'
================================================================
* Date:           Tue Nov 19 23:11:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.648 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1384472|  1384472|  13.845 ms|  13.845 ms|  1384473|  1384473|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150                                  |yolo_acc_top_Pipeline_VITIS_LOOP_25_1                                  |       10|       10|   0.100 us|   0.100 us|       10|       10|       no|
        |grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171  |yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4  |  1384456|  1384456|  13.845 ms|  13.845 ms|  1384456|  1384456|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    2|    1565|   1977|    -|
|Memory           |        0|    -|      32|      8|    0|
|Multiplexer      |        -|    -|       -|    139|    -|
|Register         |        -|    -|      90|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1687|   2172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |CTRL_BUS_s_axi_U                                                                  |CTRL_BUS_s_axi                                                         |        0|   0|    90|    88|    0|
    |mul_9ns_4ns_13_1_1_U48                                                            |mul_9ns_4ns_13_1_1                                                     |        0|   0|     0|    51|    0|
    |grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150                                  |yolo_acc_top_Pipeline_VITIS_LOOP_25_1                                  |        0|   0|    48|   178|    0|
    |grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171  |yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4  |        0|   2|  1427|  1660|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                             |                                                                       |        0|   2|  1565|  1977|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_9ns_13ns_22_4_1_U49  |mul_mul_9ns_13ns_22_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +--------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_bias_fp_V_U  |kernel_bias_fp_V_RAM_AUTO_1R1W  |        0|  32|   8|    0|    32|   16|     1|          512|
    +--------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                |        0|  32|   8|    0|    32|   16|     1|          512|
    +--------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                           Variable Name                                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub_i_i55_fu_249_p2                                                                                |         +|   0|  0|  13|          10|           2|
    |sub_i_i_fu_259_p2                                                                                  |         +|   0|  0|  13|          10|           2|
    |grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i32_mid111_fu_266_p2                                                                         |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln1027_fu_273_p2                                                                              |      icmp|   0|  0|   9|           4|           1|
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                              |          |   0|  0|  48|          35|           7|
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  42|          8|    1|          8|
    |inStream_a_TREADY_int_regslice  |   9|          2|    1|          2|
    |inStream_b_TREADY_int_regslice  |  14|          3|    1|          3|
    |kernel_bias_fp_V_address0       |  14|          3|    5|         15|
    |kernel_bias_fp_V_address1       |  14|          3|    5|         15|
    |kernel_bias_fp_V_ce0            |  14|          3|    1|          3|
    |kernel_bias_fp_V_ce1            |  14|          3|    1|          3|
    |kernel_bias_fp_V_we0            |   9|          2|    1|          2|
    |kernel_bias_fp_V_we1            |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 139|         29|   17|         53|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   7|   0|    7|          0|
    |bias_en_read_reg_286                                                                           |   1|   0|    1|          0|
    |bound4_reg_342                                                                                 |  22|   0|   22|          0|
    |bound_reg_317                                                                                  |  13|   0|   13|          0|
    |cmp_i_i32_mid111_reg_347                                                                       |   1|   0|    1|          0|
    |fold_input_ch_read_reg_297                                                                     |   4|   0|    4|          0|
    |grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1027_reg_352                                                                            |   1|   0|    1|          0|
    |input_h_read_reg_311                                                                           |   9|   0|    9|          0|
    |input_w_read_reg_305                                                                           |   9|   0|    9|          0|
    |leaky_read_reg_292                                                                             |   1|   0|    1|          0|
    |sub_i_i55_reg_332                                                                              |  10|   0|   10|          0|
    |sub_i_i_reg_337                                                                                |  10|   0|   10|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  90|   0|   90|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWADDR   |   in|    6|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARADDR   |   in|    6|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|             CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|             CTRL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|         yolo_acc_top|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|         yolo_acc_top|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|         yolo_acc_top|  return value|
|inStream_a_TDATA        |   in|   64|        axis|  inStream_a_V_data_V|       pointer|
|inStream_a_TVALID       |   in|    1|        axis|  inStream_a_V_dest_V|       pointer|
|inStream_a_TREADY       |  out|    1|        axis|  inStream_a_V_dest_V|       pointer|
|inStream_a_TDEST        |   in|    6|        axis|  inStream_a_V_dest_V|       pointer|
|inStream_a_TKEEP        |   in|    8|        axis|  inStream_a_V_keep_V|       pointer|
|inStream_a_TSTRB        |   in|    8|        axis|  inStream_a_V_strb_V|       pointer|
|inStream_a_TUSER        |   in|    2|        axis|  inStream_a_V_user_V|       pointer|
|inStream_a_TLAST        |   in|    1|        axis|  inStream_a_V_last_V|       pointer|
|inStream_a_TID          |   in|    5|        axis|    inStream_a_V_id_V|       pointer|
|inStream_b_TDATA        |   in|   64|        axis|  inStream_b_V_data_V|       pointer|
|inStream_b_TVALID       |   in|    1|        axis|  inStream_b_V_dest_V|       pointer|
|inStream_b_TREADY       |  out|    1|        axis|  inStream_b_V_dest_V|       pointer|
|inStream_b_TDEST        |   in|    6|        axis|  inStream_b_V_dest_V|       pointer|
|inStream_b_TKEEP        |   in|    8|        axis|  inStream_b_V_keep_V|       pointer|
|inStream_b_TSTRB        |   in|    8|        axis|  inStream_b_V_strb_V|       pointer|
|inStream_b_TUSER        |   in|    2|        axis|  inStream_b_V_user_V|       pointer|
|inStream_b_TLAST        |   in|    1|        axis|  inStream_b_V_last_V|       pointer|
|inStream_b_TID          |   in|    5|        axis|    inStream_b_V_id_V|       pointer|
|outStream_TDATA         |  out|   64|        axis|   outStream_V_data_V|       pointer|
|outStream_TVALID        |  out|    1|        axis|   outStream_V_dest_V|       pointer|
|outStream_TREADY        |   in|    1|        axis|   outStream_V_dest_V|       pointer|
|outStream_TDEST         |  out|    6|        axis|   outStream_V_dest_V|       pointer|
|outStream_TKEEP         |  out|    8|        axis|   outStream_V_keep_V|       pointer|
|outStream_TSTRB         |  out|    8|        axis|   outStream_V_strb_V|       pointer|
|outStream_TUSER         |  out|    2|        axis|   outStream_V_user_V|       pointer|
|outStream_TLAST         |  out|    1|        axis|   outStream_V_last_V|       pointer|
|outStream_TID           |  out|    5|        axis|     outStream_V_id_V|       pointer|
+------------------------+-----+-----+------------+---------------------+--------------+

