{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550879106177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550879106186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 22 18:45:06 2019 " "Processing started: Fri Feb 22 18:45:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550879106186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1550879106186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Project " "Command: quartus_drc Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1550879106186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1550879108144 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1550879108466 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1550879108487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1550879108487 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1550879108487 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1550879108487 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1550879108512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1550879108512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1550879108512 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1550879108512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1550879108538 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 5822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109124 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1550879109124 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 128 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 128 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 5845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~15 " "Node  \"Decoder2~15\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 484 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " stall_pipe~9 " "Node  \"stall_pipe~9\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[1\]~DUPLICATE " "Node  \"inst_FE\[1\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " pcgood_EX_w~1 " "Node  \"pcgood_EX_w~1\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~8 " "Node  \"Decoder2~8\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 484 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[3\] " "Node  \"PC_FE\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " PC_FE~1 " "Node  \"PC_FE~1\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 3529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " jump_stall " "Node  \"jump_stall\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " ctrlsig_ID\[3\] " "Node  \"ctrlsig_ID\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 221 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[9\]~DUPLICATE " "Node  \"PC_FE\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~13 " "Node  \"Decoder2~13\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 484 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[5\] " "Node  \"PC_FE\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[4\]~DUPLICATE " "Node  \"PC_FE\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~2 " "Node  \"Decoder2~2\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 484 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[0\]~DUPLICATE " "Node  \"inst_FE\[0\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " Selector0~0 " "Node  \"Selector0~0\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 3038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_0mn1:auto_generated\|decode_5la:decode2\|eq_node\[1\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_0mn1:auto_generated\|decode_5la:decode2\|eq_node\[1\]\"" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/db/decode_5la.tdf" 29 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX~33 " "Node  \"aluout_EX~33\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_0mn1:auto_generated\|decode_5la:decode2\|eq_node\[0\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_0mn1:auto_generated\|decode_5la:decode2\|eq_node\[0\]\"" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/db/decode_5la.tdf" 29 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[6\] " "Node  \"PC_FE\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[2\] " "Node  \"PC_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " pcgood_EX_w~0 " "Node  \"pcgood_EX_w~0\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " stall_pipe~13 " "Node  \"stall_pipe~13\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 3051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[7\] " "Node  \"inst_FE\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[5\]~DUPLICATE " "Node  \"inst_FE\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[4\]~DUPLICATE " "Node  \"inst_FE\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[6\]~DUPLICATE " "Node  \"inst_FE\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " stall_pipe~8 " "Node  \"stall_pipe~8\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_NODES_INFO" " stall_pipe~12 " "Node  \"stall_pipe~12\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 3049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109132 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1550879109132 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1550879109132 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 5845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " stall_pipe~9 " "Node  \"stall_pipe~9\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " ctrlsig_ID\[3\] " "Node  \"ctrlsig_ID\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 221 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[3\] " "Node  \"inst_FE\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[1\]~DUPLICATE " "Node  \"inst_FE\[1\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[7\] " "Node  \"inst_FE\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[4\]~DUPLICATE " "Node  \"inst_FE\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[2\]~DUPLICATE " "Node  \"inst_FE\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[5\]~DUPLICATE " "Node  \"inst_FE\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[2\] " "Node  \"PC_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[0\]~DUPLICATE " "Node  \"inst_FE\[0\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[3\] " "Node  \"PC_FE\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[6\] " "Node  \"PC_FE\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[4\]~DUPLICATE " "Node  \"PC_FE\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[5\] " "Node  \"PC_FE\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[6\]~DUPLICATE " "Node  \"inst_FE\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[5\] " "Node  \"aluout_EX\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " immval_ID\[13\] " "Node  \"immval_ID\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 301 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[7\] " "Node  \"aluout_EX\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[13\]~DUPLICATE " "Node  \"aluout_EX\[13\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 7288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX~33 " "Node  \"aluout_EX~33\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 2096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[14\] " "Node  \"aluout_EX\[14\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[12\] " "Node  \"aluout_EX\[12\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[10\] " "Node  \"aluout_EX\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[11\] " "Node  \"aluout_EX\[11\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[6\] " "Node  \"aluout_EX\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[3\] " "Node  \"aluout_EX\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[9\] " "Node  \"aluout_EX\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[8\] " "Node  \"aluout_EX\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[4\] " "Node  \"aluout_EX\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/acond/Documents/CS3220/VerilogPipeline/Project.v" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/acond/Documents/CS3220/VerilogPipeline/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550879109137 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1550879109137 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1550879109137 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "178 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 178 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1550879109139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550879109259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 22 18:45:09 2019 " "Processing ended: Fri Feb 22 18:45:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550879109259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550879109259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550879109259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1550879109259 ""}
