Altera SOPC Builder Version 11.12 Build 259
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2020.11.12 10:34:25 (*) mk_custom_sdk starting
# 2020.11.12 10:34:25 (*) Reading project C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_NMEA/CPU_NMEA.ptf.

# 2020.11.12 10:34:25 (*) Finding all CPUs
# 2020.11.12 10:34:25 (*) Finding all available components
# 2020.11.12 10:34:25 (*) Reading C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_NMEA/.sopc_builder/install.ptf

# 2020.11.12 10:34:25 (*) Found 63 components

# 2020.11.12 10:34:26 (*) Finding all peripherals

# 2020.11.12 10:34:26 (*) Finding software components

# 2020.11.12 10:34:26 (*) (Legacy SDK Generation Skipped)
# 2020.11.12 10:34:26 (*) (All TCL Script Generation Skipped)
# 2020.11.12 10:34:26 (*) (No Libraries Built)
# 2020.11.12 10:34:26 (*) (Contents Generation Skipped)
# 2020.11.12 10:34:26 (*) mk_custom_sdk finishing
# 2020.11.12 10:34:26 (*) Starting generation for system: CPU_NMEA.

.
.
.

# 2020.11.12 10:34:27 (*) Running Generator Program for cpu_0

# 2020.11.12 10:34:28 (*) Starting Nios II generation
# 2020.11.12 10:34:28 (*)   Checking for plaintext license.
# 2020.11.12 10:34:29 (*)   Couldn't query license setup in Quartus directory c:/altera/11.1sp2/quartus
# 2020.11.12 10:34:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2020.11.12 10:34:29 (*)   Plaintext license not found.
# 2020.11.12 10:34:29 (*)   No license required to generate encrypted Nios II/e.
# 2020.11.12 10:34:29 (*)   Getting CPU configuration settings

# 2020.11.12 10:34:29 (*)   Elaborating CPU configuration settings
# 2020.11.12 10:34:29 (*)   Creating all objects for CPU
# 2020.11.12 10:34:31 (*)   Generating HDL from CPU objects
# 2020.11.12 10:34:31 (*)   Creating plain-text HDL
# 2020.11.12 10:34:36 (*) Done Nios II generation

# 2020.11.12 10:34:37 (*) Running Generator Program for onchip_memory2_0

# 2020.11.12 10:34:37 (*) Running Generator Program for jtag_uart_0


# 2020.11.12 10:34:38 (*) Making arbitration and system (top) modules.

# 2020.11.12 10:34:41 (*) Generating Quartus symbol for top level: CPU_NMEA

# 2020.11.12 10:34:41 (*) Symbol C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_NMEA/CPU_NMEA.bsf already exists, no need to regenerate
# 2020.11.12 10:34:41 (*) Creating command-line system-generation script: C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_NMEA/CPU_NMEA_generation_script

# 2020.11.12 10:34:41 (*) Running setup for HDL simulator: modelsim


# 2020.11.12 10:34:42 (*) Completed generation for system: CPU_NMEA.
# 2020.11.12 10:34:42 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_NMEA/CPU_NMEA.ptf 
  System HDL Model : C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_NMEA/CPU_NMEA.vhd 
  System Generation Script : C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_NMEA/CPU_NMEA_generation_script 

# 2020.11.12 10:34:42 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
