* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Oct 7 2018 03:22:31

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev  C:/Users/david/Desktop/luc/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL  --package  TQ144  --outdir  C:/Users/david/Desktop/luc/MATTY serie/MATTY_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/david/Desktop/luc/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc  --dst_sdc_file  C:/Users/david/Desktop/luc/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: MATTY_MAIN_VHDL
Used Logic Cell: 1562/3520
Used Logic Tile: 274/440
Used IO Cell:    80/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 0/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: pll_clk64_0_g
Clock Source: pll128M2_inst.pll_clk64_0 
Clock Driver: pll128M2_inst.PLLOUTCOREB_derived_clock_RNI5L14 (ICE_GB)
Driver Position: (13, 0, 0)
Fanout to FF: 142
Fanout to Tile: 48

Clock Domain: spi_sclk_g
Clock Source: spi_sclk 
Clock Driver: spi_sclk_inferred_clock_RNIH8F3 (ICE_GB)
Driver Position: (12, 0, 1)
Fanout to FF: 29
Fanout to Tile: 8

Clock Domain: pll_clk128_g
Clock Source: pll128M2_inst.pll_clk128 
Clock Driver: pll128M2_inst.PLLOUTCOREA_derived_clock_RNI4765 (ICE_GB)
Driver Position: (25, 11, 0)
Fanout to FF: 668
Fanout to Tile: 149


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 1 0 1 2 3 1 1 1 1 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 8 1 8 0 8 8 0 0 5 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 8 8 8 7 8 8 2 8 8 8 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 8 8 8 8 1 4 8 5 8 7 3 3 1 0 0 1 0   
16|   0 0 0 0 0 0 4 3 1 4 1 7 8 8 5 1 4 5 8 2 0 0 0 0   
15|   0 0 0 0 0 0 1 7 8 6 6 8 8 8 8 8 1 8 0 1 0 0 0 0   
14|   0 0 0 0 0 8 4 8 6 8 8 8 8 8 8 8 8 8 3 0 0 0 0 0   
13|   3 0 0 0 0 8 8 8 6 7 8 3 6 8 8 8 6 6 2 1 0 0 0 0   
12|   8 0 0 0 1 8 8 8 7 7 8 8 8 8 6 7 8 7 4 0 0 1 0 0   
11|   8 1 2 0 0 8 7 5 6 7 8 8 8 8 8 8 7 8 1 1 0 0 0 0   
10|   0 1 2 0 2 5 6 7 7 4 8 8 8 8 8 8 7 8 8 8 0 2 0 0   
 9|   0 3 6 0 1 2 7 8 8 8 4 8 8 8 8 8 8 8 8 8 0 2 0 0   
 8|   0 4 8 0 4 1 7 8 7 8 8 8 8 7 6 5 8 8 8 1 0 1 0 0   
 7|   0 0 3 0 6 8 5 8 8 8 8 8 7 8 8 8 8 7 8 7 0 7 0 0   
 6|   0 3 8 0 2 1 8 8 8 8 8 7 8 8 7 8 8 2 1 1 0 0 0 0   
 5|   0 0 0 0 0 2 2 8 8 8 8 8 7 8 7 8 4 2 4 1 0 0 0 0   
 4|   0 0 0 0 3 2 5 6 3 8 7 8 6 8 8 8 6 1 1 2 0 0 0 0   
 3|   0 0 0 0 4 2 1 1 6 2 1 4 8 8 5 4 3 0 1 1 0 0 0 0   
 2|   0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 2 0 1 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.70

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  3  0  1  2  7  1  1  1  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  9  1  9  0 17  9  0  0  8  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  9  8 24  7 17  9  7 18 17 11  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  8 24  8 24  4  8 24 14 18 11  8  3  4  0  0  1  0    
16|     0  0  0  0  0  0 10  3  4  4  2  7 16  8 17  2 14 12 20  2  0  0  0  0    
15|     0  0  0  0  0  0  3  7  8  6  6  8 16  8 14 14  4 17  0  1  0  0  0  0    
14|     0  0  0  0  0  8 10 16  6  8  8  8 16 16 20 17  8  8  3  0  0  0  0  0    
13|     7  0  0  0  0 17 24 16 22 21 17 10 10 17 19 17 12 15  3  3  0  0  0  0    
12|    17  0  0  0  2 16 24 20 22 22 17 16 19  9 20 21 20  7  4  0  0  1  0  0    
11|    17  1  3  0  0  8 11 16 22 21 17 24 19 24 20 14 22 19  4  2  0  0  0  0    
10|     0  2  6  0  2 17 13 14 13  4 17 24 20 24 20 21 22 15  8 17  0  2  0  0    
 9|     0 11 14  0  1  6 13 14 17  8 11  8 17 17 19 21 19  8  8 16  0  2  0  0    
 8|     0  9 17  0 14  2 19 16 10  8 24  8 21 22 14 11  8  9  8  2  0  1  0  0    
 7|     0  0  8  0 14 12  5 13 10  8 24 12 22 13 15 17 16  7  8 20  0 15  0  0    
 6|     0 10 17  0  7  1  8  8  8  8 24  7 21 19 22 21  8  2  1  4  0  0  0  0    
 5|     0  0  0  0  0  2  2  8  8  8  8 21 22 17 22 21  4  7  4  3  0  0  0  0    
 4|     0  0  0  0  9  6  5  6  9  8  1  8 10 13  8  8  6  1  1  2  0  0  0  0    
 3|     0  0  0  0 13  6  3  1  7  2  3  4  8  8  5  4  3  0  1  2  0  0  0  0    
 2|     0  0  0  0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  1  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.98

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  3  0  1  2  9  1  1  1  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0 16  1 18  0 24 16  0  0 20  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0 16  8 24  7 24 16  7 32 24 32  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  8 24  8 24  4 11 24 18 32 26 12  3  4  0  0  1  0    
16|     0  0  0  0  0  0 10  3  4  4  2  7 16  8 17  2 16 20 20  2  0  0  0  0    
15|     0  0  0  0  0  0  3  7  8  6 20  8 16  8 18 20  4 24  0  1  0  0  0  0    
14|     0  0  0  0  0  8 10 16  6  8  8  8 16 22 25 24  8  8  3  0  0  0  0  0    
13|     9  0  0  0  0 23 24 17 24 26 24 10 12 24 25 23 12 21  5  3  0  0  0  0    
12|    24  0  0  0  2 22 24 31 26 24 24 16 25 16 21 26 25  7  4  0  0  1  0  0    
11|    24  1  4  0  0  8 12 18 22 25 24 24 25 24 25 16 27 26  4  2  0  0  0  0    
10|     0  2  6  0  2 18 16 24 24  4 24 24 25 24 29 27 27 18  8 17  0  2  0  0    
 9|     0 12 16  0  1  8 20 25 27  8 11  8 22 22 26 27 24  8  8 28  0  2  0  0    
 8|     0 13 24  0 16  2 22 22 24  8 24  8 27 27 18 14  8 26  8  2  0  1  0  0    
 7|     0  0 11  0 20 14  5 29 26  8 24 18 27 16 20 22 20  7  8 24  0 19  0  0    
 6|     0 10 22  0  7  1  8  8  8  8 24  7 27 26 27 27  8  2  1  4  0  0  0  0    
 5|     0  0  0  0  0  2  2  8  8  8  8 27 27 22 27 27  4  8  4  3  0  0  0  0    
 4|     0  0  0  0  9  6  5  6 10  8  2  8 21 16  8  8  6  1  1  2  0  0  0  0    
 3|     0  0  0  0 13  6  3  1  9  2  3  4  8  8  5  4  3  0  1  2  0  0  0  0    
 2|     0  0  0  0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  1  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 13.65

***** Run Time Info *****
Run Time:  1
