{"vcs1":{"timestamp_begin":1680783913.406213127, "rt":0.80, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1680783914.239200180, "rt":1.04, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680783915.300480001, "rt":0.50, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680783913.136801524}
{"VCS_COMP_START_TIME": 1680783913.136801524}
{"VCS_COMP_END_TIME": 1680783916.407308041}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338312}}
{"stitch_vcselab": {"peak_mem": 222600}}
