// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state13 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln2314_reg_1994;
reg   [0:0] icmp_ln2314_reg_1994_pp0_iter3_reg;
reg   [0:0] select_ln2350_1_reg_2074;
reg   [0:0] and_ln2403_reg_2141;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] and_ln2426_reg_2145;
reg   [0:0] and_ln2426_reg_2145_pp0_iter8_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [9:0] p_Val2_31_reg_434;
reg   [9:0] p_Val2_31_reg_434_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
reg    ap_predicate_op198_read_state7;
reg    ap_predicate_op199_read_state7;
reg    ap_predicate_op200_read_state7;
reg    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
reg    ap_block_state12_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln2313_fu_525_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] i_fu_531_p2;
reg   [8:0] i_reg_1974;
wire   [24:0] t_V_9_fu_537_p3;
reg   [24:0] t_V_9_reg_1979;
wire  signed [15:0] sext_ln2357_fu_551_p1;
reg  signed [15:0] sext_ln2357_reg_1984;
wire   [0:0] icmp_ln2361_fu_555_p2;
reg   [0:0] icmp_ln2361_reg_1989;
wire   [0:0] icmp_ln2314_fu_561_p2;
reg   [0:0] icmp_ln2314_reg_1994_pp0_iter1_reg;
reg   [0:0] icmp_ln2314_reg_1994_pp0_iter2_reg;
reg   [0:0] icmp_ln2314_reg_1994_pp0_iter4_reg;
wire   [9:0] j_fu_567_p2;
reg   [9:0] j_reg_1998;
reg    ap_enable_reg_pp0_iter0;
reg   [9:0] dy_reg_2008;
wire  signed [31:0] fy_V_fu_634_p2;
reg  signed [31:0] fy_V_reg_2014;
wire   [15:0] sy_1_fu_710_p3;
reg   [15:0] sy_1_reg_2019;
wire   [0:0] icmp_ln1494_fu_740_p2;
reg   [0:0] icmp_ln1494_reg_2026;
reg   [0:0] icmp_ln1494_reg_2026_pp0_iter3_reg;
wire   [17:0] sub_ln731_fu_768_p2;
reg   [17:0] sub_ln731_reg_2031;
reg   [17:0] sub_ln731_reg_2031_pp0_iter3_reg;
wire   [17:0] sub_ln731_1_fu_790_p2;
reg   [17:0] sub_ln731_1_reg_2036;
reg   [17:0] sub_ln731_1_reg_2036_pp0_iter3_reg;
wire   [0:0] icmp_ln2340_fu_796_p2;
reg   [0:0] icmp_ln2340_reg_2041;
reg   [0:0] icmp_ln2340_reg_2041_pp0_iter3_reg;
wire   [15:0] pre_fx_fu_802_p3;
reg   [15:0] pre_fx_reg_2046;
wire   [0:0] icmp_ln2350_fu_810_p2;
reg   [0:0] icmp_ln2350_reg_2051;
wire   [0:0] col_wr_fu_826_p2;
reg   [0:0] col_wr_reg_2059;
wire   [0:0] icmp_ln1494_1_fu_861_p2;
reg   [0:0] icmp_ln1494_1_reg_2064;
wire   [0:0] icmp_ln2345_fu_867_p2;
reg   [0:0] icmp_ln2345_reg_2069;
wire   [0:0] select_ln2350_1_fu_907_p3;
wire  signed [63:0] sext_ln2401_fu_921_p1;
reg  signed [63:0] sext_ln2401_reg_2078;
wire   [9:0] k_buf_val_val_0_0_ad_gep_fu_351_p3;
reg   [9:0] k_buf_val_val_0_0_ad_reg_2115;
wire   [9:0] k_buf_val_val_0_1_ad_gep_fu_358_p3;
reg   [9:0] k_buf_val_val_0_1_ad_reg_2121;
wire   [9:0] k_buf_val_val_0_2_ad_gep_fu_365_p3;
reg   [9:0] k_buf_val_val_0_2_ad_reg_2127;
wire   [0:0] icmp_ln2403_fu_934_p2;
reg   [0:0] icmp_ln2403_reg_2133;
wire   [0:0] icmp_ln2403_1_fu_940_p2;
reg   [0:0] icmp_ln2403_1_reg_2137;
wire   [0:0] and_ln2403_fu_945_p2;
wire   [0:0] and_ln2426_fu_969_p2;
reg   [0:0] and_ln2426_reg_2145_pp0_iter4_reg;
reg   [0:0] and_ln2426_reg_2145_pp0_iter5_reg;
reg   [0:0] and_ln2426_reg_2145_pp0_iter6_reg;
reg   [0:0] and_ln2426_reg_2145_pp0_iter7_reg;
reg   [7:0] win_val_0_val_1_0_1_reg_2149;
reg   [7:0] win_val_0_val_1_1_1_reg_2154;
reg   [7:0] win_val_0_val_1_2_1_reg_2159;
wire   [19:0] u1_V_fu_1026_p2;
reg   [19:0] u1_V_reg_2164;
wire  signed [19:0] v1_V_fu_1032_p2;
reg  signed [19:0] v1_V_reg_2169;
reg  signed [19:0] v1_V_reg_2169_pp0_iter5_reg;
wire  signed [19:0] p_Val2_38_fu_1038_p3;
reg  signed [19:0] p_Val2_38_reg_2175;
reg  signed [19:0] p_Val2_38_reg_2175_pp0_iter5_reg;
wire   [19:0] p_Val2_39_fu_1045_p3;
reg   [19:0] p_Val2_39_reg_2181;
reg   [19:0] p_Val2_39_reg_2181_pp0_iter5_reg;
wire   [7:0] k_buf_val_val_1_0_q0;
wire   [7:0] k_buf_val_val_1_1_q0;
wire   [7:0] k_buf_val_val_1_2_q0;
wire   [7:0] k_buf_val_val_0_0_q0;
wire   [7:0] k_buf_val_val_0_1_q0;
wire   [7:0] k_buf_val_val_0_2_q0;
wire  signed [27:0] mul_ln1118_fu_1817_p2;
reg  signed [27:0] mul_ln1118_reg_2225;
wire  signed [27:0] mul_ln1118_2_fu_1823_p2;
reg  signed [27:0] mul_ln1118_2_reg_2230;
wire  signed [27:0] mul_ln1118_4_fu_1829_p2;
reg  signed [27:0] mul_ln1118_4_reg_2235;
wire  signed [27:0] mul_ln1118_6_fu_1835_p2;
reg  signed [27:0] mul_ln1118_6_reg_2240;
wire  signed [27:0] mul_ln1118_8_fu_1841_p2;
reg  signed [27:0] mul_ln1118_8_reg_2245;
wire  signed [27:0] mul_ln1118_10_fu_1847_p2;
reg  signed [27:0] mul_ln1118_10_reg_2250;
wire  signed [27:0] mul_ln1118_12_fu_1853_p2;
reg  signed [27:0] mul_ln1118_12_reg_2255;
wire  signed [27:0] mul_ln1118_14_fu_1859_p2;
reg  signed [27:0] mul_ln1118_14_reg_2260;
wire  signed [27:0] mul_ln1118_16_fu_1865_p2;
reg  signed [27:0] mul_ln1118_16_reg_2265;
wire  signed [27:0] mul_ln1118_18_fu_1871_p2;
reg  signed [27:0] mul_ln1118_18_reg_2270;
wire  signed [27:0] mul_ln1118_20_fu_1877_p2;
reg  signed [27:0] mul_ln1118_20_reg_2275;
wire  signed [27:0] mul_ln1118_22_fu_1883_p2;
reg  signed [27:0] mul_ln1118_22_reg_2280;
wire  signed [47:0] sext_ln1118_1_fu_1169_p1;
wire  signed [47:0] sext_ln1118_3_fu_1172_p1;
wire  signed [47:0] sext_ln1118_4_fu_1175_p1;
wire   [47:0] grp_fu_1181_p2;
reg   [47:0] mul_ln1118_1_reg_2369;
wire   [47:0] grp_fu_1190_p2;
reg   [47:0] mul_ln1118_3_reg_2374;
wire   [47:0] grp_fu_1199_p2;
reg   [47:0] mul_ln1118_5_reg_2379;
wire   [47:0] grp_fu_1208_p2;
reg   [47:0] mul_ln1118_7_reg_2384;
wire   [47:0] grp_fu_1217_p2;
reg   [47:0] mul_ln1118_9_reg_2389;
wire   [47:0] grp_fu_1226_p2;
reg   [47:0] mul_ln1118_11_reg_2394;
wire   [47:0] grp_fu_1235_p2;
reg   [47:0] mul_ln1118_13_reg_2399;
wire   [47:0] grp_fu_1244_p2;
reg   [47:0] mul_ln1118_15_reg_2404;
wire   [47:0] grp_fu_1253_p2;
reg   [47:0] mul_ln1118_17_reg_2409;
wire   [47:0] grp_fu_1262_p2;
reg   [47:0] mul_ln1118_19_reg_2414;
wire   [47:0] grp_fu_1271_p2;
reg   [47:0] mul_ln1118_21_reg_2419;
wire   [47:0] grp_fu_1280_p2;
reg   [47:0] mul_ln1118_23_reg_2424;
reg   [0:0] p_Result_10_reg_2429;
wire   [7:0] p_Val2_41_fu_1338_p2;
reg   [7:0] p_Val2_41_reg_2436;
wire   [0:0] carry_1_fu_1358_p2;
reg   [0:0] carry_1_reg_2442;
wire   [0:0] Range1_all_ones_fu_1374_p2;
reg   [0:0] Range1_all_ones_reg_2448;
wire   [0:0] Range1_all_zeros_fu_1380_p2;
reg   [0:0] Range1_all_zeros_reg_2454;
reg   [0:0] p_Result_12_reg_2459;
wire   [7:0] p_Val2_44_fu_1438_p2;
reg   [7:0] p_Val2_44_reg_2466;
wire   [0:0] carry_3_fu_1458_p2;
reg   [0:0] carry_3_reg_2472;
wire   [0:0] Range1_all_ones_1_fu_1474_p2;
reg   [0:0] Range1_all_ones_1_reg_2478;
wire   [0:0] Range1_all_zeros_1_fu_1480_p2;
reg   [0:0] Range1_all_zeros_1_reg_2484;
reg   [0:0] p_Result_14_reg_2489;
wire   [7:0] p_Val2_47_fu_1538_p2;
reg   [7:0] p_Val2_47_reg_2496;
wire   [0:0] carry_5_fu_1558_p2;
reg   [0:0] carry_5_reg_2502;
wire   [0:0] Range1_all_ones_2_fu_1574_p2;
reg   [0:0] Range1_all_ones_2_reg_2508;
wire   [0:0] Range1_all_zeros_2_fu_1580_p2;
reg   [0:0] Range1_all_zeros_2_reg_2514;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter5;
reg    ap_condition_pp0_exit_iter4_state7;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg   [9:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
reg    k_buf_val_val_0_0_we0;
wire   [9:0] k_buf_val_val_0_0_address1;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [9:0] k_buf_val_val_0_1_address0;
reg    k_buf_val_val_0_1_ce0;
reg    k_buf_val_val_0_1_we0;
wire   [9:0] k_buf_val_val_0_1_address1;
reg    k_buf_val_val_0_1_ce1;
reg    k_buf_val_val_0_1_we1;
reg   [9:0] k_buf_val_val_0_2_address0;
reg    k_buf_val_val_0_2_ce0;
reg    k_buf_val_val_0_2_we0;
wire   [9:0] k_buf_val_val_0_2_address1;
reg    k_buf_val_val_0_2_ce1;
reg    k_buf_val_val_0_2_we1;
wire   [9:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [9:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
wire   [9:0] k_buf_val_val_1_1_address0;
reg    k_buf_val_val_1_1_ce0;
wire   [9:0] k_buf_val_val_1_1_address1;
reg    k_buf_val_val_1_1_ce1;
reg    k_buf_val_val_1_1_we1;
wire   [9:0] k_buf_val_val_1_2_address0;
reg    k_buf_val_val_1_2_ce0;
wire   [9:0] k_buf_val_val_1_2_address1;
reg    k_buf_val_val_1_2_ce1;
reg    k_buf_val_val_1_2_we1;
reg   [8:0] p_Val2_s_reg_423;
reg    ap_block_state1;
wire    ap_CS_fsm_state13;
reg   [9:0] ap_phi_mux_p_Val2_31_phi_fu_438_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_win_val_val_1_0_2_2_reg_446;
reg   [7:0] ap_phi_reg_pp0_iter1_win_val_val_1_0_2_2_reg_446;
reg   [7:0] ap_phi_reg_pp0_iter2_win_val_val_1_0_2_2_reg_446;
reg   [7:0] ap_phi_reg_pp0_iter3_win_val_val_1_0_2_2_reg_446;
reg   [7:0] ap_phi_reg_pp0_iter4_win_val_val_1_0_2_2_reg_446;
reg   [7:0] ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446;
wire   [7:0] ap_phi_reg_pp0_iter0_win_val_val_1_0_1_2_reg_461;
reg   [7:0] ap_phi_reg_pp0_iter1_win_val_val_1_0_1_2_reg_461;
reg   [7:0] ap_phi_reg_pp0_iter2_win_val_val_1_0_1_2_reg_461;
reg   [7:0] ap_phi_reg_pp0_iter3_win_val_val_1_0_1_2_reg_461;
reg   [7:0] ap_phi_reg_pp0_iter4_win_val_val_1_0_1_2_reg_461;
reg   [7:0] ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461;
wire   [7:0] ap_phi_reg_pp0_iter0_win_val_val_1_0_0_2_reg_476;
reg   [7:0] ap_phi_reg_pp0_iter1_win_val_val_1_0_0_2_reg_476;
reg   [7:0] ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476;
reg   [7:0] ap_phi_reg_pp0_iter3_win_val_val_1_0_0_2_reg_476;
reg   [7:0] ap_phi_reg_pp0_iter4_win_val_val_1_0_0_2_reg_476;
reg   [7:0] ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476;
reg   [0:0] row_wr_1_fu_168;
wire   [0:0] row_wr_2_fu_914_p3;
reg   [0:0] row_rd_0_fu_172;
reg   [15:0] x_1_fu_176;
wire   [15:0] x_fu_963_p2;
reg   [7:0] tmp_fu_180;
reg   [7:0] ap_sig_allocacmp_s_val_2_029_load;
reg   [7:0] tmp_91_fu_184;
reg   [7:0] ap_sig_allocacmp_tmp_91_load;
reg   [7:0] win_val_0_val_1_0_fu_188;
reg   [7:0] win_val_0_val_1_1_fu_192;
reg   [7:0] win_val_0_val_1_2_fu_196;
reg   [7:0] win_val_1_val_1_0_fu_200;
reg   [7:0] win_val_1_val_1_1_fu_204;
reg   [7:0] win_val_1_val_1_2_fu_208;
reg   [7:0] tmp_92_fu_212;
reg   [7:0] ap_sig_allocacmp_tmp_92_load;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] zext_ln2313_fu_521_p1;
wire   [9:0] add_ln2357_fu_545_p2;
wire   [26:0] grp_fu_576_p0;
wire   [24:0] grp_fu_576_p1;
wire   [68:0] grp_fu_576_p2;
wire   [26:0] tmp_93_fu_606_p3;
wire   [23:0] tmp_94_fu_617_p3;
wire  signed [31:0] sext_ln703_1_fu_624_p1;
wire  signed [31:0] sext_ln703_fu_613_p1;
wire   [31:0] add_ln703_fu_628_p2;
wire   [8:0] trunc_ln_fu_596_p4;
wire   [25:0] tmp_95_fu_640_p3;
wire   [31:0] zext_ln703_fu_648_p1;
wire   [31:0] fx_V_fu_652_p2;
wire   [15:0] trunc_ln851_fu_686_p1;
wire   [15:0] ret_V_fu_668_p4;
wire   [0:0] icmp_ln851_fu_690_p2;
wire   [15:0] ret_V_134_fu_696_p2;
wire   [0:0] p_Result_s_fu_678_p3;
wire   [15:0] select_ln851_fu_702_p3;
wire   [15:0] ret_V_140_fu_658_p4;
wire   [31:0] rhs_V_fu_722_p3;
wire   [32:0] lhs_V_fu_718_p1;
wire  signed [32:0] sext_ln728_fu_730_p1;
wire   [32:0] ret_V_135_fu_734_p2;
wire   [1:0] tmp_97_fu_750_p4;
wire   [17:0] trunc_ln731_fu_746_p1;
wire   [17:0] shl_ln_fu_760_p3;
wire   [1:0] trunc_ln731_2_fu_778_p1;
wire   [17:0] trunc_ln731_1_fu_774_p1;
wire   [17:0] shl_ln731_2_fu_782_p3;
wire   [10:0] zext_ln2314_fu_592_p1;
wire   [10:0] add_ln2378_fu_816_p2;
wire  signed [15:0] sext_ln2378_fu_822_p1;
wire   [31:0] rhs_V_1_fu_844_p3;
wire  signed [32:0] lhs_V_1_fu_841_p1;
wire  signed [32:0] sext_ln728_1_fu_851_p1;
wire   [32:0] ret_V_136_fu_855_p2;
wire   [15:0] pre_fy_fu_872_p3;
wire   [0:0] icmp_ln2364_fu_884_p2;
wire   [0:0] or_ln1494_fu_897_p2;
wire   [0:0] or_ln1494_1_fu_902_p2;
wire   [0:0] row_wr_fu_879_p2;
wire  signed [15:0] select_ln2350_fu_890_p3;
wire   [19:0] u_V_fu_998_p3;
wire   [19:0] v_V_fu_1012_p3;
wire   [19:0] p_Val2_36_fu_1005_p3;
wire   [19:0] p_Val2_37_fu_1019_p3;
wire  signed [19:0] grp_fu_1181_p0;
wire  signed [19:0] grp_fu_1190_p0;
wire  signed [19:0] grp_fu_1199_p0;
wire  signed [19:0] grp_fu_1208_p0;
wire  signed [19:0] grp_fu_1217_p0;
wire  signed [19:0] grp_fu_1226_p0;
wire  signed [19:0] grp_fu_1235_p0;
wire  signed [19:0] grp_fu_1244_p0;
wire  signed [19:0] grp_fu_1253_p0;
wire  signed [19:0] grp_fu_1262_p0;
wire  signed [19:0] grp_fu_1271_p0;
wire  signed [19:0] grp_fu_1280_p0;
wire   [47:0] add_ln1192_fu_1286_p2;
wire   [47:0] add_ln1192_2_fu_1290_p2;
wire   [47:0] add_ln1192_1_fu_1294_p2;
wire   [0:0] tmp_103_fu_1326_p3;
wire   [7:0] zext_ln415_fu_1334_p1;
wire   [7:0] p_Val2_40_fu_1308_p4;
wire   [0:0] tmp_104_fu_1344_p3;
wire   [0:0] p_Result_11_fu_1318_p3;
wire   [0:0] xor_ln416_fu_1352_p2;
wire   [3:0] p_Result_i_i_fu_1364_p4;
wire   [47:0] add_ln1192_4_fu_1386_p2;
wire   [47:0] add_ln1192_6_fu_1390_p2;
wire   [47:0] add_ln1192_3_fu_1394_p2;
wire   [0:0] tmp_107_fu_1426_p3;
wire   [7:0] zext_ln415_1_fu_1434_p1;
wire   [7:0] p_Val2_43_fu_1408_p4;
wire   [0:0] tmp_108_fu_1444_p3;
wire   [0:0] p_Result_13_fu_1418_p3;
wire   [0:0] xor_ln416_1_fu_1452_p2;
wire   [3:0] p_Result_i_i1_fu_1464_p4;
wire   [47:0] add_ln1192_7_fu_1486_p2;
wire   [47:0] add_ln1192_8_fu_1490_p2;
wire   [47:0] add_ln1192_5_fu_1494_p2;
wire   [0:0] tmp_111_fu_1526_p3;
wire   [7:0] zext_ln415_2_fu_1534_p1;
wire   [7:0] p_Val2_46_fu_1508_p4;
wire   [0:0] tmp_112_fu_1544_p3;
wire   [0:0] p_Result_15_fu_1518_p3;
wire   [0:0] xor_ln416_2_fu_1552_p2;
wire   [3:0] p_Result_i_i2_fu_1564_p4;
wire   [0:0] and_ln781_fu_1591_p2;
wire   [0:0] xor_ln781_fu_1595_p2;
wire   [0:0] deleted_zeros_fu_1586_p3;
wire   [0:0] or_ln785_fu_1606_p2;
wire   [0:0] xor_ln340_fu_1617_p2;
wire   [0:0] or_ln340_fu_1622_p2;
wire   [0:0] overflow_fu_1611_p2;
wire   [0:0] and_ln340_fu_1628_p2;
wire   [0:0] neg_src_5_fu_1601_p2;
wire   [0:0] or_ln340_1_fu_1634_p2;
wire   [7:0] select_ln340_fu_1640_p3;
wire   [7:0] select_ln396_fu_1647_p3;
wire   [0:0] and_ln781_1_fu_1668_p2;
wire   [0:0] xor_ln781_1_fu_1672_p2;
wire   [0:0] deleted_zeros_1_fu_1663_p3;
wire   [0:0] or_ln785_1_fu_1683_p2;
wire   [0:0] xor_ln340_1_fu_1694_p2;
wire   [0:0] or_ln340_2_fu_1699_p2;
wire   [0:0] overflow_1_fu_1688_p2;
wire   [0:0] and_ln340_1_fu_1705_p2;
wire   [0:0] neg_src_6_fu_1678_p2;
wire   [0:0] or_ln340_3_fu_1711_p2;
wire   [7:0] select_ln340_2_fu_1717_p3;
wire   [7:0] select_ln396_1_fu_1724_p3;
wire   [0:0] and_ln781_2_fu_1745_p2;
wire   [0:0] xor_ln781_2_fu_1749_p2;
wire   [0:0] deleted_zeros_2_fu_1740_p3;
wire   [0:0] or_ln785_2_fu_1760_p2;
wire   [0:0] xor_ln340_2_fu_1771_p2;
wire   [0:0] or_ln340_4_fu_1776_p2;
wire   [0:0] overflow_2_fu_1765_p2;
wire   [0:0] and_ln340_2_fu_1782_p2;
wire   [0:0] neg_src_fu_1755_p2;
wire   [0:0] or_ln340_5_fu_1788_p2;
wire   [7:0] select_ln340_4_fu_1794_p3;
wire   [7:0] select_ln396_2_fu_1801_p3;
wire   [7:0] mul_ln1118_fu_1817_p0;
wire  signed [19:0] mul_ln1118_fu_1817_p1;
wire  signed [27:0] sext_ln1118_fu_1100_p1;
wire   [7:0] mul_ln1118_2_fu_1823_p0;
wire  signed [19:0] mul_ln1118_2_fu_1823_p1;
wire  signed [27:0] sext_ln1118_2_fu_1103_p1;
wire   [7:0] mul_ln1118_4_fu_1829_p0;
wire  signed [19:0] mul_ln1118_4_fu_1829_p1;
wire   [7:0] mul_ln1118_6_fu_1835_p0;
wire  signed [19:0] mul_ln1118_6_fu_1835_p1;
wire  signed [27:0] sext_ln1118_5_fu_1106_p1;
wire   [7:0] mul_ln1118_8_fu_1841_p0;
wire  signed [19:0] mul_ln1118_8_fu_1841_p1;
wire   [7:0] mul_ln1118_10_fu_1847_p0;
wire  signed [19:0] mul_ln1118_10_fu_1847_p1;
wire   [7:0] mul_ln1118_12_fu_1853_p0;
wire  signed [19:0] mul_ln1118_12_fu_1853_p1;
wire   [7:0] mul_ln1118_14_fu_1859_p0;
wire  signed [19:0] mul_ln1118_14_fu_1859_p1;
wire   [7:0] mul_ln1118_16_fu_1865_p0;
wire  signed [19:0] mul_ln1118_16_fu_1865_p1;
wire   [7:0] mul_ln1118_18_fu_1871_p0;
wire  signed [19:0] mul_ln1118_18_fu_1871_p1;
wire   [7:0] mul_ln1118_20_fu_1877_p0;
wire  signed [19:0] mul_ln1118_20_fu_1877_p1;
wire   [7:0] mul_ln1118_22_fu_1883_p0;
wire  signed [19:0] mul_ln1118_22_fu_1883_p1;
reg    grp_fu_576_ce;
reg    grp_fu_1181_ce;
reg    grp_fu_1190_ce;
reg    grp_fu_1199_ce;
reg    grp_fu_1208_ce;
reg    grp_fu_1217_ce;
reg    grp_fu_1226_ce;
reg    grp_fu_1235_ce;
reg    grp_fu_1244_ce;
reg    grp_fu_1253_ce;
reg    grp_fu_1262_ce;
reg    grp_fu_1271_ce;
reg    grp_fu_1280_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op148_store_state6;
reg    ap_enable_operation_148;
reg    ap_enable_state6_pp0_iter3_stage0;
reg    ap_predicate_op122_load_state6;
reg    ap_enable_operation_122;
reg    ap_predicate_op171_load_state7;
reg    ap_enable_operation_171;
reg    ap_enable_state7_pp0_iter4_stage0;
reg    ap_predicate_op134_load_state6;
reg    ap_enable_operation_134;
reg    ap_predicate_op182_load_state7;
reg    ap_enable_operation_182;
reg    ap_predicate_op202_store_state7;
reg    ap_enable_operation_202;
reg    ap_predicate_op149_store_state6;
reg    ap_enable_operation_149;
reg    ap_predicate_op124_load_state6;
reg    ap_enable_operation_124;
reg    ap_predicate_op172_load_state7;
reg    ap_enable_operation_172;
reg    ap_predicate_op136_load_state6;
reg    ap_enable_operation_136;
reg    ap_predicate_op185_load_state7;
reg    ap_enable_operation_185;
reg    ap_predicate_op203_store_state7;
reg    ap_enable_operation_203;
reg    ap_predicate_op150_store_state6;
reg    ap_enable_operation_150;
reg    ap_predicate_op126_load_state6;
reg    ap_enable_operation_126;
reg    ap_predicate_op173_load_state7;
reg    ap_enable_operation_173;
reg    ap_predicate_op138_load_state6;
reg    ap_enable_operation_138;
reg    ap_predicate_op188_load_state7;
reg    ap_enable_operation_188;
reg    ap_predicate_op204_store_state7;
reg    ap_enable_operation_204;
reg    ap_predicate_op128_load_state6;
reg    ap_enable_operation_128;
reg    ap_predicate_op174_load_state7;
reg    ap_enable_operation_174;
reg    ap_predicate_op183_store_state7;
reg    ap_enable_operation_183;
reg    ap_predicate_op130_load_state6;
reg    ap_enable_operation_130;
reg    ap_predicate_op175_load_state7;
reg    ap_enable_operation_175;
reg    ap_predicate_op186_store_state7;
reg    ap_enable_operation_186;
reg    ap_predicate_op132_load_state6;
reg    ap_enable_operation_132;
reg    ap_predicate_op176_load_state7;
reg    ap_enable_operation_176;
reg    ap_predicate_op189_store_state7;
reg    ap_enable_operation_189;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [68:0] grp_fu_576_p10;
wire   [27:0] mul_ln1118_10_fu_1847_p00;
wire   [27:0] mul_ln1118_12_fu_1853_p00;
wire   [27:0] mul_ln1118_14_fu_1859_p00;
wire   [27:0] mul_ln1118_16_fu_1865_p00;
wire   [27:0] mul_ln1118_18_fu_1871_p00;
wire   [27:0] mul_ln1118_20_fu_1877_p00;
wire   [27:0] mul_ln1118_22_fu_1883_p00;
wire   [27:0] mul_ln1118_2_fu_1823_p00;
wire   [27:0] mul_ln1118_4_fu_1829_p00;
wire   [27:0] mul_ln1118_6_fu_1835_p00;
wire   [27:0] mul_ln1118_8_fu_1841_p00;
wire   [27:0] mul_ln1118_fu_1817_p00;
reg    ap_condition_1676;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

Resize_opr_lineardEe #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_address0),
    .ce0(k_buf_val_val_0_0_ce0),
    .we0(k_buf_val_val_0_0_we0),
    .d0(ap_sig_allocacmp_tmp_92_load),
    .q0(k_buf_val_val_0_0_q0),
    .address1(k_buf_val_val_0_0_address1),
    .ce1(k_buf_val_val_0_0_ce1),
    .we1(k_buf_val_val_0_0_we1),
    .d1(p_src_data_stream_0_V_dout)
);

Resize_opr_lineardEe #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_1_address0),
    .ce0(k_buf_val_val_0_1_ce0),
    .we0(k_buf_val_val_0_1_we0),
    .d0(ap_sig_allocacmp_tmp_91_load),
    .q0(k_buf_val_val_0_1_q0),
    .address1(k_buf_val_val_0_1_address1),
    .ce1(k_buf_val_val_0_1_ce1),
    .we1(k_buf_val_val_0_1_we1),
    .d1(p_src_data_stream_1_V_dout)
);

Resize_opr_lineardEe #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_2_address0),
    .ce0(k_buf_val_val_0_2_ce0),
    .we0(k_buf_val_val_0_2_we0),
    .d0(ap_sig_allocacmp_s_val_2_029_load),
    .q0(k_buf_val_val_0_2_q0),
    .address1(k_buf_val_val_0_2_address1),
    .ce1(k_buf_val_val_0_2_ce1),
    .we1(k_buf_val_val_0_2_we1),
    .d1(p_src_data_stream_2_V_dout)
);

Resize_opr_linearg8j #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_address0),
    .ce0(k_buf_val_val_1_0_ce0),
    .q0(k_buf_val_val_1_0_q0),
    .address1(k_buf_val_val_1_0_address1),
    .ce1(k_buf_val_val_1_0_ce1),
    .we1(k_buf_val_val_1_0_we1),
    .d1(k_buf_val_val_0_0_q0)
);

Resize_opr_linearg8j #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_1_address0),
    .ce0(k_buf_val_val_1_1_ce0),
    .q0(k_buf_val_val_1_1_q0),
    .address1(k_buf_val_val_1_1_address1),
    .ce1(k_buf_val_val_1_1_ce1),
    .we1(k_buf_val_val_1_1_we1),
    .d1(k_buf_val_val_0_1_q0)
);

Resize_opr_linearg8j #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_2_address0),
    .ce0(k_buf_val_val_1_2_ce0),
    .q0(k_buf_val_val_1_2_q0),
    .address1(k_buf_val_val_1_2_address1),
    .ce1(k_buf_val_val_1_2_ce1),
    .we1(k_buf_val_val_1_2_we1),
    .d1(k_buf_val_val_0_2_q0)
);

ultra_net_mul_27njbC #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 69 ))
ultra_net_mul_27njbC_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_576_p0),
    .din1(grp_fu_576_p1),
    .ce(grp_fu_576_ce),
    .dout(grp_fu_576_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1181_p0),
    .din1(mul_ln1118_reg_2225),
    .ce(grp_fu_1181_ce),
    .dout(grp_fu_1181_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1190_p0),
    .din1(mul_ln1118_2_reg_2230),
    .ce(grp_fu_1190_ce),
    .dout(grp_fu_1190_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1199_p0),
    .din1(mul_ln1118_4_reg_2235),
    .ce(grp_fu_1199_ce),
    .dout(grp_fu_1199_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1208_p0),
    .din1(mul_ln1118_6_reg_2240),
    .ce(grp_fu_1208_ce),
    .dout(grp_fu_1208_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1217_p0),
    .din1(mul_ln1118_8_reg_2245),
    .ce(grp_fu_1217_ce),
    .dout(grp_fu_1217_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1226_p0),
    .din1(mul_ln1118_10_reg_2250),
    .ce(grp_fu_1226_ce),
    .dout(grp_fu_1226_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1235_p0),
    .din1(mul_ln1118_12_reg_2255),
    .ce(grp_fu_1235_ce),
    .dout(grp_fu_1235_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1244_p0),
    .din1(mul_ln1118_14_reg_2260),
    .ce(grp_fu_1244_ce),
    .dout(grp_fu_1244_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1253_p0),
    .din1(mul_ln1118_16_reg_2265),
    .ce(grp_fu_1253_ce),
    .dout(grp_fu_1253_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1262_p0),
    .din1(mul_ln1118_18_reg_2270),
    .ce(grp_fu_1262_ce),
    .dout(grp_fu_1262_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1271_p0),
    .din1(mul_ln1118_20_reg_2275),
    .ce(grp_fu_1271_ce),
    .dout(grp_fu_1271_p2)
);

ultra_net_mul_20skbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
ultra_net_mul_20skbM_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1280_p0),
    .din1(mul_ln1118_22_reg_2280),
    .ce(grp_fu_1280_ce),
    .dout(grp_fu_1280_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U37(
    .din0(mul_ln1118_fu_1817_p0),
    .din1(mul_ln1118_fu_1817_p1),
    .dout(mul_ln1118_fu_1817_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U38(
    .din0(mul_ln1118_2_fu_1823_p0),
    .din1(mul_ln1118_2_fu_1823_p1),
    .dout(mul_ln1118_2_fu_1823_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U39(
    .din0(mul_ln1118_4_fu_1829_p0),
    .din1(mul_ln1118_4_fu_1829_p1),
    .dout(mul_ln1118_4_fu_1829_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U40(
    .din0(mul_ln1118_6_fu_1835_p0),
    .din1(mul_ln1118_6_fu_1835_p1),
    .dout(mul_ln1118_6_fu_1835_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U41(
    .din0(mul_ln1118_8_fu_1841_p0),
    .din1(mul_ln1118_8_fu_1841_p1),
    .dout(mul_ln1118_8_fu_1841_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U42(
    .din0(mul_ln1118_10_fu_1847_p0),
    .din1(mul_ln1118_10_fu_1847_p1),
    .dout(mul_ln1118_10_fu_1847_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U43(
    .din0(mul_ln1118_12_fu_1853_p0),
    .din1(mul_ln1118_12_fu_1853_p1),
    .dout(mul_ln1118_12_fu_1853_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U44(
    .din0(mul_ln1118_14_fu_1859_p0),
    .din1(mul_ln1118_14_fu_1859_p1),
    .dout(mul_ln1118_14_fu_1859_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U45(
    .din0(mul_ln1118_16_fu_1865_p0),
    .din1(mul_ln1118_16_fu_1865_p1),
    .dout(mul_ln1118_16_fu_1865_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U46(
    .din0(mul_ln1118_18_fu_1871_p0),
    .din1(mul_ln1118_18_fu_1871_p1),
    .dout(mul_ln1118_18_fu_1871_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U47(
    .din0(mul_ln1118_20_fu_1877_p0),
    .din1(mul_ln1118_20_fu_1877_p1),
    .dout(mul_ln1118_20_fu_1877_p2)
);

ultra_net_mul_mullbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mullbW_U48(
    .din0(mul_ln1118_22_fu_1883_p0),
    .din1(mul_ln1118_22_fu_1883_p1),
    .dout(mul_ln1118_22_fu_1883_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln2313_fu_525_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln2314_fu_561_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln2313_fu_525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter4_state7)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((icmp_ln2313_fu_525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (icmp_ln2403_reg_2133 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2403_reg_2133 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (icmp_ln2403_1_reg_2137 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2403_1_reg_2137 == 1'd1) & (icmp_ln2403_reg_2133 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476 <= k_buf_val_val_0_0_q0;
    end else if (((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476 <= k_buf_val_val_1_0_q0;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter4_win_val_val_1_0_0_2_reg_476;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (icmp_ln2403_reg_2133 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2403_reg_2133 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (icmp_ln2403_1_reg_2137 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2403_1_reg_2137 == 1'd1) & (icmp_ln2403_reg_2133 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461 <= k_buf_val_val_0_1_q0;
    end else if (((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461 <= k_buf_val_val_1_1_q0;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter4_win_val_val_1_0_1_2_reg_461;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (icmp_ln2403_reg_2133 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2403_reg_2133 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (icmp_ln2403_1_reg_2137 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2403_1_reg_2137 == 1'd1) & (icmp_ln2403_reg_2133 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446 <= k_buf_val_val_0_2_q0;
    end else if (((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446 <= k_buf_val_val_1_2_q0;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter4_win_val_val_1_0_2_2_reg_446;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_31_reg_434 <= j_reg_1998;
    end else if (((icmp_ln2313_fu_525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_31_reg_434 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_Val2_s_reg_423 <= i_reg_1974;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_423 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_rd_0_fu_172 <= select_ln2350_1_fu_907_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_rd_0_fu_172 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_wr_1_fu_168 <= row_wr_2_fu_914_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_wr_1_fu_168 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_0_fu_188 <= p_src_data_stream_0_V_dout;
    end else if ((((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (icmp_ln2403_reg_2133 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        win_val_0_val_1_0_fu_188 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_1_fu_192 <= p_src_data_stream_1_V_dout;
    end else if ((((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (icmp_ln2403_reg_2133 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        win_val_0_val_1_1_fu_192 <= k_buf_val_val_0_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_2_fu_196 <= p_src_data_stream_2_V_dout;
    end else if ((((1'd0 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (icmp_ln2403_reg_2133 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        win_val_0_val_1_2_fu_196 <= k_buf_val_val_0_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_fu_176 <= x_fu_963_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        x_1_fu_176 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2145_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Range1_all_ones_1_reg_2478 <= Range1_all_ones_1_fu_1474_p2;
        Range1_all_ones_2_reg_2508 <= Range1_all_ones_2_fu_1574_p2;
        Range1_all_ones_reg_2448 <= Range1_all_ones_fu_1374_p2;
        Range1_all_zeros_1_reg_2484 <= Range1_all_zeros_1_fu_1480_p2;
        Range1_all_zeros_2_reg_2514 <= Range1_all_zeros_2_fu_1580_p2;
        Range1_all_zeros_reg_2454 <= Range1_all_zeros_fu_1380_p2;
        carry_1_reg_2442 <= carry_1_fu_1358_p2;
        carry_3_reg_2472 <= carry_3_fu_1458_p2;
        carry_5_reg_2502 <= carry_5_fu_1558_p2;
        p_Result_10_reg_2429 <= add_ln1192_1_fu_1294_p2[32'd47];
        p_Result_12_reg_2459 <= add_ln1192_3_fu_1394_p2[32'd47];
        p_Result_14_reg_2489 <= add_ln1192_5_fu_1494_p2[32'd47];
        p_Val2_41_reg_2436 <= p_Val2_41_fu_1338_p2;
        p_Val2_44_reg_2466 <= p_Val2_44_fu_1438_p2;
        p_Val2_47_reg_2496 <= p_Val2_47_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln2403_reg_2141 <= and_ln2403_fu_945_p2;
        icmp_ln2403_1_reg_2137 <= icmp_ln2403_1_fu_940_p2;
        icmp_ln2403_reg_2133 <= icmp_ln2403_fu_934_p2;
        k_buf_val_val_0_0_ad_reg_2115 <= sext_ln2401_fu_921_p1;
        k_buf_val_val_0_1_ad_reg_2121 <= sext_ln2401_fu_921_p1;
        k_buf_val_val_0_2_ad_reg_2127 <= sext_ln2401_fu_921_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln2426_reg_2145 <= and_ln2426_fu_969_p2;
        icmp_ln1494_1_reg_2064 <= icmp_ln1494_1_fu_861_p2;
        icmp_ln2345_reg_2069 <= icmp_ln2345_fu_867_p2;
        select_ln2350_1_reg_2074 <= select_ln2350_1_fu_907_p3;
        sext_ln2401_reg_2078 <= sext_ln2401_fu_921_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln2426_reg_2145_pp0_iter4_reg <= and_ln2426_reg_2145;
        and_ln2426_reg_2145_pp0_iter5_reg <= and_ln2426_reg_2145_pp0_iter4_reg;
        and_ln2426_reg_2145_pp0_iter6_reg <= and_ln2426_reg_2145_pp0_iter5_reg;
        and_ln2426_reg_2145_pp0_iter7_reg <= and_ln2426_reg_2145_pp0_iter6_reg;
        and_ln2426_reg_2145_pp0_iter8_reg <= and_ln2426_reg_2145_pp0_iter7_reg;
        icmp_ln1494_reg_2026_pp0_iter3_reg <= icmp_ln1494_reg_2026;
        icmp_ln2314_reg_1994_pp0_iter2_reg <= icmp_ln2314_reg_1994_pp0_iter1_reg;
        icmp_ln2314_reg_1994_pp0_iter3_reg <= icmp_ln2314_reg_1994_pp0_iter2_reg;
        icmp_ln2314_reg_1994_pp0_iter4_reg <= icmp_ln2314_reg_1994_pp0_iter3_reg;
        icmp_ln2340_reg_2041_pp0_iter3_reg <= icmp_ln2340_reg_2041;
        p_Val2_38_reg_2175_pp0_iter5_reg[17] <= p_Val2_38_reg_2175[17];
p_Val2_38_reg_2175_pp0_iter5_reg[19] <= p_Val2_38_reg_2175[19];
        p_Val2_39_reg_2181_pp0_iter5_reg[19 : 15] <= p_Val2_39_reg_2181[19 : 15];
        sub_ln731_1_reg_2036_pp0_iter3_reg[17 : 14] <= sub_ln731_1_reg_2036[17 : 14];
        sub_ln731_reg_2031_pp0_iter3_reg[17] <= sub_ln731_reg_2031[17];
        v1_V_reg_2169_pp0_iter5_reg[19 : 15] <= v1_V_reg_2169[19 : 15];
        win_val_0_val_1_0_1_reg_2149 <= win_val_0_val_1_0_fu_188;
        win_val_0_val_1_1_1_reg_2154 <= win_val_0_val_1_1_fu_192;
        win_val_0_val_1_2_1_reg_2159 <= win_val_0_val_1_2_fu_196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter0_win_val_val_1_0_0_2_reg_476;
        ap_phi_reg_pp0_iter1_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter0_win_val_val_1_0_1_2_reg_461;
        ap_phi_reg_pp0_iter1_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter0_win_val_val_1_0_2_2_reg_446;
        j_reg_1998 <= j_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter1_win_val_val_1_0_0_2_reg_476;
        ap_phi_reg_pp0_iter2_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter1_win_val_val_1_0_1_2_reg_461;
        ap_phi_reg_pp0_iter2_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter1_win_val_val_1_0_2_2_reg_446;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476;
        ap_phi_reg_pp0_iter3_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter2_win_val_val_1_0_1_2_reg_461;
        ap_phi_reg_pp0_iter3_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter2_win_val_val_1_0_2_2_reg_446;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_win_val_val_1_0_0_2_reg_476 <= ap_phi_reg_pp0_iter3_win_val_val_1_0_0_2_reg_476;
        ap_phi_reg_pp0_iter4_win_val_val_1_0_1_2_reg_461 <= ap_phi_reg_pp0_iter3_win_val_val_1_0_1_2_reg_461;
        ap_phi_reg_pp0_iter4_win_val_val_1_0_2_2_reg_446 <= ap_phi_reg_pp0_iter3_win_val_val_1_0_2_2_reg_446;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1994_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_wr_reg_2059 <= col_wr_fu_826_p2;
        fy_V_reg_2014[31 : 14] <= fy_V_fu_634_p2[31 : 14];
        icmp_ln1494_reg_2026 <= icmp_ln1494_fu_740_p2;
        icmp_ln2340_reg_2041 <= icmp_ln2340_fu_796_p2;
        icmp_ln2350_reg_2051 <= icmp_ln2350_fu_810_p2;
        pre_fx_reg_2046 <= pre_fx_fu_802_p3;
        sub_ln731_1_reg_2036[17 : 14] <= sub_ln731_1_fu_790_p2[17 : 14];
        sub_ln731_reg_2031[17] <= sub_ln731_fu_768_p2[17];
        sy_1_reg_2019 <= sy_1_fu_710_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1994 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dy_reg_2008 <= {{grp_fu_576_p2[52:43]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_1974 <= i_fu_531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln2314_reg_1994 <= icmp_ln2314_fu_561_p2;
        icmp_ln2314_reg_1994_pp0_iter1_reg <= icmp_ln2314_reg_1994;
        p_Val2_31_reg_434_pp0_iter1_reg <= p_Val2_31_reg_434;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2313_fu_525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln2361_reg_1989 <= icmp_ln2361_fu_555_p2;
        sext_ln2357_reg_1984 <= sext_ln2357_fu_551_p1;
        t_V_9_reg_1979[24 : 16] <= t_V_9_fu_537_p3[24 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2145_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_10_reg_2250 <= mul_ln1118_10_fu_1847_p2;
        mul_ln1118_12_reg_2255 <= mul_ln1118_12_fu_1853_p2;
        mul_ln1118_14_reg_2260 <= mul_ln1118_14_fu_1859_p2;
        mul_ln1118_16_reg_2265 <= mul_ln1118_16_fu_1865_p2;
        mul_ln1118_18_reg_2270 <= mul_ln1118_18_fu_1871_p2;
        mul_ln1118_20_reg_2275 <= mul_ln1118_20_fu_1877_p2;
        mul_ln1118_22_reg_2280 <= mul_ln1118_22_fu_1883_p2;
        mul_ln1118_2_reg_2230 <= mul_ln1118_2_fu_1823_p2;
        mul_ln1118_4_reg_2235 <= mul_ln1118_4_fu_1829_p2;
        mul_ln1118_6_reg_2240 <= mul_ln1118_6_fu_1835_p2;
        mul_ln1118_8_reg_2245 <= mul_ln1118_8_fu_1841_p2;
        mul_ln1118_reg_2225 <= mul_ln1118_fu_1817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2145_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_11_reg_2394 <= grp_fu_1226_p2;
        mul_ln1118_13_reg_2399 <= grp_fu_1235_p2;
        mul_ln1118_15_reg_2404 <= grp_fu_1244_p2;
        mul_ln1118_17_reg_2409 <= grp_fu_1253_p2;
        mul_ln1118_19_reg_2414 <= grp_fu_1262_p2;
        mul_ln1118_1_reg_2369 <= grp_fu_1181_p2;
        mul_ln1118_21_reg_2419 <= grp_fu_1271_p2;
        mul_ln1118_23_reg_2424 <= grp_fu_1280_p2;
        mul_ln1118_3_reg_2374 <= grp_fu_1190_p2;
        mul_ln1118_5_reg_2379 <= grp_fu_1199_p2;
        mul_ln1118_7_reg_2384 <= grp_fu_1208_p2;
        mul_ln1118_9_reg_2389 <= grp_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_38_reg_2175[17] <= p_Val2_38_fu_1038_p3[17];
p_Val2_38_reg_2175[19] <= p_Val2_38_fu_1038_p3[19];
        p_Val2_39_reg_2181[19 : 15] <= p_Val2_39_fu_1045_p3[19 : 15];
        u1_V_reg_2164[19 : 17] <= u1_V_fu_1026_p2[19 : 17];
        v1_V_reg_2169[19 : 15] <= v1_V_fu_1032_p2[19 : 15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_91_fu_184 <= p_src_data_stream_1_V_dout;
        tmp_92_fu_212 <= p_src_data_stream_0_V_dout;
        tmp_fu_180 <= p_src_data_stream_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1994_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_1_val_1_0_fu_200 <= ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476;
        win_val_1_val_1_1_fu_204 <= ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461;
        win_val_1_val_1_2_fu_208 <= ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_condition_pp0_exit_iter4_state7 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter4_state7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln2313_fu_525_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2314_reg_1994 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_Val2_31_phi_fu_438_p4 = j_reg_1998;
    end else begin
        ap_phi_mux_p_Val2_31_phi_fu_438_p4 = p_Val2_31_reg_434;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_s_val_2_029_load = p_src_data_stream_2_V_dout;
    end else begin
        ap_sig_allocacmp_s_val_2_029_load = tmp_fu_180;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_tmp_91_load = p_src_data_stream_1_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_91_load = tmp_91_fu_184;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_tmp_92_load = p_src_data_stream_0_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_92_load = tmp_92_fu_212;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1181_ce = 1'b1;
    end else begin
        grp_fu_1181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1190_ce = 1'b1;
    end else begin
        grp_fu_1190_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1199_ce = 1'b1;
    end else begin
        grp_fu_1199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1208_ce = 1'b1;
    end else begin
        grp_fu_1208_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1217_ce = 1'b1;
    end else begin
        grp_fu_1217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1226_ce = 1'b1;
    end else begin
        grp_fu_1226_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1235_ce = 1'b1;
    end else begin
        grp_fu_1235_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1244_ce = 1'b1;
    end else begin
        grp_fu_1244_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1253_ce = 1'b1;
    end else begin
        grp_fu_1253_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1262_ce = 1'b1;
    end else begin
        grp_fu_1262_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1271_ce = 1'b1;
    end else begin
        grp_fu_1271_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1280_ce = 1'b1;
    end else begin
        grp_fu_1280_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_576_ce = 1'b1;
    end else begin
        grp_fu_576_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln2313_fu_525_p2 == 1'd0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1676)) begin
        if ((select_ln2350_1_fu_907_p3 == 1'd1)) begin
            k_buf_val_val_0_0_address0 = k_buf_val_val_0_0_ad_gep_fu_351_p3;
        end else if ((select_ln2350_1_fu_907_p3 == 1'd0)) begin
            k_buf_val_val_0_0_address0 = sext_ln2401_fu_921_p1;
        end else begin
            k_buf_val_val_0_0_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln2403_fu_934_p2 == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln2403_fu_945_p2) & (icmp_ln2403_1_fu_940_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_fu_934_p2 == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln2403_fu_945_p2) & (icmp_ln2403_1_fu_940_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_we0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1676)) begin
        if ((select_ln2350_1_fu_907_p3 == 1'd1)) begin
            k_buf_val_val_0_1_address0 = k_buf_val_val_0_1_ad_gep_fu_358_p3;
        end else if ((select_ln2350_1_fu_907_p3 == 1'd0)) begin
            k_buf_val_val_0_1_address0 = sext_ln2401_fu_921_p1;
        end else begin
            k_buf_val_val_0_1_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln2403_fu_934_p2 == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln2403_fu_945_p2) & (icmp_ln2403_1_fu_940_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_1_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_1_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_fu_934_p2 == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln2403_fu_945_p2) & (icmp_ln2403_1_fu_940_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_1_we0 = 1'b1;
    end else begin
        k_buf_val_val_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_1_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1676)) begin
        if ((select_ln2350_1_fu_907_p3 == 1'd1)) begin
            k_buf_val_val_0_2_address0 = k_buf_val_val_0_2_ad_gep_fu_365_p3;
        end else if ((select_ln2350_1_fu_907_p3 == 1'd0)) begin
            k_buf_val_val_0_2_address0 = sext_ln2401_fu_921_p1;
        end else begin
            k_buf_val_val_0_2_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln2403_fu_934_p2 == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln2403_fu_945_p2) & (icmp_ln2403_1_fu_940_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_2_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_2_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_fu_934_p2 == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln2403_fu_945_p2) & (icmp_ln2403_1_fu_940_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_2_we0 = 1'b1;
    end else begin
        k_buf_val_val_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_2_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_1_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_1_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_1_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_2_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_2_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_2_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op198_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op199_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op200_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln2313_fu_525_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) & ~((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_1_fu_1474_p2 = ((p_Result_i_i1_fu_1464_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_1574_p2 = ((p_Result_i_i2_fu_1564_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1374_p2 = ((p_Result_i_i_fu_1364_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1480_p2 = ((p_Result_i_i1_fu_1464_p4 == 4'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_1580_p2 = ((p_Result_i_i2_fu_1564_p4 == 4'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1380_p2 = ((p_Result_i_i_fu_1364_p4 == 4'd0) ? 1'b1 : 1'b0);

assign add_ln1192_1_fu_1294_p2 = (add_ln1192_fu_1286_p2 + add_ln1192_2_fu_1290_p2);

assign add_ln1192_2_fu_1290_p2 = (mul_ln1118_7_reg_2384 + mul_ln1118_1_reg_2369);

assign add_ln1192_3_fu_1394_p2 = (add_ln1192_4_fu_1386_p2 + add_ln1192_6_fu_1390_p2);

assign add_ln1192_4_fu_1386_p2 = (mul_ln1118_13_reg_2399 + mul_ln1118_11_reg_2394);

assign add_ln1192_5_fu_1494_p2 = (add_ln1192_7_fu_1486_p2 + add_ln1192_8_fu_1490_p2);

assign add_ln1192_6_fu_1390_p2 = (mul_ln1118_15_reg_2404 + mul_ln1118_9_reg_2389);

assign add_ln1192_7_fu_1486_p2 = (mul_ln1118_21_reg_2419 + mul_ln1118_19_reg_2414);

assign add_ln1192_8_fu_1490_p2 = (mul_ln1118_23_reg_2424 + mul_ln1118_17_reg_2409);

assign add_ln1192_fu_1286_p2 = (mul_ln1118_5_reg_2379 + mul_ln1118_3_reg_2374);

assign add_ln2357_fu_545_p2 = ($signed(zext_ln2313_fu_521_p1) + $signed(10'd1023));

assign add_ln2378_fu_816_p2 = ($signed(11'd2047) + $signed(zext_ln2314_fu_592_p1));

assign add_ln703_fu_628_p2 = ($signed(sext_ln703_1_fu_624_p1) + $signed(sext_ln703_fu_613_p1));

assign and_ln2403_fu_945_p2 = (icmp_ln2403_fu_934_p2 & icmp_ln2403_1_fu_940_p2);

assign and_ln2426_fu_969_p2 = (row_wr_2_fu_914_p3 & col_wr_reg_2059);

assign and_ln340_1_fu_1705_p2 = (or_ln785_1_fu_1683_p2 & or_ln340_2_fu_1699_p2);

assign and_ln340_2_fu_1782_p2 = (or_ln785_2_fu_1760_p2 & or_ln340_4_fu_1776_p2);

assign and_ln340_fu_1628_p2 = (or_ln785_fu_1606_p2 & or_ln340_fu_1622_p2);

assign and_ln781_1_fu_1668_p2 = (carry_3_reg_2472 & Range1_all_ones_1_reg_2478);

assign and_ln781_2_fu_1745_p2 = (carry_5_reg_2502 & Range1_all_ones_2_reg_2508);

assign and_ln781_fu_1591_p2 = (carry_1_reg_2442 & Range1_all_ones_reg_2448);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter9 == 1'b1) & (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op200_read_state7 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op199_read_state7 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op198_read_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter9 == 1'b1) & (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op200_read_state7 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op199_read_state7 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op198_read_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter9 == 1'b1) & (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op200_read_state7 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op199_read_state7 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op198_read_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9 = (((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln2426_reg_2145_pp0_iter8_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter4 = (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op200_read_state7 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op199_read_state7 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op198_read_state7 == 1'b1)));
end

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1676 = ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_122 = (ap_predicate_op122_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_124 = (ap_predicate_op124_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_126 = (ap_predicate_op126_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_128 = (ap_predicate_op128_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_130 = (ap_predicate_op130_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_132 = (ap_predicate_op132_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_134 = (ap_predicate_op134_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_136 = (ap_predicate_op136_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_138 = (ap_predicate_op138_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_148 = (ap_predicate_op148_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_149 = (ap_predicate_op149_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_150 = (ap_predicate_op150_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_171 = (ap_predicate_op171_load_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_172 = (ap_predicate_op172_load_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_173 = (ap_predicate_op173_load_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_174 = (ap_predicate_op174_load_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_175 = (ap_predicate_op175_load_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_176 = (ap_predicate_op176_load_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_182 = (ap_predicate_op182_load_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_183 = (ap_predicate_op183_store_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_load_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_186 = (ap_predicate_op186_store_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_188 = (ap_predicate_op188_load_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_189 = (ap_predicate_op189_store_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_202 = (ap_predicate_op202_store_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_203 = (ap_predicate_op203_store_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_204 = (ap_predicate_op204_store_state7 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state6_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state7_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_win_val_val_1_0_0_2_reg_476 = 'bx;

assign ap_phi_reg_pp0_iter0_win_val_val_1_0_1_2_reg_461 = 'bx;

assign ap_phi_reg_pp0_iter0_win_val_val_1_0_2_2_reg_446 = 'bx;

always @ (*) begin
    ap_predicate_op122_load_state6 = ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_load_state6 = ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op126_load_state6 = ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op128_load_state6 = ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op130_load_state6 = ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op132_load_state6 = ((icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op134_load_state6 = ((select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op136_load_state6 = ((select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op138_load_state6 = ((select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op148_store_state6 = ((icmp_ln2403_fu_934_p2 == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln2403_fu_945_p2) & (icmp_ln2403_1_fu_940_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op149_store_state6 = ((icmp_ln2403_fu_934_p2 == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln2403_fu_945_p2) & (icmp_ln2403_1_fu_940_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_store_state6 = ((icmp_ln2403_fu_934_p2 == 1'd1) & (select_ln2350_1_fu_907_p3 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter2_reg == 1'd1) & (1'd0 == and_ln2403_fu_945_p2) & (icmp_ln2403_1_fu_940_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op171_load_state7 = ((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op172_load_state7 = ((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op173_load_state7 = ((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op174_load_state7 = ((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op175_load_state7 = ((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op176_load_state7 = ((select_ln2350_1_reg_2074 == 1'd0) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op182_load_state7 = ((select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op183_store_state7 = ((select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op185_load_state7 = ((select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op186_store_state7 = ((select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op188_load_state7 = ((select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op189_store_state7 = ((select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op198_read_state7 = ((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op199_read_state7 = ((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op200_read_state7 = ((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op202_store_state7 = ((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op203_store_state7 = ((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op204_store_state7 = ((1'd1 == and_ln2403_reg_2141) & (select_ln2350_1_reg_2074 == 1'd1) & (icmp_ln2314_reg_1994_pp0_iter3_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign carry_1_fu_1358_p2 = (xor_ln416_fu_1352_p2 & p_Result_11_fu_1318_p3);

assign carry_3_fu_1458_p2 = (xor_ln416_1_fu_1452_p2 & p_Result_13_fu_1418_p3);

assign carry_5_fu_1558_p2 = (xor_ln416_2_fu_1552_p2 & p_Result_15_fu_1518_p3);

assign col_wr_fu_826_p2 = ((pre_fx_fu_802_p3 == sext_ln2378_fu_822_p1) ? 1'b1 : 1'b0);

assign deleted_zeros_1_fu_1663_p3 = ((carry_3_reg_2472[0:0] === 1'b1) ? Range1_all_ones_1_reg_2478 : Range1_all_zeros_1_reg_2484);

assign deleted_zeros_2_fu_1740_p3 = ((carry_5_reg_2502[0:0] === 1'b1) ? Range1_all_ones_2_reg_2508 : Range1_all_zeros_2_reg_2514);

assign deleted_zeros_fu_1586_p3 = ((carry_1_reg_2442[0:0] === 1'b1) ? Range1_all_ones_reg_2448 : Range1_all_zeros_reg_2454);

assign fx_V_fu_652_p2 = (32'd32768 + zext_ln703_fu_648_p1);

assign fy_V_fu_634_p2 = (32'd40960 + add_ln703_fu_628_p2);

assign grp_fu_1181_p0 = sext_ln1118_1_fu_1169_p1;

assign grp_fu_1190_p0 = sext_ln1118_3_fu_1172_p1;

assign grp_fu_1199_p0 = sext_ln1118_4_fu_1175_p1;

assign grp_fu_1208_p0 = sext_ln1118_4_fu_1175_p1;

assign grp_fu_1217_p0 = sext_ln1118_1_fu_1169_p1;

assign grp_fu_1226_p0 = sext_ln1118_3_fu_1172_p1;

assign grp_fu_1235_p0 = sext_ln1118_4_fu_1175_p1;

assign grp_fu_1244_p0 = sext_ln1118_4_fu_1175_p1;

assign grp_fu_1253_p0 = sext_ln1118_1_fu_1169_p1;

assign grp_fu_1262_p0 = sext_ln1118_3_fu_1172_p1;

assign grp_fu_1271_p0 = sext_ln1118_4_fu_1175_p1;

assign grp_fu_1280_p0 = sext_ln1118_4_fu_1175_p1;

assign grp_fu_576_p0 = 69'd59652324;

assign grp_fu_576_p1 = grp_fu_576_p10;

assign grp_fu_576_p10 = t_V_9_reg_1979;

assign i_fu_531_p2 = (p_Val2_s_reg_423 + 9'd1);

assign icmp_ln1494_1_fu_861_p2 = (($signed(ret_V_136_fu_855_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_740_p2 = (($signed(ret_V_135_fu_734_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln2313_fu_525_p2 = ((p_Val2_s_reg_423 < 9'd360) ? 1'b1 : 1'b0);

assign icmp_ln2314_fu_561_p2 = ((ap_phi_mux_p_Val2_31_phi_fu_438_p4 < 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln2340_fu_796_p2 = (($signed(ret_V_140_fu_658_p4) > $signed(16'd639)) ? 1'b1 : 1'b0);

assign icmp_ln2345_fu_867_p2 = (($signed(sy_1_reg_2019) > $signed(16'd359)) ? 1'b1 : 1'b0);

assign icmp_ln2350_fu_810_p2 = ((p_Val2_31_reg_434_pp0_iter1_reg == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln2361_fu_555_p2 = ((p_Val2_s_reg_423 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln2364_fu_884_p2 = ((pre_fy_fu_872_p3 != 16'd65526) ? 1'b1 : 1'b0);

assign icmp_ln2403_1_fu_940_p2 = (($signed(pre_fx_reg_2046) < $signed(16'd639)) ? 1'b1 : 1'b0);

assign icmp_ln2403_fu_934_p2 = (($signed(pre_fy_fu_872_p3) < $signed(16'd359)) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_690_p2 = ((trunc_ln851_fu_686_p1 == 16'd0) ? 1'b1 : 1'b0);

assign j_fu_567_p2 = (ap_phi_mux_p_Val2_31_phi_fu_438_p4 + 10'd1);

assign k_buf_val_val_0_0_ad_gep_fu_351_p3 = sext_ln2401_fu_921_p1;

assign k_buf_val_val_0_0_address1 = k_buf_val_val_0_0_ad_reg_2115;

assign k_buf_val_val_0_1_ad_gep_fu_358_p3 = sext_ln2401_fu_921_p1;

assign k_buf_val_val_0_1_address1 = k_buf_val_val_0_1_ad_reg_2121;

assign k_buf_val_val_0_2_ad_gep_fu_365_p3 = sext_ln2401_fu_921_p1;

assign k_buf_val_val_0_2_address1 = k_buf_val_val_0_2_ad_reg_2127;

assign k_buf_val_val_1_0_address0 = sext_ln2401_fu_921_p1;

assign k_buf_val_val_1_0_address1 = sext_ln2401_reg_2078;

assign k_buf_val_val_1_1_address0 = sext_ln2401_fu_921_p1;

assign k_buf_val_val_1_1_address1 = sext_ln2401_reg_2078;

assign k_buf_val_val_1_2_address0 = sext_ln2401_fu_921_p1;

assign k_buf_val_val_1_2_address1 = sext_ln2401_reg_2078;

assign lhs_V_1_fu_841_p1 = fy_V_reg_2014;

assign lhs_V_fu_718_p1 = fx_V_fu_652_p2;

assign mul_ln1118_10_fu_1847_p0 = mul_ln1118_10_fu_1847_p00;

assign mul_ln1118_10_fu_1847_p00 = ap_phi_reg_pp0_iter5_win_val_val_1_0_1_2_reg_461;

assign mul_ln1118_10_fu_1847_p1 = sext_ln1118_2_fu_1103_p1;

assign mul_ln1118_12_fu_1853_p0 = mul_ln1118_12_fu_1853_p00;

assign mul_ln1118_12_fu_1853_p00 = win_val_0_val_1_1_1_reg_2154;

assign mul_ln1118_12_fu_1853_p1 = sext_ln1118_fu_1100_p1;

assign mul_ln1118_14_fu_1859_p0 = mul_ln1118_14_fu_1859_p00;

assign mul_ln1118_14_fu_1859_p00 = win_val_0_val_1_1_fu_192;

assign mul_ln1118_14_fu_1859_p1 = sext_ln1118_5_fu_1106_p1;

assign mul_ln1118_16_fu_1865_p0 = mul_ln1118_16_fu_1865_p00;

assign mul_ln1118_16_fu_1865_p00 = win_val_1_val_1_2_fu_208;

assign mul_ln1118_16_fu_1865_p1 = sext_ln1118_fu_1100_p1;

assign mul_ln1118_18_fu_1871_p0 = mul_ln1118_18_fu_1871_p00;

assign mul_ln1118_18_fu_1871_p00 = ap_phi_reg_pp0_iter5_win_val_val_1_0_2_2_reg_446;

assign mul_ln1118_18_fu_1871_p1 = sext_ln1118_2_fu_1103_p1;

assign mul_ln1118_20_fu_1877_p0 = mul_ln1118_20_fu_1877_p00;

assign mul_ln1118_20_fu_1877_p00 = win_val_0_val_1_2_1_reg_2159;

assign mul_ln1118_20_fu_1877_p1 = sext_ln1118_fu_1100_p1;

assign mul_ln1118_22_fu_1883_p0 = mul_ln1118_22_fu_1883_p00;

assign mul_ln1118_22_fu_1883_p00 = win_val_0_val_1_2_fu_196;

assign mul_ln1118_22_fu_1883_p1 = sext_ln1118_5_fu_1106_p1;

assign mul_ln1118_2_fu_1823_p0 = mul_ln1118_2_fu_1823_p00;

assign mul_ln1118_2_fu_1823_p00 = ap_phi_reg_pp0_iter5_win_val_val_1_0_0_2_reg_476;

assign mul_ln1118_2_fu_1823_p1 = sext_ln1118_2_fu_1103_p1;

assign mul_ln1118_4_fu_1829_p0 = mul_ln1118_4_fu_1829_p00;

assign mul_ln1118_4_fu_1829_p00 = win_val_0_val_1_0_1_reg_2149;

assign mul_ln1118_4_fu_1829_p1 = sext_ln1118_fu_1100_p1;

assign mul_ln1118_6_fu_1835_p0 = mul_ln1118_6_fu_1835_p00;

assign mul_ln1118_6_fu_1835_p00 = win_val_0_val_1_0_fu_188;

assign mul_ln1118_6_fu_1835_p1 = sext_ln1118_5_fu_1106_p1;

assign mul_ln1118_8_fu_1841_p0 = mul_ln1118_8_fu_1841_p00;

assign mul_ln1118_8_fu_1841_p00 = win_val_1_val_1_1_fu_204;

assign mul_ln1118_8_fu_1841_p1 = sext_ln1118_fu_1100_p1;

assign mul_ln1118_fu_1817_p0 = mul_ln1118_fu_1817_p00;

assign mul_ln1118_fu_1817_p00 = win_val_1_val_1_0_fu_200;

assign mul_ln1118_fu_1817_p1 = sext_ln1118_fu_1100_p1;

assign neg_src_5_fu_1601_p2 = (xor_ln781_fu_1595_p2 & p_Result_10_reg_2429);

assign neg_src_6_fu_1678_p2 = (xor_ln781_1_fu_1672_p2 & p_Result_12_reg_2459);

assign neg_src_fu_1755_p2 = (xor_ln781_2_fu_1749_p2 & p_Result_14_reg_2489);

assign or_ln1494_1_fu_902_p2 = (or_ln1494_fu_897_p2 | icmp_ln2361_reg_1989);

assign or_ln1494_fu_897_p2 = (icmp_ln2364_fu_884_p2 | icmp_ln2350_reg_2051);

assign or_ln340_1_fu_1634_p2 = (overflow_fu_1611_p2 | or_ln340_fu_1622_p2);

assign or_ln340_2_fu_1699_p2 = (xor_ln340_1_fu_1694_p2 | and_ln781_1_fu_1668_p2);

assign or_ln340_3_fu_1711_p2 = (overflow_1_fu_1688_p2 | or_ln340_2_fu_1699_p2);

assign or_ln340_4_fu_1776_p2 = (xor_ln340_2_fu_1771_p2 | and_ln781_2_fu_1745_p2);

assign or_ln340_5_fu_1788_p2 = (overflow_2_fu_1765_p2 | or_ln340_4_fu_1776_p2);

assign or_ln340_fu_1622_p2 = (xor_ln340_fu_1617_p2 | and_ln781_fu_1591_p2);

assign or_ln785_1_fu_1683_p2 = (p_Result_12_reg_2459 | deleted_zeros_1_fu_1663_p3);

assign or_ln785_2_fu_1760_p2 = (p_Result_14_reg_2489 | deleted_zeros_2_fu_1740_p3);

assign or_ln785_fu_1606_p2 = (p_Result_10_reg_2429 | deleted_zeros_fu_1586_p3);

assign overflow_1_fu_1688_p2 = (or_ln785_1_fu_1683_p2 ^ 1'd1);

assign overflow_2_fu_1765_p2 = (or_ln785_2_fu_1760_p2 ^ 1'd1);

assign overflow_fu_1611_p2 = (or_ln785_fu_1606_p2 ^ 1'd1);

assign p_Result_11_fu_1318_p3 = add_ln1192_1_fu_1294_p2[32'd43];

assign p_Result_13_fu_1418_p3 = add_ln1192_3_fu_1394_p2[32'd43];

assign p_Result_15_fu_1518_p3 = add_ln1192_5_fu_1494_p2[32'd43];

assign p_Result_i_i1_fu_1464_p4 = {{add_ln1192_3_fu_1394_p2[47:44]}};

assign p_Result_i_i2_fu_1564_p4 = {{add_ln1192_5_fu_1494_p2[47:44]}};

assign p_Result_i_i_fu_1364_p4 = {{add_ln1192_1_fu_1294_p2[47:44]}};

assign p_Result_s_fu_678_p3 = fy_V_fu_634_p2[32'd31];

assign p_Val2_36_fu_1005_p3 = ((icmp_ln1494_reg_2026_pp0_iter3_reg[0:0] === 1'b1) ? u_V_fu_998_p3 : 20'd0);

assign p_Val2_37_fu_1019_p3 = ((icmp_ln1494_1_reg_2064[0:0] === 1'b1) ? v_V_fu_1012_p3 : 20'd0);

assign p_Val2_38_fu_1038_p3 = ((icmp_ln2340_reg_2041_pp0_iter3_reg[0:0] === 1'b1) ? 20'd0 : p_Val2_36_fu_1005_p3);

assign p_Val2_39_fu_1045_p3 = ((icmp_ln2345_reg_2069[0:0] === 1'b1) ? 20'd0 : p_Val2_37_fu_1019_p3);

assign p_Val2_40_fu_1308_p4 = {{add_ln1192_1_fu_1294_p2[43:36]}};

assign p_Val2_41_fu_1338_p2 = (zext_ln415_fu_1334_p1 + p_Val2_40_fu_1308_p4);

assign p_Val2_43_fu_1408_p4 = {{add_ln1192_3_fu_1394_p2[43:36]}};

assign p_Val2_44_fu_1438_p2 = (zext_ln415_1_fu_1434_p1 + p_Val2_43_fu_1408_p4);

assign p_Val2_46_fu_1508_p4 = {{add_ln1192_5_fu_1494_p2[43:36]}};

assign p_Val2_47_fu_1538_p2 = (zext_ln415_2_fu_1534_p1 + p_Val2_46_fu_1508_p4);

assign p_dst_data_stream_0_V_din = ((or_ln340_1_fu_1634_p2[0:0] === 1'b1) ? select_ln340_fu_1640_p3 : select_ln396_fu_1647_p3);

assign p_dst_data_stream_1_V_din = ((or_ln340_3_fu_1711_p2[0:0] === 1'b1) ? select_ln340_2_fu_1717_p3 : select_ln396_1_fu_1724_p3);

assign p_dst_data_stream_2_V_din = ((or_ln340_5_fu_1788_p2[0:0] === 1'b1) ? select_ln340_4_fu_1794_p3 : select_ln396_2_fu_1801_p3);

assign pre_fx_fu_802_p3 = ((icmp_ln2340_fu_796_p2[0:0] === 1'b1) ? 16'd639 : ret_V_140_fu_658_p4);

assign pre_fy_fu_872_p3 = ((icmp_ln2345_fu_867_p2[0:0] === 1'b1) ? 16'd359 : sy_1_reg_2019);

assign ret_V_134_fu_696_p2 = (16'd1 + ret_V_fu_668_p4);

assign ret_V_135_fu_734_p2 = ($signed(lhs_V_fu_718_p1) - $signed(sext_ln728_fu_730_p1));

assign ret_V_136_fu_855_p2 = ($signed(lhs_V_1_fu_841_p1) - $signed(sext_ln728_1_fu_851_p1));

assign ret_V_140_fu_658_p4 = {{fx_V_fu_652_p2[31:16]}};

assign ret_V_fu_668_p4 = {{fy_V_fu_634_p2[31:16]}};

assign rhs_V_1_fu_844_p3 = {{sy_1_reg_2019}, {16'd0}};

assign rhs_V_fu_722_p3 = {{ret_V_140_fu_658_p4}, {16'd0}};

assign row_wr_2_fu_914_p3 = ((icmp_ln2350_reg_2051[0:0] === 1'b1) ? row_wr_fu_879_p2 : row_wr_1_fu_168);

assign row_wr_fu_879_p2 = ((pre_fy_fu_872_p3 == sext_ln2357_reg_1984) ? 1'b1 : 1'b0);

assign select_ln2350_1_fu_907_p3 = ((icmp_ln2350_reg_2051[0:0] === 1'b1) ? or_ln1494_1_fu_902_p2 : row_rd_0_fu_172);

assign select_ln2350_fu_890_p3 = ((icmp_ln2350_reg_2051[0:0] === 1'b1) ? 16'd0 : x_1_fu_176);

assign select_ln340_2_fu_1717_p3 = ((and_ln340_1_fu_1705_p2[0:0] === 1'b1) ? p_Val2_44_reg_2466 : 8'd255);

assign select_ln340_4_fu_1794_p3 = ((and_ln340_2_fu_1782_p2[0:0] === 1'b1) ? p_Val2_47_reg_2496 : 8'd255);

assign select_ln340_fu_1640_p3 = ((and_ln340_fu_1628_p2[0:0] === 1'b1) ? p_Val2_41_reg_2436 : 8'd255);

assign select_ln396_1_fu_1724_p3 = ((neg_src_6_fu_1678_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_44_reg_2466);

assign select_ln396_2_fu_1801_p3 = ((neg_src_fu_1755_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_47_reg_2496);

assign select_ln396_fu_1647_p3 = ((neg_src_5_fu_1601_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_41_reg_2436);

assign select_ln851_fu_702_p3 = ((icmp_ln851_fu_690_p2[0:0] === 1'b1) ? ret_V_fu_668_p4 : ret_V_134_fu_696_p2);

assign sext_ln1118_1_fu_1169_p1 = v1_V_reg_2169_pp0_iter5_reg;

assign sext_ln1118_2_fu_1103_p1 = v1_V_reg_2169;

assign sext_ln1118_3_fu_1172_p1 = p_Val2_38_reg_2175_pp0_iter5_reg;

assign sext_ln1118_4_fu_1175_p1 = $signed(p_Val2_39_reg_2181_pp0_iter5_reg);

assign sext_ln1118_5_fu_1106_p1 = p_Val2_38_reg_2175;

assign sext_ln1118_fu_1100_p1 = $signed(u1_V_reg_2164);

assign sext_ln2357_fu_551_p1 = $signed(add_ln2357_fu_545_p2);

assign sext_ln2378_fu_822_p1 = $signed(add_ln2378_fu_816_p2);

assign sext_ln2401_fu_921_p1 = select_ln2350_fu_890_p3;

assign sext_ln703_1_fu_624_p1 = $signed(tmp_94_fu_617_p3);

assign sext_ln703_fu_613_p1 = $signed(tmp_93_fu_606_p3);

assign sext_ln728_1_fu_851_p1 = $signed(rhs_V_1_fu_844_p3);

assign sext_ln728_fu_730_p1 = $signed(rhs_V_fu_722_p3);

assign shl_ln731_2_fu_782_p3 = {{trunc_ln731_2_fu_778_p1}, {16'd0}};

assign shl_ln_fu_760_p3 = {{tmp_97_fu_750_p4}, {16'd0}};

assign start_out = real_start;

assign sub_ln731_1_fu_790_p2 = (trunc_ln731_1_fu_774_p1 - shl_ln731_2_fu_782_p3);

assign sub_ln731_fu_768_p2 = (trunc_ln731_fu_746_p1 - shl_ln_fu_760_p3);

assign sy_1_fu_710_p3 = ((p_Result_s_fu_678_p3[0:0] === 1'b1) ? select_ln851_fu_702_p3 : ret_V_fu_668_p4);

assign t_V_9_fu_537_p3 = {{p_Val2_s_reg_423}, {16'd0}};

assign tmp_103_fu_1326_p3 = add_ln1192_1_fu_1294_p2[32'd35];

assign tmp_104_fu_1344_p3 = p_Val2_41_fu_1338_p2[32'd7];

assign tmp_107_fu_1426_p3 = add_ln1192_3_fu_1394_p2[32'd35];

assign tmp_108_fu_1444_p3 = p_Val2_44_fu_1438_p2[32'd7];

assign tmp_111_fu_1526_p3 = add_ln1192_5_fu_1494_p2[32'd35];

assign tmp_112_fu_1544_p3 = p_Val2_47_fu_1538_p2[32'd7];

assign tmp_93_fu_606_p3 = {{dy_reg_2008}, {17'd0}};

assign tmp_94_fu_617_p3 = {{dy_reg_2008}, {14'd0}};

assign tmp_95_fu_640_p3 = {{trunc_ln_fu_596_p4}, {17'd0}};

assign tmp_97_fu_750_p4 = {{fx_V_fu_652_p2[17:16]}};

assign trunc_ln731_1_fu_774_p1 = fy_V_fu_634_p2[17:0];

assign trunc_ln731_2_fu_778_p1 = sy_1_fu_710_p3[1:0];

assign trunc_ln731_fu_746_p1 = fx_V_fu_652_p2[17:0];

assign trunc_ln851_fu_686_p1 = fy_V_fu_634_p2[15:0];

assign trunc_ln_fu_596_p4 = {{p_Val2_31_reg_434_pp0_iter1_reg[9:1]}};

assign u1_V_fu_1026_p2 = (20'd262144 - p_Val2_36_fu_1005_p3);

assign u_V_fu_998_p3 = {{sub_ln731_reg_2031_pp0_iter3_reg}, {2'd0}};

assign v1_V_fu_1032_p2 = (20'd262144 - p_Val2_37_fu_1019_p3);

assign v_V_fu_1012_p3 = {{sub_ln731_1_reg_2036_pp0_iter3_reg}, {2'd0}};

assign x_fu_963_p2 = ($signed(select_ln2350_fu_890_p3) + $signed(16'd1));

assign xor_ln340_1_fu_1694_p2 = (p_Result_12_reg_2459 ^ 1'd1);

assign xor_ln340_2_fu_1771_p2 = (p_Result_14_reg_2489 ^ 1'd1);

assign xor_ln340_fu_1617_p2 = (p_Result_10_reg_2429 ^ 1'd1);

assign xor_ln416_1_fu_1452_p2 = (tmp_108_fu_1444_p3 ^ 1'd1);

assign xor_ln416_2_fu_1552_p2 = (tmp_112_fu_1544_p3 ^ 1'd1);

assign xor_ln416_fu_1352_p2 = (tmp_104_fu_1344_p3 ^ 1'd1);

assign xor_ln781_1_fu_1672_p2 = (1'd1 ^ and_ln781_1_fu_1668_p2);

assign xor_ln781_2_fu_1749_p2 = (1'd1 ^ and_ln781_2_fu_1745_p2);

assign xor_ln781_fu_1595_p2 = (1'd1 ^ and_ln781_fu_1591_p2);

assign zext_ln2313_fu_521_p1 = p_Val2_s_reg_423;

assign zext_ln2314_fu_592_p1 = p_Val2_31_reg_434_pp0_iter1_reg;

assign zext_ln415_1_fu_1434_p1 = tmp_107_fu_1426_p3;

assign zext_ln415_2_fu_1534_p1 = tmp_111_fu_1526_p3;

assign zext_ln415_fu_1334_p1 = tmp_103_fu_1326_p3;

assign zext_ln703_fu_648_p1 = tmp_95_fu_640_p3;

always @ (posedge ap_clk) begin
    t_V_9_reg_1979[15:0] <= 16'b0000000000000000;
    fy_V_reg_2014[13:0] <= 14'b10000000000000;
    sub_ln731_reg_2031[16:0] <= 17'b01000000000000000;
    sub_ln731_reg_2031_pp0_iter3_reg[16:0] <= 17'b01000000000000000;
    sub_ln731_1_reg_2036[13:0] <= 14'b10000000000000;
    sub_ln731_1_reg_2036_pp0_iter3_reg[13:0] <= 14'b10000000000000;
    u1_V_reg_2164[16:0] <= 17'b00000000000000000;
    v1_V_reg_2169[14:0] <= 15'b000000000000000;
    v1_V_reg_2169_pp0_iter5_reg[14:0] <= 15'b000000000000000;
    p_Val2_38_reg_2175[16:0] <= 17'b00000000000000000;
    p_Val2_38_reg_2175[18] <= 1'b0;
    p_Val2_38_reg_2175_pp0_iter5_reg[16:0] <= 17'b00000000000000000;
    p_Val2_38_reg_2175_pp0_iter5_reg[18] <= 1'b0;
    p_Val2_39_reg_2181[14:0] <= 15'b000000000000000;
    p_Val2_39_reg_2181_pp0_iter5_reg[14:0] <= 15'b000000000000000;
end

endmodule //Resize_opr_linear
