# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ShiftRegisters_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/prins/Desktop/GENISAMA/VHDL\ Course/ShiftRegisters/src/SV {C:/Users/prins/Desktop/GENISAMA/VHDL Course/ShiftRegisters/src/SV/ShiftRegisters.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:37:16 on Nov 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/prins/Desktop/GENISAMA/VHDL Course/ShiftRegisters/src/SV" C:/Users/prins/Desktop/GENISAMA/VHDL Course/ShiftRegisters/src/SV/ShiftRegisters.sv 
# -- Compiling module ShiftRegisters
# 
# Top level modules:
# 	ShiftRegisters
# End time: 14:37:16 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/prins/Desktop/GENISAMA/VHDL\ Course/ShiftRegisters/src/SV {C:/Users/prins/Desktop/GENISAMA/VHDL Course/ShiftRegisters/src/SV/ShiftRegisters_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:37:17 on Nov 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/prins/Desktop/GENISAMA/VHDL Course/ShiftRegisters/src/SV" C:/Users/prins/Desktop/GENISAMA/VHDL Course/ShiftRegisters/src/SV/ShiftRegisters_tb.sv 
# -- Compiling module ShiftRegisters_tb
# 
# Top level modules:
# 	ShiftRegisters_tb
# End time: 14:37:17 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  ShiftRegisters_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" ShiftRegisters_tb 
# Start time: 14:37:17 on Nov 08,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.ShiftRegisters_tb(fast)
# Loading work.ShiftRegisters(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 700 ns
# End time: 14:58:30 on Nov 08,2022, Elapsed time: 0:21:13
# Errors: 0, Warnings: 0
