Analysis & Synthesis report for SimpleCompArch_QII_14
Mon Mar 07 17:38:00 2016
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated
 16. Parameter Settings for User Entity Instance: Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "Cache:Unit2|MainMemory:Unit2"
 19. Port Connectivity Checks: "Cache:Unit2|CacheController:Unit1|DataMemory:unit2"
 20. Port Connectivity Checks: "Cache:Unit2|CacheController:Unit1|LineMemory:unit1"
 21. Port Connectivity Checks: "Cache:Unit2|CacheController:Unit1"
 22. Port Connectivity Checks: "CPU:Unit1|ctrl_unit:Unit0|bigmux:U3"
 23. Port Connectivity Checks: "CPU:Unit1|ctrl_unit:Unit0"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 07 17:38:00 2016       ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Full Version ;
; Revision Name                      ; SimpleCompArch_QII_14                       ;
; Top-level Entity Name              ; SimpleCompArch                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 40                                          ;
;     Total combinational functions  ; 33                                          ;
;     Dedicated logic registers      ; 27                                          ;
; Total registers                    ; 27                                          ;
; Total pins                         ; 101                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                           ;
+----------------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                                     ; Setting            ; Default Value         ;
+----------------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                                     ; EP4CE115F29C7      ;                       ;
; Top-level entity name                                                      ; SimpleCompArch     ; SimpleCompArch_QII_14 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX         ;
; Use smart compilation                                                      ; On                 ; Off                   ;
; Maximum processors allowed for parallel compilation                        ; All                ;                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                                ; Off                ; Off                   ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                   ;
; Preserve fewer node names                                                  ; On                 ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                   ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto               ; Auto                  ;
; Safe State Machine                                                         ; Off                ; Off                   ;
; Extract Verilog State Machines                                             ; On                 ; On                    ;
; Extract VHDL State Machines                                                ; On                 ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                    ;
; Parallel Synthesis                                                         ; On                 ; On                    ;
; DSP Block Balancing                                                        ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                 ; On                    ;
; Power-Up Don't Care                                                        ; On                 ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                   ;
; Remove Duplicate Registers                                                 ; On                 ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                   ;
; Optimization Technique                                                     ; Balanced           ; Balanced              ;
; Carry Chain Length                                                         ; 70                 ; 70                    ;
; Auto Carry Chains                                                          ; On                 ; On                    ;
; Auto Open-Drain Pins                                                       ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                   ;
; Auto ROM Replacement                                                       ; On                 ; On                    ;
; Auto RAM Replacement                                                       ; On                 ; On                    ;
; Auto DSP Block Replacement                                                 ; On                 ; On                    ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                 ; On                    ;
; Strict RAM Replacement                                                     ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                   ;
; Auto RAM Block Balancing                                                   ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                   ;
; Auto Resource Sharing                                                      ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                   ;
; Timing-Driven Synthesis                                                    ; On                 ; On                    ;
; Report Parameter Settings                                                  ; On                 ; On                    ;
; Report Source Assignments                                                  ; On                 ; On                    ;
; Report Connectivity Checks                                                 ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation    ;
; HDL message level                                                          ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                   ;
; Clock MUX Protection                                                       ; On                 ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                   ;
; Block Design Naming                                                        ; Auto               ; Auto                  ;
; SDC constraint protection                                                  ; Off                ; Off                   ;
; Synthesis Effort                                                           ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                    ;
; Synthesis Seed                                                             ; 1                  ; 1                     ;
+----------------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; cacheController.vhd              ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd    ;         ;
; smallmux.vhd                     ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/smallmux.vhd           ;         ;
; SimpleCompArch.vhd               ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd     ;         ;
; reg_file.vhd                     ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/reg_file.vhd           ;         ;
; PC.vhd                           ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/PC.vhd                 ;         ;
; obuf.vhd                         ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/obuf.vhd               ;         ;
; MP_lib.vhd                       ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/MP_lib.vhd             ;         ;
; IR.vhd                           ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd                 ;         ;
; datapath.vhd                     ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd           ;         ;
; ctrl_unit.vhd                    ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd          ;         ;
; CPU.vhd                          ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/CPU.vhd                ;         ;
; controller.vhd                   ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/controller.vhd         ;         ;
; bigmux.vhd                       ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/bigmux.vhd             ;         ;
; alu.vhd                          ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/alu.vhd                ;         ;
; MainMemory.vhd                   ; yes             ; User Wizard-Generated File   ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd         ;         ;
; cache.vhd                        ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd              ;         ;
; lineMemory.vhd                   ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd         ;         ;
; dataMemory.vhd                   ; yes             ; User VHDL File               ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/dataMemory.vhd         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_75q3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/dorozco/Downloads/Project_Enhanced_System/SimpleCompArch_QII_14/db/altsyncram_75q3.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 40            ;
;                                             ;               ;
; Total combinational functions               ; 33            ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 3             ;
;     -- 3 input functions                    ; 14            ;
;     -- <=2 input functions                  ; 16            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 22            ;
;     -- arithmetic mode                      ; 11            ;
;                                             ;               ;
; Total registers                             ; 27            ;
;     -- Dedicated logic registers            ; 27            ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 101           ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 27            ;
; Total fan-out                               ; 293           ;
; Average fan-out                             ; 1.12          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                             ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+--------------+
; |SimpleCompArch            ; 33 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 101  ; 0            ; |SimpleCompArch                                         ; work         ;
;    |CPU:Unit1|             ; 33 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCompArch|CPU:Unit1                               ; work         ;
;       |ctrl_unit:Unit0|    ; 33 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0               ; work         ;
;          |PC:U1|           ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|PC:U1         ; work         ;
;          |bigmux:U3|       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|bigmux:U3     ; work         ;
;          |controller:U0|   ; 9 (9)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0 ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 14.0    ; N/A          ; N/A          ; |SimpleCompArch|Cache:Unit2|MainMemory:Unit2 ; MainMemory.vhd  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0|state                                                                                                                                                                                                                                                                     ;
+------------+------------+-----------+-----------+-----------+-----------+----------+-----------+-----------+----------+-----------+-----------+----------+-----------+----------+-----------+-----------+----------+-----------+-----------+----------+-----------+-----------+----------+----------+-----------+-----------+----------+----------+
; Name       ; state.S11a ; state.S11 ; state.S10 ; state.S9b ; state.S9a ; state.S9 ; state.S8b ; state.S8a ; state.S8 ; state.S7b ; state.S7a ; state.S7 ; state.S6a ; state.S6 ; state.S5b ; state.S5a ; state.S5 ; state.S4b ; state.S4a ; state.S4 ; state.S3b ; state.S3a ; state.S3 ; state.S2 ; state.S1b ; state.S1a ; state.S1 ; state.S0 ;
+------------+------------+-----------+-----------+-----------+-----------+----------+-----------+-----------+----------+-----------+-----------+----------+-----------+----------+-----------+-----------+----------+-----------+-----------+----------+-----------+-----------+----------+----------+-----------+-----------+----------+----------+
; state.S0   ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ;
; state.S1   ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 1        ; 1        ;
; state.S1a  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 1         ; 0        ; 1        ;
; state.S1b  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 1         ; 0         ; 0        ; 1        ;
; state.S2   ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 1        ; 0         ; 0         ; 0        ; 1        ;
; state.S3   ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 1        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S3a  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 1         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S3b  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 1         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S4   ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 1        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S4a  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 1         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S4b  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 1         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S5   ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 1        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S5a  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 1         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S5b  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 1         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S6   ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 1        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S6a  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 1         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S7   ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 1        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S7a  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 1         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S7b  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 1         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S8   ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 1        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S8a  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 1         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S8b  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0        ; 1         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S9   ; 0          ; 0         ; 0         ; 0         ; 0         ; 1        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S9a  ; 0          ; 0         ; 0         ; 0         ; 1         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S9b  ; 0          ; 0         ; 0         ; 1         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S10  ; 0          ; 0         ; 1         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S11  ; 0          ; 1         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
; state.S11a ; 1          ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0         ; 0         ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ;
+------------+------------+-----------+-----------+-----------+-----------+----------+-----------+-----------+----------+-----------+-----------+----------+-----------+----------+-----------+-----------+----------+-----------+-----------+----------+-----------+-----------+----------+----------+-----------+-----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+----------------------------------------------------------+------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                               ;
+----------------------------------------------------------+------------------------------------------------------------------+
; Cache:Unit2|Mre_mem                                      ; Stuck at VCC due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[0]    ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFwa_ctrl[0..3]  ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[0..3] ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[1..3] ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][15]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][14]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][13]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][12]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][11]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][10]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][9]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][8]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][7]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][6]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][5]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][4]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][3]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][2]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][1]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][0]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][15]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][14]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][13]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][12]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][11]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][10]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][9]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][8]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][7]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][6]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][5]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][4]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][3]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][2]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][1]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][0]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][15]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][14]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][13]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][12]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][11]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][10]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][9]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][8]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][7]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][6]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][5]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][4]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][3]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][2]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][1]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][0]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][15]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][14]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][13]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][12]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][11]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][10]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][9]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][8]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][7]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][6]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][5]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][4]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][3]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][2]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][1]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][0]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][15]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][14]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][13]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][12]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][11]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][10]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][9]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][8]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][7]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][6]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][5]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][4]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][3]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][2]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][1]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][0]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][15]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][14]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][13]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][12]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][11]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][10]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][9]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][8]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][7]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][6]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][5]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][4]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][3]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][2]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][1]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][0]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][15]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][14]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][13]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][12]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][11]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][10]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][9]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][8]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][7]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][6]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][5]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][4]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][3]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][2]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][1]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][0]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][15]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][14]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][13]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][12]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][11]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][10]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][9]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][8]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][7]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][6]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][5]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][4]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][3]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][2]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][1]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][0]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][15]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][14]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][13]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][12]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][11]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][10]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][9]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][8]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][7]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][6]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][5]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][4]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][3]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][2]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][1]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][0]        ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][15]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][14]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][13]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][12]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][11]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][10]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][9]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][8]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][7]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][6]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][5]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][4]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][3]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][2]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][1]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][0]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][15]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][14]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][13]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][12]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][11]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][10]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][9]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][8]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][7]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][6]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][5]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][4]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][3]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][2]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][1]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][0]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][15]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][14]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][13]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][12]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][11]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][10]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][9]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][8]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][7]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][6]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][5]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][4]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][3]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][2]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][1]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][0]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][15]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][14]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][13]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][12]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][11]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][10]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][9]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][8]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][7]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][6]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][5]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][4]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][3]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][2]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][1]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][0]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][15]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][14]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][13]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][12]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][11]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][10]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][9]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][8]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][7]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][6]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][5]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][4]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][3]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][2]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][1]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][0]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][15]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][14]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][13]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][12]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][11]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][10]      ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][9]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][8]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][7]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][6]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][5]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][4]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][3]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][2]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][1]       ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][0]       ; Stuck at GND due to stuck port clock_enable                      ;
; Cache:Unit2|MweIn                                        ; Lost fanout                                                      ;
; Cache:Unit2|MreIn                                        ; Lost fanout                                                      ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|IRld_ctrl        ; Lost fanout                                                      ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S4         ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S5         ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S6         ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S7         ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S8         ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S9         ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S11        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S4a        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S4b        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S5a        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S5b        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S6a        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S7a        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S7b        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S8a        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S8b        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S9a        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S9b        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S11a       ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S10        ; Lost fanout                                                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[0]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[0]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[1]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[1]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[2]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[2]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[3]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[3]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[4]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[4]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[5]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[5]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[6]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[6]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[7]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[7]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[8]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[8]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[9]             ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[9]         ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[10]            ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[10]        ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[11]            ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[11]        ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[12]            ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[12]        ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[13]            ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[13]        ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[14]            ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[14]        ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr2[15]            ; Merged with CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[15]        ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFr2e_ctrl       ; Merged with CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFr1e_ctrl   ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|ALUs_ctrl[1]     ; Merged with CPU:Unit1|ctrl_unit:Unit0|controller:U0|ALUs_ctrl[0] ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|oe_ctrl          ; Merged with CPU:Unit1|ctrl_unit:Unit0|controller:U0|jmpen_ctrl   ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFr1e_ctrl       ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFs_ctrl[1]      ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|ALUs_ctrl[0]     ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|jmpen_ctrl       ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|Mwe_ctrl         ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[0..15]         ; Stuck at GND due to stuck port clock_enable                      ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][8]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][9]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][10]       ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][11]       ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][12]       ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][13]       ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][14]       ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][15]       ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][0]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][1]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][2]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][3]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][4]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][5]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][6]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][7]        ; Stuck at GND due to stuck port data_in                           ;
; CPU:Unit1|ctrl_unit:Unit0|PC:U1|tmp_PC[12..15]           ; Lost fanout                                                      ;
; Total Number of Removed Registers = 336                  ;                                                                  ;
+----------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+-------------------------------------------------------+---------------------------+------------------------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register               ;
+-------------------------------------------------------+---------------------------+------------------------------------------------------+
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFwa_ctrl[3]  ; Stuck at GND              ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][15],  ;
;                                                       ; due to stuck port data_in ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][7],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[1][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][15],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][7],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[2][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][15],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][7],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[3][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][15],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][7],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[4][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][15],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][7],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[5][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][15],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][7],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[6][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][15],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][7],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[7][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][15],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][7],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[8][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][15],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][7],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[9][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][15], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][14], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][13], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][12], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][11], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][10], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][9],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][8],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][7],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][6],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][5],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][4],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][3],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][2],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][1],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[10][0],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][15], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][14], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][13], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][12], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][11], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][10], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][9],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][8],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][7],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][6],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][5],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][4],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][3],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][2],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][1],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[11][0],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][15], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][14], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][13], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][12], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][11], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][10], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][9],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][8],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][7],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][6],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][5],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][4],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][3],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][2],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][1],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[12][0],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][15], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][14], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][13], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][12], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][11], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][10], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][9],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][8],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][7],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][6],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][5],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][4],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][3],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][2],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][1],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[13][0],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][15], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][14], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][13], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][12], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][11], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][10], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][9],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][8],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][7],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][6],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][5],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][4],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][3],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][2],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][1],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[14][0],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][15], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][14], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][13], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][12], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][11], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][10], ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][9],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][8],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][7],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][6],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][5],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][4],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][3],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][2],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][1],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[15][0],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][8],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][9],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][10],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][11],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][12],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][13],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][14],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][15],  ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][0],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][1],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][2],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][3],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][4],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][5],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][6],   ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][7]    ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[3] ; Stuck at GND              ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[0],        ;
;                                                       ; due to stuck port data_in ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[1],        ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[2],        ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[3],        ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[4],        ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[5],        ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[6],        ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[7],        ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[8],        ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[9],        ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[10],       ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[11],       ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[12],       ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[13],       ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[14],       ;
;                                                       ;                           ; CPU:Unit1|datapath:Unit1|reg_file:U2|RFr1[15]        ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S4      ; Stuck at GND              ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S4a,   ;
;                                                       ; due to stuck port data_in ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFr1e_ctrl,  ;
;                                                       ;                           ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|ALUs_ctrl[0] ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S9      ; Stuck at GND              ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S9a,   ;
;                                                       ; due to stuck port data_in ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S9b,   ;
;                                                       ;                           ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|jmpen_ctrl   ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S6      ; Stuck at GND              ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S6a,   ;
;                                                       ; due to stuck port data_in ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|RFs_ctrl[1]  ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S11     ; Stuck at GND              ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S11a,  ;
;                                                       ; due to stuck port data_in ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|Mwe_ctrl     ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S5      ; Stuck at GND              ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S5a    ;
;                                                       ; due to stuck port data_in ;                                                      ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S7a     ; Stuck at GND              ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S7b    ;
;                                                       ; due to stuck port data_in ;                                                      ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S8a     ; Stuck at GND              ; CPU:Unit1|ctrl_unit:Unit0|controller:U0|state.S8b    ;
;                                                       ; due to stuck port data_in ;                                                      ;
+-------------------------------------------------------+---------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 27    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|Ms_ctrl[1] ; 13      ;
; CPU:Unit1|ctrl_unit:Unit0|controller:U0|PCclr_ctrl ; 13      ;
; Total number of inverted registers = 2             ;         ;
+----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SimpleCompArch|CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][8]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SimpleCompArch|CPU:Unit1|datapath:Unit1|reg_file:U2|tmp_rf[0][0]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|PC:U1|tmp_PC[10]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|PC:U1|tmp_PC[1]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3|Mux12                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|bigmux:U3|Mux4                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|bigmux:U3|Mux8                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|bigmux:U3|Mux15                      ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[14] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 64                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_75q3      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 64                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 0                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cache:Unit2|MainMemory:Unit2"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cache:Unit2|CacheController:Unit1|DataMemory:unit2" ;
+--------------+-------+----------+----------------------------------------------+
; Port         ; Type  ; Severity ; Details                                      ;
+--------------+-------+----------+----------------------------------------------+
; replaceblock ; Input ; Info     ; Stuck at GND                                 ;
+--------------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cache:Unit2|CacheController:Unit1|LineMemory:unit1" ;
+----------+-------+----------+--------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                          ;
+----------+-------+----------+--------------------------------------------------+
; writetag ; Input ; Info     ; Stuck at GND                                     ;
+----------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Cache:Unit2|CacheController:Unit1" ;
+-----------------+-------+----------+--------------------------+
; Port            ; Type  ; Severity ; Details                  ;
+-----------------+-------+----------+--------------------------+
; replacestatusin ; Input ; Info     ; Stuck at GND             ;
; data_block_in   ; Input ; Info     ; Stuck at GND             ;
+-----------------+-------+----------+--------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Unit1|ctrl_unit:Unit0|bigmux:U3" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; id[15..4] ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Unit1|ctrl_unit:Unit0"                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; maddr_in[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 27                          ;
;     CLR               ; 15                          ;
;     ENA CLR           ; 12                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 34                          ;
;     arith             ; 11                          ;
;         2 data inputs ; 11                          ;
;     normal            ; 23                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 2.10                        ;
; Average LUT depth     ; 1.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.2 Build 209 09/17/2014 SJ Full Version
    Info: Processing started: Mon Mar 07 17:37:55 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cachecontroller.vhd
    Info (12022): Found design unit 1: CacheController-behav
    Info (12023): Found entity 1: CacheController
Info (12021): Found 2 design units, including 1 entities, in source file smallmux.vhd
    Info (12022): Found design unit 1: smallmux-behv
    Info (12023): Found entity 1: smallmux
Info (12021): Found 2 design units, including 1 entities, in source file simplecomparch.vhd
    Info (12022): Found design unit 1: SimpleCompArch-rtl
    Info (12023): Found entity 1: SimpleCompArch
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: reg_file-behv
    Info (12023): Found entity 1: reg_file
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-behv
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file obuf.vhd
    Info (12022): Found design unit 1: obuf-behv
    Info (12023): Found entity 1: obuf
Info (12021): Found 2 design units, including 0 entities, in source file mp_lib.vhd
    Info (12022): Found design unit 1: MP_lib
    Info (12022): Found design unit 2: MP_lib-body
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-behv
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-behv
    Info (12023): Found entity 1: IR
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-struct
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file ctrl_unit.vhd
    Info (12022): Found design unit 1: ctrl_unit-struct
    Info (12023): Found entity 1: ctrl_unit
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-structure
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-fsm
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file bigmux.vhd
    Info (12022): Found design unit 1: bigmux-behv
    Info (12023): Found entity 1: bigmux
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behv
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file mainmemory.vhd
    Info (12022): Found design unit 1: mainmemory-SYN
    Info (12023): Found entity 1: MainMemory
Info (12021): Found 2 design units, including 1 entities, in source file cache.vhd
    Info (12022): Found design unit 1: Cache-behav
    Info (12023): Found entity 1: Cache
Info (12021): Found 2 design units, including 1 entities, in source file linememory.vhd
    Info (12022): Found design unit 1: LineMemory-behav
    Info (12023): Found entity 1: LineMemory
Info (12021): Found 2 design units, including 1 entities, in source file datamemory.vhd
    Info (12022): Found design unit 1: DataMemory-behav
    Info (12023): Found entity 1: DataMemory
Info (12127): Elaborating entity "SimpleCompArch" for the top level hierarchy
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:Unit1"
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "CPU:Unit1|ctrl_unit:Unit0"
Info (12128): Elaborating entity "controller" for hierarchy "CPU:Unit1|ctrl_unit:Unit0|controller:U0"
Info (12128): Elaborating entity "PC" for hierarchy "CPU:Unit1|ctrl_unit:Unit0|PC:U1"
Info (12128): Elaborating entity "IR" for hierarchy "CPU:Unit1|ctrl_unit:Unit0|IR:U2"
Warning (10631): VHDL Process Statement warning at IR.vhd(25): inferring latch(es) for signal or variable "IRout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IR.vhd(25): inferring latch(es) for signal or variable "dir_addr", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "dir_addr[0]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[1]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[2]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[3]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[4]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[5]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[6]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[7]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[8]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[9]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[10]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[11]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[12]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[13]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[14]" at IR.vhd(25)
Info (10041): Inferred latch for "dir_addr[15]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[0]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[1]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[2]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[3]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[4]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[5]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[6]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[7]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[8]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[9]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[10]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[11]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[12]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[13]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[14]" at IR.vhd(25)
Info (10041): Inferred latch for "IRout[15]" at IR.vhd(25)
Info (12128): Elaborating entity "bigmux" for hierarchy "CPU:Unit1|ctrl_unit:Unit0|bigmux:U3"
Info (12128): Elaborating entity "datapath" for hierarchy "CPU:Unit1|datapath:Unit1"
Info (12128): Elaborating entity "smallmux" for hierarchy "CPU:Unit1|datapath:Unit1|smallmux:U1"
Info (12128): Elaborating entity "reg_file" for hierarchy "CPU:Unit1|datapath:Unit1|reg_file:U2"
Info (12128): Elaborating entity "alu" for hierarchy "CPU:Unit1|datapath:Unit1|alu:U3"
Info (12128): Elaborating entity "Cache" for hierarchy "Cache:Unit2"
Warning (10541): VHDL Signal Declaration warning at cache.vhd(24): used implicit default value for signal "Mwe_mem" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at cache.vhd(27): object "dataIn" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at cache.vhd(29): used implicit default value for signal "data_out_mem" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at cache.vhd(32): used implicit default value for signal "address_block_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at cache.vhd(52): signal "data_out_cpu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10873): Using initial value X (don't care) for net "data_block_in" at cache.vhd(31)
Info (12128): Elaborating entity "CacheController" for hierarchy "Cache:Unit2|CacheController:Unit1"
Warning (10541): VHDL Signal Declaration warning at cacheController.vhd(23): used implicit default value for signal "read_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at cacheController.vhd(24): used implicit default value for signal "write_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10631): VHDL Process Statement warning at cacheController.vhd(50): inferring latch(es) for signal or variable "data_out_cpu", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at cacheController.vhd(62): inferring latch(es) for signal or variable "tempDataIn", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at cacheController.vhd(74): inferring latch(es) for signal or variable "addressOUT", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at cacheController.vhd(74): inferring latch(es) for signal or variable "replaceStatusOut", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at cacheController.vhd(81): inferring latch(es) for signal or variable "write_DBlock", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "write_DBlock[0]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[1]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[2]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[3]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[4]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[5]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[6]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[7]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[8]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[9]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[10]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[11]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[12]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[13]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[14]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[15]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[16]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[17]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[18]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[19]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[20]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[21]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[22]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[23]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[24]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[25]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[26]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[27]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[28]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[29]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[30]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[31]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[32]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[33]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[34]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[35]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[36]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[37]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[38]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[39]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[40]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[41]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[42]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[43]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[44]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[45]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[46]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[47]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[48]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[49]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[50]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[51]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[52]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[53]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[54]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[55]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[56]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[57]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[58]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[59]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[60]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[61]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[62]" at cacheController.vhd(81)
Info (10041): Inferred latch for "write_DBlock[63]" at cacheController.vhd(81)
Info (10041): Inferred latch for "replaceStatusOut" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[0]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[1]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[2]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[3]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[4]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[5]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[6]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[7]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[8]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[9]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[10]" at cacheController.vhd(74)
Info (10041): Inferred latch for "addressOUT[11]" at cacheController.vhd(74)
Info (10041): Inferred latch for "tempDataIn[0]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[1]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[2]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[3]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[4]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[5]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[6]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[7]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[8]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[9]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[10]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[11]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[12]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[13]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[14]" at cacheController.vhd(62)
Info (10041): Inferred latch for "tempDataIn[15]" at cacheController.vhd(62)
Info (10041): Inferred latch for "data_out_cpu[0]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[1]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[2]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[3]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[4]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[5]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[6]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[7]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[8]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[9]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[10]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[11]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[12]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[13]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[14]" at cacheController.vhd(50)
Info (10041): Inferred latch for "data_out_cpu[15]" at cacheController.vhd(50)
Info (12128): Elaborating entity "LineMemory" for hierarchy "Cache:Unit2|CacheController:Unit1|LineMemory:unit1"
Warning (10492): VHDL Process Statement warning at lineMemory.vhd(32): signal "memory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at lineMemory.vhd(32): signal "line_check" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at lineMemory.vhd(37): signal "tagFound" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at lineMemory.vhd(26): inferring latch(es) for signal or variable "tagFound", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at lineMemory.vhd(40): inferring latch(es) for signal or variable "memory", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "memory[7][0]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[7][1]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[7][2]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[7][3]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[7][4]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[7][5]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[7][6]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[6][0]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[6][1]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[6][2]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[6][3]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[6][4]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[6][5]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[6][6]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[5][0]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[5][1]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[5][2]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[5][3]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[5][4]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[5][5]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[5][6]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[4][0]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[4][1]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[4][2]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[4][3]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[4][4]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[4][5]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[4][6]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[3][0]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[3][1]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[3][2]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[3][3]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[3][4]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[3][5]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[3][6]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[2][0]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[2][1]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[2][2]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[2][3]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[2][4]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[2][5]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[2][6]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[1][0]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[1][1]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[1][2]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[1][3]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[1][4]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[1][5]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[1][6]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[0][0]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[0][1]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[0][2]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[0][3]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[0][4]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[0][5]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "memory[0][6]" at lineMemory.vhd(40)
Info (10041): Inferred latch for "tagFound" at lineMemory.vhd(26)
Info (12128): Elaborating entity "DataMemory" for hierarchy "Cache:Unit2|CacheController:Unit1|DataMemory:unit2"
Warning (10492): VHDL Process Statement warning at dataMemory.vhd(43): signal "memory1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at dataMemory.vhd(34): inferring latch(es) for signal or variable "dataOut", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at dataMemory.vhd(70): signal "data_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dataMemory.vhd(71): signal "data_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dataMemory.vhd(72): signal "data_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dataMemory.vhd(73): signal "data_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at dataMemory.vhd(51): inferring latch(es) for signal or variable "memory1", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "memory1[7][3][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][3][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][2][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][1][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[7][0][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][3][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][2][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][1][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[6][0][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][3][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][2][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][1][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[5][0][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][3][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][2][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][1][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[4][0][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][3][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][2][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][1][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[3][0][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][3][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][2][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][1][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[2][0][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][3][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][2][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][1][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[1][0][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][3][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][2][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][1][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][0]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][1]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][2]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][3]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][4]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][5]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][6]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][7]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][8]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][9]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][10]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][11]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][12]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][13]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][14]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "memory1[0][0][15]" at dataMemory.vhd(51)
Info (10041): Inferred latch for "dataOut[0]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[1]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[2]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[3]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[4]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[5]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[6]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[7]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[8]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[9]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[10]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[11]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[12]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[13]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[14]" at dataMemory.vhd(34)
Info (10041): Inferred latch for "dataOut[15]" at dataMemory.vhd(34)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "memory1" into its bus
Info (12128): Elaborating entity "MainMemory" for hierarchy "Cache:Unit2|MainMemory:Unit2"
Warning (10541): VHDL Signal Declaration warning at MainMemory.vhd(54): used implicit default value for signal "data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at MainMemory.vhd(61): object "out_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MainMemory.vhd(64): object "tag_plus_line" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75q3.tdf
    Info (12023): Found entity 1: altsyncram_75q3
Info (12128): Elaborating entity "altsyncram_75q3" for hierarchy "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated"
Info (12128): Elaborating entity "obuf" for hierarchy "obuf:Unit3"
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[6][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[6][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[6][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[6][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[6][0]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[7][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[7][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[7][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[7][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[7][0]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[5][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[5][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[5][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[5][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[5][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[5][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[4][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[4][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[4][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[4][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[4][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[4][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[3][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[3][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[3][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[3][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[3][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[3][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[2][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[2][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[2][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[2][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[2][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[2][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[1][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[1][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[1][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[1][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[1][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[1][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[0][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[0][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[0][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[0][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[0][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[0][6]" is permanently disabled
Warning (14026): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|tagFound" is permanently enabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[5][0]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[6][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[6][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[7][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[7][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[4][0]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[3][0]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[2][0]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[1][0]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|LineMemory:unit1|memory[0][0]" is permanently disabled
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[36]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[37]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[38]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[39]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[40]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[41]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[42]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[43]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[44]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[45]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[46]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[47]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[48]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[49]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[50]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[51]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[52]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[53]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[54]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[55]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[56]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[57]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[58]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[59]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[60]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[61]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[62]"
        Warning (14320): Synthesized away node "Cache:Unit2|MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_75q3:auto_generated|q_a[63]"
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][9]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][8]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][7]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][0]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][14]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][3][15]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][7]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][8]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][9]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][10]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][11]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][12]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][13]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][14]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][2][15]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][7]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][8]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][9]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][10]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][11]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][12]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][13]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][14]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][1][15]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][7]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][8]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][9]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][10]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][11]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][12]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][13]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][14]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[7][0][15]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory1[6][3][12]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[0]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[1]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[2]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[3]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[4]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[5]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[6]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[7]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[8]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[9]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[10]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[11]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[12]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[13]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[14]" is permanently disabled
Warning (14025): LATCH primitive "Cache:Unit2|CacheController:Unit1|DataMemory:unit2|dataOut[15]" is permanently disabled
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "D_rfout_bus[0]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[1]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[2]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[3]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[4]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[5]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[6]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[7]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[8]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[9]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[10]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[11]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[12]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[13]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[14]" is stuck at GND
    Warning (13410): Pin "D_rfout_bus[15]" is stuck at GND
    Warning (13410): Pin "D_RFwa[0]" is stuck at GND
    Warning (13410): Pin "D_RFwa[1]" is stuck at GND
    Warning (13410): Pin "D_RFwa[2]" is stuck at GND
    Warning (13410): Pin "D_RFwa[3]" is stuck at GND
    Warning (13410): Pin "D_RFr1a[0]" is stuck at GND
    Warning (13410): Pin "D_RFr1a[1]" is stuck at GND
    Warning (13410): Pin "D_RFr1a[2]" is stuck at GND
    Warning (13410): Pin "D_RFr1a[3]" is stuck at GND
    Warning (13410): Pin "D_RFr2a[0]" is stuck at GND
    Warning (13410): Pin "D_RFr2a[1]" is stuck at GND
    Warning (13410): Pin "D_RFr2a[2]" is stuck at GND
    Warning (13410): Pin "D_RFr2a[3]" is stuck at GND
    Warning (13410): Pin "D_RFr1e" is stuck at GND
    Warning (13410): Pin "D_RFr2e" is stuck at GND
    Warning (13410): Pin "D_RFs[1]" is stuck at GND
    Warning (13410): Pin "D_ALUs[0]" is stuck at GND
    Warning (13410): Pin "D_ALUs[1]" is stuck at GND
    Warning (13410): Pin "D_PCld" is stuck at GND
    Warning (13410): Pin "D_jpz" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[0]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[1]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[2]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[3]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[4]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[5]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[6]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[7]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[8]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[9]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[10]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[11]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[12]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[13]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[14]" is stuck at GND
    Warning (13410): Pin "D_mdout_bus[15]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[0]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[1]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[2]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[3]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[4]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[5]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[6]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[7]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[8]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[9]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[10]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[11]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[12]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[13]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[14]" is stuck at GND
    Warning (13410): Pin "D_mdin_bus[15]" is stuck at GND
    Warning (13410): Pin "D_Mwe" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 141 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 99 output pins
    Info (21061): Implemented 40 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 296 warnings
    Info: Peak virtual memory: 605 megabytes
    Info: Processing ended: Mon Mar 07 17:38:00 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


