_input_inc
{
  STRUCT inc_spec_DRM_input
  {
      int tx_drm;
      int ty_drm;
      string port_name_drm;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_DRM_input inc_DRM_input_spec[] = 
  {
   //tx_drm  ty   port_name_drm   port_name_con  device_name_con      tx_con  ty_con
      {8,    4,    "NM_DATA_L",    "TIEHI",    "DRM_TILE",    8,    4},
      {8,    4,    "NM_DATA_M",    "TIEHI",    "DRM_TILE",    8,    4},
      {8,    4,    "NM_DATA_R",    "TIEHI",    "DRM_TILE",    8,    4},
      {8,    7,    "NM_DATA_L",    "TIEHI",    "DRM_TILE",    8,    7},
      {8,    7,    "NM_DATA_M",    "TIEHI",    "DRM_TILE",    8,    7},
      {8,    7,    "NM_DATA_R",    "TIEHI",    "DRM_TILE",    8,    7},
      {8,    10,    "NM_DATA_L",    "TIEHI",    "DRM_TILE",    8,    10},
      {8,    10,    "NM_DATA_M",    "TIEHI",    "DRM_TILE",    8,    10},
      {8,    10,    "NM_DATA_R",    "TIEHI",    "DRM_TILE",    8,    10},
      {8,    15,    "NM_DATA_L",    "TIEHI",    "DRM_TILE",    8,    15},
      {8,    15,    "NM_DATA_M",    "TIEHI",    "DRM_TILE",    8,    15},
      {8,    15,    "NM_DATA_R",    "TIEHI",    "DRM_TILE",    8,    15},
      {8,    18,    "NM_DATA_L",    "TIEHI",    "DRM_TILE",    8,    18},
      {8,    18,    "NM_DATA_M",    "TIEHI",    "DRM_TILE",    8,    18},
      {8,    18,    "NM_DATA_R",    "TIEHI",    "DRM_TILE",    8,    18},
      {8,    21,    "NM_DATA_L",    "TIEHI",    "DRM_TILE",    8,    21},
      {8,    21,    "NM_DATA_M",    "TIEHI",    "DRM_TILE",    8,    21},
      {8,    21,    "NM_DATA_R",    "TIEHI",    "DRM_TILE",    8,    21},
      {8,    24,    "NM_DATA_L",    "TIEHI",    "DRM_TILE",    8,    24},
      {8,    24,    "NM_DATA_R",    "TIEHI",    "DRM_TILE",    8,    24}
  };
}
