{
  "design": {
    "design_info": {
      "boundary_crc": "0x4FD7F3F14FD7F3F1",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../one_bit_full_adder.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "xup_xor2_0": "",
      "xup_and2_0": "",
      "xup_xor2_1": "",
      "xup_and2_1": "",
      "xup_or2_0": ""
    },
    "ports": {
      "x": {
        "direction": "I"
      },
      "y": {
        "direction": "I"
      },
      "z": {
        "direction": "I"
      },
      "OUT_2": {
        "direction": "O"
      },
      "OUT_1": {
        "direction": "O"
      }
    },
    "components": {
      "xup_xor2_0": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_xup_xor2_0_0",
        "xci_path": "ip\\design_1_xup_xor2_0_0\\design_1_xup_xor2_0_0.xci",
        "inst_hier_path": "xup_xor2_0"
      },
      "xup_and2_0": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_xup_and2_0_0",
        "xci_path": "ip\\design_1_xup_and2_0_0\\design_1_xup_and2_0_0.xci",
        "inst_hier_path": "xup_and2_0"
      },
      "xup_xor2_1": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_xup_xor2_0_1",
        "xci_path": "ip\\design_1_xup_xor2_0_1\\design_1_xup_xor2_0_1.xci",
        "inst_hier_path": "xup_xor2_1"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_xup_and2_1_0",
        "xci_path": "ip\\design_1_xup_and2_1_0\\design_1_xup_and2_1_0.xci",
        "inst_hier_path": "xup_and2_1"
      },
      "xup_or2_0": {
        "vlnv": "xilinx.com:xup:xup_or2:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_xup_or2_0_0",
        "xci_path": "ip\\design_1_xup_or2_0_0\\design_1_xup_or2_0_0.xci",
        "inst_hier_path": "xup_or2_0"
      }
    },
    "nets": {
      "x_1": {
        "ports": [
          "x",
          "xup_xor2_0/a",
          "xup_and2_0/a"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or2_0/a"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "xup_or2_0/b"
        ]
      },
      "xup_or2_0_y": {
        "ports": [
          "xup_or2_0/y",
          "OUT_2"
        ]
      },
      "xup_xor2_0_y": {
        "ports": [
          "xup_xor2_0/y",
          "xup_xor2_1/a",
          "xup_and2_1/a"
        ]
      },
      "xup_xor2_1_y": {
        "ports": [
          "xup_xor2_1/y",
          "OUT_1"
        ]
      },
      "y_1": {
        "ports": [
          "y",
          "xup_xor2_0/b",
          "xup_and2_0/b"
        ]
      },
      "z_1": {
        "ports": [
          "z",
          "xup_xor2_1/b",
          "xup_and2_1/b"
        ]
      }
    }
  }
}