Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:49:45 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : mkPktMerge
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi0/fifo_1/full_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/full_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  fi0/fifo_1/full_r_reg/Q
                         net (fo=2, unplaced)         0.069     0.683    fi0/fifo_1/RDY_iport0_put_OBUF
                                                                      r  fi0/fifo_1/full_r_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.015     0.698 r  fi0/fifo_1/full_r_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    fi0/fifo_1/n_0_full_r_i_1
                         FDRE                                         r  fi0/fifo_1/full_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/full_r_reg/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi0/fifo_1/full_r_reg
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi0/fifo_1/gb2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/gb2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/gb2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  fi0/fifo_1/gb2_reg/Q
                         net (fo=2, unplaced)         0.069     0.683    fi0/fifo_1/n_0_gb2_reg
                                                                      r  fi0/fifo_1/gb2_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.015     0.698 r  fi0/fifo_1/gb2_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    fi0/fifo_1/n_0_gb2_i_1
                         FDRE                                         r  fi0/fifo_1/gb2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/gb2_reg/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi0/fifo_1/gb2_reg
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/wp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 f  fi0/fifo_1/wp_reg[0]/Q
                         net (fo=185, unplaced)       0.069     0.683    fi0/fifo_1/wp_reg__0[0]
                                                                      f  fi0/fifo_1/wp[0]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.698 r  fi0/fifo_1/wp[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    fi0/fifo_1/wp_pl1[0]
                         FDRE                                         r  fi0/fifo_1/wp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[0]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi0/fifo_1/wp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/wp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=183, unplaced)       0.069     0.683    fi0/fifo_1/wp_reg__0[1]
                                                                      r  fi0/fifo_1/wp[1]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  fi0/fifo_1/wp[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    fi0/fifo_1/wp_pl1[1]
                         FDRE                                         r  fi0/fifo_1/wp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi0/fifo_1/wp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/wp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  fi0/fifo_1/wp_reg[0]/Q
                         net (fo=185, unplaced)       0.069     0.683    fi0/fifo_1/wp_reg__0[0]
                                                                      r  fi0/fifo_1/wp[2]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.015     0.698 r  fi0/fifo_1/wp[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    fi0/fifo_1/n_0_wp[2]_i_1
                         FDRE                                         r  fi0/fifo_1/wp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[2]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi0/fifo_1/wp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/wp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  fi0/fifo_1/wp_reg[2]/Q
                         net (fo=182, unplaced)       0.069     0.683    fi0/fifo_1/wp_reg__0[2]
                                                                      r  fi0/fifo_1/wp[3]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.698 r  fi0/fifo_1/wp[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    fi0/fifo_1/n_0_wp[3]_i_1
                         FDRE                                         r  fi0/fifo_1/wp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[3]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi0/fifo_1/wp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/wp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  fi0/fifo_1/wp_reg[3]/Q
                         net (fo=181, unplaced)       0.069     0.683    fi0/fifo_1/wp_reg__0[3]
                                                                      r  fi0/fifo_1/wp[4]_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.015     0.698 r  fi0/fifo_1/wp[4]_i_2/O
                         net (fo=1, unplaced)         0.000     0.698    fi0/fifo_1/n_0_wp[4]_i_2
                         FDRE                                         r  fi0/fifo_1/wp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[4]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi0/fifo_1/wp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi1/fifo_2/full_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi1/fifo_2/full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi1/fifo_2/CLK_IBUF_BUFG
                                                                      r  fi1/fifo_2/full_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  fi1/fifo_2/full_r_reg/Q
                         net (fo=2, unplaced)         0.069     0.683    fi1/fifo_2/RDY_iport1_put_OBUF
                                                                      r  fi1/fifo_2/full_r_i_1__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.015     0.698 r  fi1/fifo_2/full_r_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.698    fi1/fifo_2/n_0_full_r_i_1__0
                         FDRE                                         r  fi1/fifo_2/full_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi1/fifo_2/CLK_IBUF_BUFG
                                                                      r  fi1/fifo_2/full_r_reg/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi1/fifo_2/full_r_reg
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi1/fifo_2/gb2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi1/fifo_2/gb2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi1/fifo_2/CLK_IBUF_BUFG
                                                                      r  fi1/fifo_2/gb2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  fi1/fifo_2/gb2_reg/Q
                         net (fo=2, unplaced)         0.069     0.683    fi1/fifo_2/n_0_gb2_reg
                                                                      r  fi1/fifo_2/gb2_i_1__0/I2
                         LUT3 (Prop_LUT3_I2_O)        0.015     0.698 r  fi1/fifo_2/gb2_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.698    fi1/fifo_2/n_0_gb2_i_1__0
                         FDRE                                         r  fi1/fifo_2/gb2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi1/fifo_2/CLK_IBUF_BUFG
                                                                      r  fi1/fifo_2/gb2_reg/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi1/fifo_2/gb2_reg
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fi1/fifo_2/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi1/fifo_2/wp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.157     0.561    fi1/fifo_2/CLK_IBUF_BUFG
                                                                      r  fi1/fifo_2/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 f  fi1/fifo_2/wp_reg[0]/Q
                         net (fo=9, unplaced)         0.069     0.683    fi1/fifo_2/wp_reg__0[0]
                                                                      f  fi1/fifo_2/wp[0]_i_1__0/I0
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.698 r  fi1/fifo_2/wp[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.698    fi1/fifo_2/n_0_wp[0]_i_1__0
                         FDRE                                         r  fi1/fifo_2/wp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.166     0.799    fi1/fifo_2/CLK_IBUF_BUFG
                                                                      r  fi1/fifo_2/wp_reg[0]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    fi1/fifo_2/wp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    




