// Seed: 1518652650
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1
    , id_20,
    input wor id_2,
    input wand id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wor id_7,
    output supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    output wand id_15,
    input wire id_16,
    input wire id_17,
    input tri0 id_18
);
  initial id_5 = id_0;
  nor primCall (
      id_1, id_2, id_11, id_20, id_0, id_21, id_12, id_13, id_17, id_18, id_22, id_14, id_3
  );
  tri1  id_21;
  uwire id_22;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  id_23(
      .id_0(id_12),
      .id_1(id_6),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_17),
      .id_6(id_1),
      .id_7(1'b0),
      .id_8(id_4),
      .id_9(1'b0),
      .id_10(id_21),
      .id_11(id_10),
      .id_12(!id_22),
      .id_13(id_21),
      .id_14(1),
      .id_15(1'd0),
      .id_16(id_18),
      .id_17(id_16),
      .id_18(1),
      .id_19(-id_21),
      .id_20($display(1 ^ id_14)),
      .id_21(id_22)
  );
  if (1) begin : LABEL_0
    wire id_24;
  end
endmodule
