// Seed: 13327070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_5;
  module_2(
      id_4, id_4, id_5, id_4, id_4
  );
  tri0  id_6 = 1;
  wire  id_7;
  uwire id_8 = id_2;
endmodule
module module_1 ();
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_6;
  assign id_6 = id_6;
  assign id_6 = 1;
endmodule
