# ignore ./Hardware/.Xil/*
Hardware/.Xil/

# ignore ./Hardware/*.log
Hardware/*.log

# ignore ./Hardware/build/*
Hardware/build/

# ignore ./Emulation-SW/build/*
Emulation-SW/build/

# ignore ./Emulation-SW/*.log
Emulation-SW/*.log

# ignore ./hw_link_emu_sw/vvc_decoder.build/*
hw_link_emu_sw/vvc_decoder.build/

# ignore ./hw_link_emu_sw/*.log
hw_link_emu_sw/*.log

# ignore ./hw_link_emu_sw/*.mdb
hw_link_emu_sw/*.mdb

# ignore ./hw_link_emu_sw/*.xclbin
hw_link_emu_sw/*.xclbin

# ignore ./hw_link_emu_sw/.Xil/*
hw_link_emu_sw/.Xil/

# ignore ./hw_link/vvc_decoder.build/*
hw_link/vvc_decoder.build/

# ignore ./hw_link/*.log
hw_link/*.log

# ignore ./hw_link/*.mdb
hw_link/*.mdb

# ignore ./hw_link/*.xclbin
hw_link/*.xclbin

hw_link/*.xsa

# ignore ./hw_link/.Xil/*
hw_link/.Xil/

hw_link/.ipcache/

hw_link/*.mdb

hw_link/*.link_summary

hw_link/*.ltx

host/src/*.o

simulation/main
host/main
host/main2

# ignore ./vitis_analyzer*
vitis_analyzer*

*.log
*.rpt
*.pb
*.rpv
*.rpx
*.xutil
*.backup.log
*.o
*.jou

# FPGA outputs
*.xclbin
*.xsa
*.mdb

#dirs

dct2_dir/
dctcomb_dir/
dct8_dir/
idst7_dir/