Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 20 14:12:17 2022
| Host         : GJNDDN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file seg_test_timing_summary_routed.rpt -pb seg_test_timing_summary_routed.pb -rpx seg_test_timing_summary_routed.rpx -warn_on_violation
| Design       : seg_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[14] (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 364 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.673        0.000                      0                   51        0.094        0.000                      0                   51       49.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.673        0.000                      0                   51        0.094        0.000                      0                   51       49.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.673ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 1.446ns (27.888%)  route 3.739ns (72.112%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.635     5.238    u_seg7x16/CLK
    SLICE_X46Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  u_seg7x16/i_data_store_reg[14]/Q
                         net (fo=2, routed)           1.240     6.995    u_seg7x16/data1[6]
    SLICE_X47Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.119 f  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.469     7.589    u_seg7x16/o_seg_r[6]_i_11_n_1
    SLICE_X47Y102        LUT5 (Prop_lut5_I1_O)        0.118     7.707 f  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=9, routed)           1.348     9.054    u_seg7x16/sel0[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.354     9.408 r  u_seg7x16/o_seg_r[4]_i_3/O
                         net (fo=1, routed)           0.682    10.091    u_seg7x16/o_seg_r[4]_i_3_n_1
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.332    10.423 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000    10.423    u_seg7x16/o_seg_r[4]_i_1_n_1
    SLICE_X44Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.500   104.922    u_seg7x16/CLK
    SLICE_X44Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.180   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X44Y100        FDPE (Setup_fdpe_C_D)        0.029   105.096    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.096    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 94.673    

Slack (MET) :             94.938ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.210ns (24.585%)  route 3.712ns (75.415%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.635     5.238    u_seg7x16/CLK
    SLICE_X46Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  u_seg7x16/i_data_store_reg[14]/Q
                         net (fo=2, routed)           1.240     6.995    u_seg7x16/data1[6]
    SLICE_X47Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.119 f  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.469     7.589    u_seg7x16/o_seg_r[6]_i_11_n_1
    SLICE_X47Y102        LUT5 (Prop_lut5_I1_O)        0.118     7.707 f  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=9, routed)           1.348     9.054    u_seg7x16/sel0[2]
    SLICE_X44Y100        LUT2 (Prop_lut2_I1_O)        0.326     9.380 r  u_seg7x16/o_seg_r[5]_i_3/O
                         net (fo=1, routed)           0.655    10.035    u_seg7x16/o_seg_r[5]_i_3_n_1
    SLICE_X45Y100        LUT6 (Prop_lut6_I2_O)        0.124    10.159 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    10.159    u_seg7x16/o_seg_r[5]_i_1_n_1
    SLICE_X45Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.500   104.922    u_seg7x16/CLK
    SLICE_X45Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.180   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X45Y100        FDPE (Setup_fdpe_C_D)        0.031   105.098    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.098    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 94.938    

Slack (MET) :             95.437ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 1.446ns (32.356%)  route 3.023ns (67.644%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.635     5.238    u_seg7x16/CLK
    SLICE_X46Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  u_seg7x16/i_data_store_reg[14]/Q
                         net (fo=2, routed)           1.240     6.995    u_seg7x16/data1[6]
    SLICE_X47Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.119 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.469     7.589    u_seg7x16/o_seg_r[6]_i_11_n_1
    SLICE_X47Y102        LUT5 (Prop_lut5_I1_O)        0.118     7.707 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=9, routed)           0.622     8.328    u_seg7x16/sel0[2]
    SLICE_X46Y101        LUT5 (Prop_lut5_I2_O)        0.355     8.683 r  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=1, routed)           0.692     9.376    u_seg7x16/o_seg_r[0]_i_2_n_1
    SLICE_X46Y101        LUT5 (Prop_lut5_I0_O)        0.331     9.707 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.707    u_seg7x16/o_seg_r[0]_i_1_n_1
    SLICE_X46Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.498   104.920    u_seg7x16/CLK
    SLICE_X46Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.180   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X46Y101        FDPE (Setup_fdpe_C_D)        0.079   105.144    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.144    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                 95.437    

Slack (MET) :             96.075ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.086ns (28.693%)  route 2.699ns (71.307%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.635     5.238    u_seg7x16/CLK
    SLICE_X46Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  u_seg7x16/i_data_store_reg[14]/Q
                         net (fo=2, routed)           1.240     6.995    u_seg7x16/data1[6]
    SLICE_X47Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.119 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.469     7.589    u_seg7x16/o_seg_r[6]_i_11_n_1
    SLICE_X47Y102        LUT5 (Prop_lut5_I1_O)        0.118     7.707 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=9, routed)           0.990     8.697    u_seg7x16/sel0[2]
    SLICE_X44Y100        LUT6 (Prop_lut6_I2_O)        0.326     9.023 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.023    u_seg7x16/o_seg_r[1]_i_1_n_1
    SLICE_X44Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.500   104.922    u_seg7x16/CLK
    SLICE_X44Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.180   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X44Y100        FDPE (Setup_fdpe_C_D)        0.031   105.098    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.098    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                 96.075    

Slack (MET) :             96.287ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.966ns (26.003%)  route 2.749ns (73.997%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.617     5.219    u_seg7x16/CLK
    SLICE_X51Y100        FDCE                                         r  u_seg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.419     5.638 f  u_seg7x16/i_data_store_reg[0]/Q
                         net (fo=2, routed)           0.829     6.468    u_seg7x16/i_data_store_reg_n_1_[0]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.299     6.767 f  u_seg7x16/o_seg_r[0]_i_3/O
                         net (fo=2, routed)           0.886     7.653    u_seg7x16/o_seg_r[0]_i_3_n_1
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.777 f  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=9, routed)           1.033     8.810    u_seg7x16/sel0[0]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.934 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.934    u_seg7x16/o_seg_r[2]_i_1_n_1
    SLICE_X46Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.498   104.920    u_seg7x16/CLK
    SLICE_X46Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X46Y101        FDPE (Setup_fdpe_C_D)        0.077   105.221    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.221    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                 96.287    

Slack (MET) :             96.299ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.966ns (26.059%)  route 2.741ns (73.941%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.617     5.219    u_seg7x16/CLK
    SLICE_X51Y100        FDCE                                         r  u_seg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.419     5.638 r  u_seg7x16/i_data_store_reg[0]/Q
                         net (fo=2, routed)           0.829     6.468    u_seg7x16/i_data_store_reg_n_1_[0]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.299     6.767 r  u_seg7x16/o_seg_r[0]_i_3/O
                         net (fo=2, routed)           0.886     7.653    u_seg7x16/o_seg_r[0]_i_3_n_1
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.777 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=9, routed)           1.025     8.802    u_seg7x16/sel0[0]
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.926 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.926    u_seg7x16/o_seg_r[3]_i_1_n_1
    SLICE_X46Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.498   104.920    u_seg7x16/CLK
    SLICE_X46Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X46Y101        FDPE (Setup_fdpe_C_D)        0.081   105.225    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.225    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 96.299    

Slack (MET) :             96.314ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.086ns (30.626%)  route 2.460ns (69.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.635     5.238    u_seg7x16/CLK
    SLICE_X46Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  u_seg7x16/i_data_store_reg[14]/Q
                         net (fo=2, routed)           1.240     6.995    u_seg7x16/data1[6]
    SLICE_X47Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.119 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.469     7.589    u_seg7x16/o_seg_r[6]_i_11_n_1
    SLICE_X47Y102        LUT5 (Prop_lut5_I1_O)        0.118     7.707 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=9, routed)           0.751     8.458    u_seg7x16/sel0[2]
    SLICE_X45Y100        LUT6 (Prop_lut6_I1_O)        0.326     8.784 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.784    u_seg7x16/o_seg_r[6]_i_1_n_1
    SLICE_X45Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.500   104.922    u_seg7x16/CLK
    SLICE_X45Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.180   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X45Y100        FDPE (Setup_fdpe_C_D)        0.031   105.098    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.098    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                 96.314    

Slack (MET) :             97.111ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.864ns (33.685%)  route 1.701ns (66.315%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.616     5.218    u_seg7x16/CLK
    SLICE_X51Y103        FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.419     5.637 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=2, routed)           0.429     6.067    u_seg7x16/data1[7]
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.299     6.366 r  u_seg7x16/o_seg_r[7]_i_2/O
                         net (fo=2, routed)           0.889     7.255    u_seg7x16/o_seg_r[7]_i_2_n_1
    SLICE_X46Y103        LUT3 (Prop_lut3_I1_O)        0.146     7.401 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.382     7.783    u_seg7x16/o_seg_r[7]_i_1_n_1
    SLICE_X46Y103        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.497   104.919    u_seg7x16/CLK
    SLICE_X46Y103        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X46Y103        FDPE (Setup_fdpe_C_D)       -0.249   104.894    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        104.894    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 97.111    

Slack (MET) :             97.312ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 2.034ns (75.639%)  route 0.655ns (24.361%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     6.330    clkdiv_reg_n_1_[1]
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.460    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.908 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.908    clkdiv_reg[24]_i_1_n_7
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.495   104.917    clk_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X51Y106        FDCE (Setup_fdce_C_D)        0.062   105.220    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.220    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 97.312    

Slack (MET) :             97.333ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 2.013ns (75.447%)  route 0.655ns (24.553%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.655     6.330    clkdiv_reg_n_1_[1]
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.460    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.887 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.887    clkdiv_reg[24]_i_1_n_5
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.495   104.917    clk_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.276   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X51Y106        FDCE (Setup_fdce_C_D)        0.062   105.220    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.220    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 97.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/CLK
    SLICE_X47Y99         FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.736    u_seg7x16/cnt_reg_n_1_[11]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.896 r  u_seg7x16/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    u_seg7x16/cnt_reg[8]_i_1_n_1
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.950 r  u_seg7x16/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    u_seg7x16/cnt_reg[12]_i_1_n_8
    SLICE_X47Y100        FDCE                                         r  u_seg7x16/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/CLK
    SLICE_X47Y100        FDCE                                         r  u_seg7x16/cnt_reg[12]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    u_seg7x16/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/CLK
    SLICE_X47Y99         FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.736    u_seg7x16/cnt_reg_n_1_[11]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.896 r  u_seg7x16/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    u_seg7x16/cnt_reg[8]_i_1_n_1
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.961 r  u_seg7x16/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    u_seg7x16/cnt_reg[12]_i_1_n_6
    SLICE_X47Y100        FDCE                                         r  u_seg7x16/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/CLK
    SLICE_X47Y100        FDCE                                         r  u_seg7x16/cnt_reg[14]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    u_seg7x16/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/CLK
    SLICE_X47Y99         FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.736    u_seg7x16/cnt_reg_n_1_[11]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.896 r  u_seg7x16/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    u_seg7x16/cnt_reg[8]_i_1_n_1
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.986 r  u_seg7x16/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    u_seg7x16/cnt_reg[12]_i_1_n_7
    SLICE_X47Y100        FDCE                                         r  u_seg7x16/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/CLK
    SLICE_X47Y100        FDCE                                         r  u_seg7x16/cnt_reg[13]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    u_seg7x16/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.729    clkdiv_reg_n_1_[11]
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    clkdiv_reg[8]_i_1_n_5
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y103        FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_1_[15]
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[12]_i_1_n_5
    SLICE_X51Y103        FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y103        FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y103        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y104        FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_1_[19]
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[16]_i_1_n_5
    SLICE_X51Y104        FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y104        FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y104        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_1_[23]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[20]_i_1_n_5
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y105        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    clkdiv_reg_n_1_[7]
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    clkdiv_reg[4]_i_1_n_5
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/CLK
    SLICE_X47Y99         FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.736    u_seg7x16/cnt_reg_n_1_[11]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  u_seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X47Y99         FDCE                                         r  u_seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.838     2.003    u_seg7x16/CLK
    SLICE_X47Y99         FDCE                                         r  u_seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y99         FDCE (Hold_fdce_C_D)         0.105     1.591    u_seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/CLK
    SLICE_X47Y97         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.736    u_seg7x16/cnt_reg_n_1_[3]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  u_seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    u_seg7x16/cnt_reg[0]_i_1_n_5
    SLICE_X47Y97         FDCE                                         r  u_seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.838     2.003    u_seg7x16/CLK
    SLICE_X47Y97         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y97         FDCE (Hold_fdce_C_D)         0.105     1.591    u_seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y100   clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y104   clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y104   clkdiv_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y104   clkdiv_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y104   clkdiv_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y100   clkdiv_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y105   clkdiv_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y105   clkdiv_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y105   clkdiv_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y100   clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y100   clkdiv_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X45Y100   u_seg7x16/o_seg_r_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X45Y100   u_seg7x16/o_seg_r_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X44Y100   u_seg7x16/o_seg_r_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X44Y100   u_seg7x16/o_seg_r_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y100   clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y104   clkdiv_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y100   clkdiv_reg[1]/C



