--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ALULab.twx ALULab.ncd -o ALULab.twr ALULab.pcf -ucf
ALULab.ucf

Design file:              ALULab.ncd
Physical constraint file: ALULab.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock selAdd
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
selSub      |    1.585(R)|      SLOW  |   -0.608(R)|      SLOW  |selAdd_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock selAdd to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
L0          |         8.210(R)|      SLOW  |         4.368(R)|      FAST  |selAdd_BUFGP      |   0.000|
L1          |         8.039(R)|      SLOW  |         4.280(R)|      FAST  |selAdd_BUFGP      |   0.000|
L2          |         8.201(R)|      SLOW  |         4.406(R)|      FAST  |selAdd_BUFGP      |   0.000|
L3          |         7.678(R)|      SLOW  |         4.055(R)|      FAST  |selAdd_BUFGP      |   0.000|
segment<0>  |        16.615(R)|      SLOW  |         6.288(R)|      FAST  |selAdd_BUFGP      |   0.000|
segment<1>  |        16.659(R)|      SLOW  |         6.416(R)|      FAST  |selAdd_BUFGP      |   0.000|
segment<2>  |        16.786(R)|      SLOW  |         6.316(R)|      FAST  |selAdd_BUFGP      |   0.000|
segment<3>  |        16.942(R)|      SLOW  |         6.336(R)|      FAST  |selAdd_BUFGP      |   0.000|
segment<4>  |        16.831(R)|      SLOW  |         6.555(R)|      FAST  |selAdd_BUFGP      |   0.000|
segment<5>  |        15.937(R)|      SLOW  |         5.958(R)|      FAST  |selAdd_BUFGP      |   0.000|
segment<6>  |        15.722(R)|      SLOW  |         5.664(R)|      FAST  |selAdd_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    0.867|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock selAdd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
selAdd         |    1.293|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
InputA<0>      |segment<0>     |   15.538|
InputA<0>      |segment<1>     |   15.645|
InputA<0>      |segment<2>     |   15.479|
InputA<0>      |segment<3>     |   15.733|
InputA<0>      |segment<4>     |   15.590|
InputA<0>      |segment<5>     |   14.895|
InputA<0>      |segment<6>     |   14.398|
InputA<1>      |segment<0>     |   15.829|
InputA<1>      |segment<1>     |   15.942|
InputA<1>      |segment<2>     |   15.773|
InputA<1>      |segment<3>     |   16.024|
InputA<1>      |segment<4>     |   15.887|
InputA<1>      |segment<5>     |   15.186|
InputA<1>      |segment<6>     |   14.695|
InputA<2>      |segment<0>     |   15.115|
InputA<2>      |segment<1>     |   15.224|
InputA<2>      |segment<2>     |   15.073|
InputA<2>      |segment<3>     |   15.310|
InputA<2>      |segment<4>     |   15.169|
InputA<2>      |segment<5>     |   14.472|
InputA<2>      |segment<6>     |   14.009|
InputA<3>      |segment<0>     |   14.649|
InputA<3>      |segment<1>     |   14.833|
InputA<3>      |segment<2>     |   14.664|
InputA<3>      |segment<3>     |   14.844|
InputA<3>      |segment<4>     |   14.778|
InputA<3>      |segment<5>     |   14.006|
InputA<3>      |segment<6>     |   13.586|
InputA<4>      |segment<0>     |   14.826|
InputA<4>      |segment<1>     |   14.748|
InputA<4>      |segment<2>     |   14.767|
InputA<4>      |segment<3>     |   15.021|
InputA<4>      |segment<4>     |   14.752|
InputA<4>      |segment<5>     |   14.183|
InputA<4>      |segment<6>     |   13.592|
InputA<5>      |segment<0>     |   14.677|
InputA<5>      |segment<1>     |   14.533|
InputA<5>      |segment<2>     |   14.618|
InputA<5>      |segment<3>     |   14.872|
InputA<5>      |segment<4>     |   14.569|
InputA<5>      |segment<5>     |   14.034|
InputA<5>      |segment<6>     |   13.552|
InputA<6>      |segment<0>     |   14.576|
InputA<6>      |segment<1>     |   14.432|
InputA<6>      |segment<2>     |   14.517|
InputA<6>      |segment<3>     |   14.771|
InputA<6>      |segment<4>     |   14.501|
InputA<6>      |segment<5>     |   13.933|
InputA<6>      |segment<6>     |   13.497|
InputA<7>      |segment<0>     |   13.446|
InputA<7>      |segment<1>     |   13.737|
InputA<7>      |segment<2>     |   13.560|
InputA<7>      |segment<3>     |   13.356|
InputA<7>      |segment<4>     |   13.682|
InputA<7>      |segment<5>     |   12.762|
InputA<7>      |segment<6>     |   12.647|
InputB<0>      |segment<0>     |   13.834|
InputB<0>      |segment<1>     |   13.845|
InputB<0>      |segment<2>     |   13.972|
InputB<0>      |segment<3>     |   14.128|
InputB<0>      |segment<4>     |   14.017|
InputB<0>      |segment<5>     |   13.191|
InputB<0>      |segment<6>     |   12.908|
InputB<1>      |segment<0>     |   13.898|
InputB<1>      |segment<1>     |   13.942|
InputB<1>      |segment<2>     |   14.069|
InputB<1>      |segment<3>     |   14.225|
InputB<1>      |segment<4>     |   14.114|
InputB<1>      |segment<5>     |   13.220|
InputB<1>      |segment<6>     |   13.005|
InputB<2>      |segment<0>     |   14.015|
InputB<2>      |segment<1>     |   14.059|
InputB<2>      |segment<2>     |   14.186|
InputB<2>      |segment<3>     |   14.342|
InputB<2>      |segment<4>     |   14.231|
InputB<2>      |segment<5>     |   13.356|
InputB<2>      |segment<6>     |   13.145|
InputB<3>      |segment<0>     |   13.790|
InputB<3>      |segment<1>     |   13.834|
InputB<3>      |segment<2>     |   13.961|
InputB<3>      |segment<3>     |   14.117|
InputB<3>      |segment<4>     |   14.006|
InputB<3>      |segment<5>     |   13.133|
InputB<3>      |segment<6>     |   12.922|
InputB<4>      |segment<0>     |   13.959|
InputB<4>      |segment<1>     |   13.942|
InputB<4>      |segment<2>     |   14.057|
InputB<4>      |segment<3>     |   14.213|
InputB<4>      |segment<4>     |   14.109|
InputB<4>      |segment<5>     |   13.316|
InputB<4>      |segment<6>     |   13.105|
InputB<5>      |segment<0>     |   13.953|
InputB<5>      |segment<1>     |   13.929|
InputB<5>      |segment<2>     |   13.961|
InputB<5>      |segment<3>     |   14.148|
InputB<5>      |segment<4>     |   14.096|
InputB<5>      |segment<5>     |   13.310|
InputB<5>      |segment<6>     |   13.092|
InputB<6>      |segment<0>     |   13.535|
InputB<6>      |segment<1>     |   13.511|
InputB<6>      |segment<2>     |   13.476|
InputB<6>      |segment<3>     |   13.730|
InputB<6>      |segment<4>     |   13.678|
InputB<6>      |segment<5>     |   12.892|
InputB<6>      |segment<6>     |   12.674|
InputB<7>      |segment<0>     |   13.623|
InputB<7>      |segment<1>     |   13.814|
InputB<7>      |segment<2>     |   13.708|
InputB<7>      |segment<3>     |   13.686|
InputB<7>      |segment<4>     |   13.981|
InputB<7>      |segment<5>     |   13.092|
InputB<7>      |segment<6>     |   12.977|
---------------+---------------+---------+


Analysis completed Sat Nov 13 16:32:30 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



