

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Mon Oct 16 16:29:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.600 us|  0.600 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |       38|       38|        16|          1|          1|    24|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      224|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       81|     -|
|Register             |        -|      -|      324|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      324|      337|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_1_no_dsp_1_U81  |fcmp_32ns_32ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_223_p2          |         +|   0|  0|  13|           6|           2|
    |add_ln8_1_fu_197_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln8_fu_171_p2          |         +|   0|  0|  71|          64|          64|
    |and_ln8_fu_268_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_1_fu_257_p2       |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln8_fu_252_p2         |      icmp|   0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_00001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln8_fu_262_p2           |        or|   0|  0|   2|           1|           1|
    |select_ln8_fu_274_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 224|         171|         171|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |gmem0_blk_n_AW           |   9|          2|    1|          2|
    |gmem0_blk_n_B            |   9|          2|    1|          2|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |gmem3_blk_n_AR           |   9|          2|    1|          2|
    |gmem3_blk_n_R            |   9|          2|    1|          2|
    |i_fu_90                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem0_addr_reg_298                 |  64|   0|   64|          0|
    |gmem3_addr_read_reg_304            |  32|   0|   32|          0|
    |gmem3_addr_reg_292                 |  64|   0|   64|          0|
    |i_fu_90                            |   6|   0|    6|          0|
    |select_ln8_reg_320                 |  32|   0|   32|          0|
    |tmp_1_reg_310                      |   8|   0|    8|          0|
    |trunc_ln8_3_reg_315                |  23|   0|   23|          0|
    |gmem0_addr_reg_298                 |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 324|  32|  324|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_7_1|  return value|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|    9|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|                                  gmem3|       pointer|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                  gmem0|       pointer|
|Y_reduce              |   in|   64|     ap_none|                               Y_reduce|        scalar|
|Y_relu                |   in|   64|     ap_none|                                 Y_relu|        scalar|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_51, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Y_relu_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Y_relu"   --->   Operation 22 'read' 'Y_relu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Y_reduce_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Y_reduce"   --->   Operation 23 'read' 'Y_reduce_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 23, i6 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [ReLU.cpp:8]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_1, i32 5" [ReLU.cpp:7]   --->   Operation 30 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %tmp, void %for.body.i.split, void %ReLU.exit.exitStub" [ReLU.cpp:7]   --->   Operation 32 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln8_2 = trunc i6 %i_1" [ReLU.cpp:8]   --->   Operation 33 'trunc' 'trunc_ln8_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln8_2, i2 0" [ReLU.cpp:8]   --->   Operation 34 'bitconcatenate' 'shl_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i7 %shl_ln8" [ReLU.cpp:8]   --->   Operation 35 'zext' 'zext_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.14ns)   --->   "%add_ln8 = add i64 %zext_ln8, i64 %Y_reduce_read" [ReLU.cpp:8]   --->   Operation 36 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln8, i32 2, i32 63" [ReLU.cpp:8]   --->   Operation 37 'partselect' 'trunc_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i62 %trunc_ln8" [ReLU.cpp:8]   --->   Operation 38 'sext' 'sext_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln8" [ReLU.cpp:8]   --->   Operation 39 'getelementptr' 'gmem3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.14ns)   --->   "%add_ln8_1 = add i64 %zext_ln8, i64 %Y_relu_read" [ReLU.cpp:8]   --->   Operation 40 'add' 'add_ln8_1' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln8_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln8_1, i32 2, i32 63" [ReLU.cpp:8]   --->   Operation 41 'partselect' 'trunc_ln8_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i62 %trunc_ln8_1" [ReLU.cpp:8]   --->   Operation 42 'sext' 'sext_ln8_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln8_1" [ReLU.cpp:8]   --->   Operation 43 'getelementptr' 'gmem0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln7 = add i6 %i_1, i6 63" [ReLU.cpp:7]   --->   Operation 44 'add' 'add_ln7' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln7 = store i6 %add_ln7, i6 %i" [ReLU.cpp:7]   --->   Operation 45 'store' 'store_ln7' <Predicate = (!tmp)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 46 [7/7] (10.9ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [ReLU.cpp:8]   --->   Operation 46 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 47 [6/7] (10.9ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [ReLU.cpp:8]   --->   Operation 47 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 48 [5/7] (10.9ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [ReLU.cpp:8]   --->   Operation 48 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 49 [4/7] (10.9ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [ReLU.cpp:8]   --->   Operation 49 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 50 [3/7] (10.9ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [ReLU.cpp:8]   --->   Operation 50 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 51 [2/7] (10.9ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [ReLU.cpp:8]   --->   Operation 51 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 52 [1/7] (10.9ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [ReLU.cpp:8]   --->   Operation 52 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 10.9>
ST_9 : Operation 53 [1/1] (10.9ns)   --->   "%gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem3_addr" [ReLU.cpp:8]   --->   Operation 53 'read' 'gmem3_addr_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem3_addr_read, i32 23, i32 30" [ReLU.cpp:8]   --->   Operation 54 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln8_3 = trunc i32 %gmem3_addr_read" [ReLU.cpp:8]   --->   Operation 55 'trunc' 'trunc_ln8_3' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln8 = bitcast i32 %gmem3_addr_read" [ReLU.cpp:8]   --->   Operation 56 'bitcast' 'bitcast_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.58ns)   --->   "%icmp_ln8 = icmp_ne  i8 %tmp_1, i8 255" [ReLU.cpp:8]   --->   Operation 57 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.75ns)   --->   "%icmp_ln8_1 = icmp_eq  i23 %trunc_ln8_3, i23 0" [ReLU.cpp:8]   --->   Operation 58 'icmp' 'icmp_ln8_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%or_ln8 = or i1 %icmp_ln8_1, i1 %icmp_ln8" [ReLU.cpp:8]   --->   Operation 59 'or' 'or_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (6.87ns)   --->   "%tmp_2 = fcmp_ogt  i32 %bitcast_ln8, i32 0" [ReLU.cpp:8]   --->   Operation 60 'fcmp' 'tmp_2' <Predicate = true> <Delay = 6.87> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%and_ln8 = and i1 %or_ln8, i1 %tmp_2" [ReLU.cpp:8]   --->   Operation 61 'and' 'and_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %and_ln8, i32 %gmem3_addr_read, i32 0" [ReLU.cpp:8]   --->   Operation 62 'select' 'select_ln8' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (10.9ns)   --->   "%gmem0_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [ReLU.cpp:8]   --->   Operation 63 'writereq' 'gmem0_addr_1_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 10.9>
ST_11 : Operation 64 [1/1] (10.9ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem0_addr, i32 %select_ln8, i4 15" [ReLU.cpp:8]   --->   Operation 64 'write' 'write_ln8' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 10.9>
ST_12 : Operation 65 [5/5] (10.9ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem0_addr" [ReLU.cpp:8]   --->   Operation 65 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 10.9>
ST_13 : Operation 66 [4/5] (10.9ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem0_addr" [ReLU.cpp:8]   --->   Operation 66 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 10.9>
ST_14 : Operation 67 [3/5] (10.9ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem0_addr" [ReLU.cpp:8]   --->   Operation 67 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 10.9>
ST_15 : Operation 68 [2/5] (10.9ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem0_addr" [ReLU.cpp:8]   --->   Operation 68 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 10.9>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [ReLU.cpp:7]   --->   Operation 69 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/5] (10.9ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem0_addr" [ReLU.cpp:8]   --->   Operation 70 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body.i" [ReLU.cpp:7]   --->   Operation 71 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Y_reduce]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y_relu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000]
Y_relu_read       (read             ) [ 00000000000000000]
Y_reduce_read     (read             ) [ 00000000000000000]
store_ln0         (store            ) [ 00000000000000000]
br_ln0            (br               ) [ 00000000000000000]
i_1               (load             ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000]
tmp               (bitselect        ) [ 01111111111111110]
empty             (speclooptripcount) [ 00000000000000000]
br_ln7            (br               ) [ 00000000000000000]
trunc_ln8_2       (trunc            ) [ 00000000000000000]
shl_ln8           (bitconcatenate   ) [ 00000000000000000]
zext_ln8          (zext             ) [ 00000000000000000]
add_ln8           (add              ) [ 00000000000000000]
trunc_ln8         (partselect       ) [ 00000000000000000]
sext_ln8          (sext             ) [ 00000000000000000]
gmem3_addr        (getelementptr    ) [ 01111111110000000]
add_ln8_1         (add              ) [ 00000000000000000]
trunc_ln8_1       (partselect       ) [ 00000000000000000]
sext_ln8_1        (sext             ) [ 00000000000000000]
gmem0_addr        (getelementptr    ) [ 01111111111111111]
add_ln7           (add              ) [ 00000000000000000]
store_ln7         (store            ) [ 00000000000000000]
gmem3_load_req    (readreq          ) [ 00000000000000000]
gmem3_addr_read   (read             ) [ 01000000001000000]
tmp_1             (partselect       ) [ 01000000001000000]
trunc_ln8_3       (trunc            ) [ 01000000001000000]
bitcast_ln8       (bitcast          ) [ 00000000000000000]
icmp_ln8          (icmp             ) [ 00000000000000000]
icmp_ln8_1        (icmp             ) [ 00000000000000000]
or_ln8            (or               ) [ 00000000000000000]
tmp_2             (fcmp             ) [ 00000000000000000]
and_ln8           (and              ) [ 00000000000000000]
select_ln8        (select           ) [ 01000000000100000]
gmem0_addr_1_req  (writereq         ) [ 00000000000000000]
write_ln8         (write            ) [ 00000000000000000]
specloopname_ln7  (specloopname     ) [ 00000000000000000]
gmem0_addr_1_resp (writeresp        ) [ 00000000000000000]
br_ln7            (br               ) [ 00000000000000000]
ret_ln0           (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y_reduce">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_reduce"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Y_relu">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_relu"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Y_relu_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_relu_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="Y_reduce_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_reduce_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_readreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem3_load_req/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="gmem3_addr_read_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="8"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem3_addr_read/9 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_writeresp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="9"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem0_addr_1_req/10 gmem0_addr_1_resp/12 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln8_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="10"/>
<pin id="128" dir="0" index="2" bw="32" slack="1"/>
<pin id="129" dir="0" index="3" bw="1" slack="0"/>
<pin id="130" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln8/11 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="6" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_1_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln8_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8_2/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="shl_ln8_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln8_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln8_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln8_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="62" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="0" index="3" bw="7" slack="0"/>
<pin id="182" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln8_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="62" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="gmem3_addr_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln8_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln8_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="62" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="0" index="3" bw="7" slack="0"/>
<pin id="208" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8_1/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln8_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="62" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="gmem0_addr_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln7_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln7_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln8_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8_3/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bitcast_ln8_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln8/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln8_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln8_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="23" slack="1"/>
<pin id="259" dir="0" index="1" bw="23" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_1/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="and_ln8_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln8_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/10 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="14"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="292" class="1005" name="gmem3_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="gmem0_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="9"/>
<pin id="300" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="gmem3_addr_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="trunc_ln8_3_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="23" slack="1"/>
<pin id="317" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8_3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="select_ln8_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="82" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="133"><net_src comp="84" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="144" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="100" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="167" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="94" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="144" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="113" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="68" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="113" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="74" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="252" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="134" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="90" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="291"><net_src comp="147" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="191" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="301"><net_src comp="217" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="307"><net_src comp="113" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="313"><net_src comp="234" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="318"><net_src comp="244" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="323"><net_src comp="274" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="125" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
	Port: gmem0 | {10 11 12 13 14 15 16 }
 - Input state : 
	Port: kernel_stage0_Pipeline_VITIS_LOOP_7_1 : gmem3 | {2 3 4 5 6 7 8 9 }
	Port: kernel_stage0_Pipeline_VITIS_LOOP_7_1 : gmem0 | {}
	Port: kernel_stage0_Pipeline_VITIS_LOOP_7_1 : Y_reduce | {1 }
	Port: kernel_stage0_Pipeline_VITIS_LOOP_7_1 : Y_relu | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		tmp : 2
		br_ln7 : 3
		trunc_ln8_2 : 2
		shl_ln8 : 3
		zext_ln8 : 4
		add_ln8 : 5
		trunc_ln8 : 6
		sext_ln8 : 7
		gmem3_addr : 8
		add_ln8_1 : 5
		trunc_ln8_1 : 6
		sext_ln8_1 : 7
		gmem0_addr : 8
		add_ln7 : 2
		store_ln7 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		or_ln8 : 1
		tmp_2 : 1
		and_ln8 : 1
		select_ln8 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        add_ln8_fu_171       |    0    |    71   |
|    add   |       add_ln8_1_fu_197      |    0    |    71   |
|          |        add_ln7_fu_223       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln8_fu_274      |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln8_fu_252       |    0    |    11   |
|          |      icmp_ln8_1_fu_257      |    0    |    16   |
|----------|-----------------------------|---------|---------|
|    or    |        or_ln8_fu_262        |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |        and_ln8_fu_268       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |    Y_relu_read_read_fu_94   |    0    |    0    |
|   read   |  Y_reduce_read_read_fu_100  |    0    |    0    |
|          | gmem3_addr_read_read_fu_113 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_106     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_118    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln8_write_fu_125   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   fcmp   |         tmp_2_fu_134        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_147         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln8_2_fu_155     |    0    |    0    |
|          |      trunc_ln8_3_fu_244     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln8_fu_159       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln8_fu_167       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       trunc_ln8_fu_177      |    0    |    0    |
|partselect|      trunc_ln8_1_fu_203     |    0    |    0    |
|          |         tmp_1_fu_234        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln8_fu_187       |    0    |    0    |
|          |      sext_ln8_1_fu_213      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   218   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   gmem0_addr_reg_298  |   32   |
|gmem3_addr_read_reg_304|   32   |
|   gmem3_addr_reg_292  |   32   |
|       i_reg_281       |    6   |
|   select_ln8_reg_320  |   32   |
|     tmp_1_reg_310     |    8   |
|      tmp_reg_288      |    1   |
|  trunc_ln8_3_reg_315  |   23   |
+-----------------------+--------+
|         Total         |   166  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_118 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.387  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   218  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   166  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   166  |   218  |
+-----------+--------+--------+--------+
