// Seed: 112017095
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign id_2 = id_2;
  wire [1  <  -1 : 1  -  1] id_3, id_4, id_5;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (id_3);
  logic id_4;
  assign id_4[-1'b0][1'b0] = 1;
endmodule
module module_3;
  wire id_1, id_2;
  module_0 modCall_1 (id_2);
endmodule
