{
    "name": "evb",
    "version": "A3",
    "config_region": {
        // OTPCFG0[0]
        // false: Enable OTP Memory BIST Mode
        // true : Disable OTP Memory BIST Mode
        "Disable OTP Memory BIST Mode": false,
        // OTPCFG0[1]
        // false: Disable Secure Boot
        // true : Enable Secure Boot
        "Enable Secure Boot": false,
        // OTPCFG0[3]
        // false: User region ECC disable
        // true : User region ECC enable
        "User region ECC enable": false,
        // OTPCFG0[4]
        // false: Secure Region ECC disable
        // true : Secure Region ECC enable
        "Secure Region ECC enable": false,
        // OTPCFG0[5]
        // false: Enable low security key
        // true : Disable low security key
        "Disable low security key": false,
        // OTPCFG0[6]
        // false: Do not ignore Secure Boot hardware strap
        // true : Ignore Secure Boot hardware strap
        "Ignore Secure Boot hardware strap": false,
        // OTPCFG0[7]
        // 0: "Mode_GCM"
        // 1: "Mode_2"
        "Secure Boot Mode": "Mode_GCM",
        // OTPCFG0[9]
        // false: ROM code will dump boot messages
        // true : ROM code message is disabled
        "Disable Uart Message of ROM code": false,
        // OTPCFG0[11-10]
        // 0: "RSA1024"
        // 1: "RSA2048"
        // 2: "RSA3072"
        // 3: "RSA4096"
        "Secure crypto RSA length": "RSA1024",
        // OTPCFG0[13-12]
        // 0: "SHA224"
        // 1: "SHA256"
        // 2: "SHA384"
        // 3: "SHA512"
        "Hash mode": "SHA224",
        // OTPCFG0[14]
        // false: Enable patch code
        // true : Disable patch code
        "Disable patch code": false,
        // OTPCFG0[15]
        // false: Enable Boot from Uart
        // true : Disable Boot from Uart
        "Disable Boot from Uart": false,
        // OTPCFG0[21-16]
        "Secure Region size": "0x0",
        // OTPCFG0[22]
        // false: Secure Region : Writable
        // true : Secure Region : Write Protect
        "Write Protect: Secure Region": false,
        // OTPCFG0[23]
        // false: User Region : Writable
        // true : User Region : Write Protect
        "Write Protect: User region": false,
        // OTPCFG0[24]
        // false: Configure Region : Writable
        // true : Configure Region : Write Protect
        "Write Protect: Configure region": false,
        // OTPCFG0[25]
        // false: OTP strap Region : Writable
        // true : OTP strap Region : Write Protect
        "Write Protect: OTP strap region": false,
        // OTPCFG0[26]
        // false: Disable Copy Boot Image to Internal SRAM
        // true : Copy Boot Image to Internal SRAM
        "Copy Boot Image to Internal SRAM": false,
        // OTPCFG0[27]
        // false: Disable image encryption
        // true : Enable image encryption
        "Enable image encryption": false,
        // OTPCFG0[28]
        // false: Enable Flash Patch Code
        // true : Disable Flash Patch Code
        "Disable Flash Patch Code": false,
        // OTPCFG0[29]
        // false: OTP key retire Region : Writable
        // true : OTP key retire Region : Write Protect
        "Enable write Protect of OTP key retire bits": false,
        // OTPCFG0[30]
        // false: Boot from UART/VUART when normal boot is fail
        // true : Disable auto UART/VUART boot option
        "Disable Auto Boot from UART or VUART": false,
        // OTPCFG0[31]
        // false: OTP memory lock disable
        // true : OTP memory lock enable
        "OTP memory lock enable": false,
        // OTPCFG2[15-0]
        "Vender ID": "0x0",
        // OTPCFG2[31-16]
        "Key Revision": "0x0",
        // OTPCFG3[15-0]
        "Secure boot header offset": "0x0",
        // OTPCFG3[16]
        // 0: "UART5"
        // 1: "UART1"
        "Boot From UART Port Selection": "UART5",
        // OTPCFG3[17]
        // false: Enable Auto Boot from UART
        // true : Disable Auto Boot from UART
        "Disable Auto Boot from UART": false,
        // OTPCFG3[18]
        // false: Enable Auto Boot from VUART2 over PCIE
        // true : Disable Auto Boot from VUART2 over PCIE
        "Disable Auto Boot from VUART2 over PCIE": false,
        // OTPCFG3[19]
        // false: Enable Auto Boot from VUART2 over LPC
        // true : Disable Auto Boot from VUART2 over LPC
        "Disable Auto Boot from VUART2 over LPC": false,
        // OTPCFG3[20]
        // false: Enable ROM code based programming control
        // true : Disable ROM code based programming control
        "Disable ROM code based programming control": false,
        // OTPCFG3[23-21]
        "Rollback prevention shift bit number": "0x0",
        // OTPCFG3[29-24]
        "Extra Data Write Protection Region Size": "0x0",
        // OTPCFG3[30]
        // false: Do not erase signature data after secure boot check
        // true : Erase signature data after secure boot check
        "Erase signature data after secure boot check": false,
        // OTPCFG3[31]
        // false: Do not erase RSA public key after secure boot check
        // true : Erase RSA public key after secure boot check
        "Erase RSA public key after secure boot check": false,
        // OTPCFG4[7-0]
        "Keys Retire ID": 0,
        // OTPCFG5[31-0]
        "User define data: random number low": "0x0",
        // OTPCFG6[31-0]
        "User define data: random number high": "0x0",
        // OTPCFG7[14-0]
        "SCU0C8[14:0] auto setting value": "0x0",
        // OTPCFG7[15]
        // false: Disable write protection for SCU0C8 and SCU0D8
        // true : Enable write protection for SCU0C8 and SCU0D8
        "Enable write protection for SCU0C8 and SCU0D8": false,
        // OTPCFG7[30-16]
        "SCU0D8[14:0] auto setting value": "0x0",
        // OTPCFG7[31]
        // false: Disable chip security setting
        // true : Enable chip security setting
        "Enable chip security setting": false,
        // OTPCFG14[10-0]
        "Patch code location": "0x0",
        // OTPCFG14[16-11]
        "Patch code size": "0x0"
    },
    "otp_strap": {
        // OTPSTRAP[0]
        "Enable secure boot": {
            // false: Disable Secure Boot
            // true : Enable Secure Boot
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[1]
        "Enable boot from eMMC": {
            // false: Disable boot from eMMC
            // true : Enable boot from eMMC
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[2]
        "Boot from debug SPI": {
            // false: Disable Boot from debug SPI
            // true : Enable Boot from debug SPI
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[3]
        "Disable ARM CM3": {
            // false: Enable ARM CM3
            // true : Disable ARM CM3
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[4]
        "Enable dedicated VGA BIOS ROM": {
            // false: No VGA BIOS ROM, VGA BIOS is merged in the system BIOS
            // true : Enable dedicated VGA BIOS ROM
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[5]
        "MAC 1 RMII mode": {
            // 0: RMII/NCSI
            // 1: RGMII
            "value": "RMII/NCSI",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[6]
        "MAC 2 RMII mode": {
            // 0: RMII/NCSI
            // 1: RGMII
            "value": "RMII/NCSI",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[9:7]
        "CPU frequency": {
            // 0: 1.2GHz
            // 1: 1.6GHz
            // 4: 800MHz
            "value": "1.2GHz",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[11:10]
        "HCLK ratio": {
            // 0: default
            // 1: 2:1
            // 2: 3:1
            // 3: 4:1
            "value": "default",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[13:12]
        "VGA memory size": {
            // 0: 8MB
            // 1: 16MB
            // 2: 32MB
            // 3: 64MB
            "value": "8MB",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[14]
        "OTPSTRAP[14] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[15]
        "CPU/AXI clock ratio": {
            // 0: 2:1
            // 1: 1:1
            "value": "2:1",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[16]
        "Disable ARM JTAG debug": {
            // false: Enable ARM JTAG debug
            // true : Disable ARM JTAG debug
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[17]
        "VGA class code": {
            // 0: vga_device
            // 1: video_device
            "value": "vga_device",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[18]
        "Disable debug 0": {
            // false: Enable debug interfaces 0
            // true : Disable debug interfaces 0
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[19]
        "Boot from eMMC speed mode": {
            // 0: normal
            // 1: high
            "value": "normal",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[20]
        "Enable PCIe EHCI": {
            // false: Disable Pcie EHCI device
            // true : Enable Pcie EHCI device
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[21]
        "Disable ARM JTAG trust world debug": {
            // false: Enable ARM JTAG trust world debug
            // true : Disable ARM JTAG trust world debug
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[22]
        "Disable dedicated BMC function": {
            // false: Normal BMC mode
            // true : Disable dedicated BMC functions for non-BMC application
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[23]
        "Enable dedicate PCIe RC reset": {
            // false: SSPRST# pin is for secondary processor dedicated reset pin
            // true : SSPRST# pin is for PCIE root complex dedicated reset pin
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[24]
        "Disable watchdog to reset full chip": {
            // false: Enable watchdog to reset full chip
            // true : Disable watchdog to reset full chip
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[26:25]
        "Internal bridge speed selection": {
            // 0: 1x
            // 1: 1/2x
            // 2: 1/4x
            // 3: 1/8x
            "value": "1x",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[28:27]
        "Select Reset Source of eMMC part": {
            // 0: GPIOY3
            // 1: GPIO18A2
            // 2: GPIO18B6
            "value": "GPIOY3",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[29]
        "Disable RVAS function": {
            // false: Enable RVAS function
            // true : Disable RVAS function
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[31:30]
        "OTPSTRAP[1E-1D] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[32]
        "MAC 3 RMII mode": {
            // 0: RMII/NCSI
            // 1: RGMII
            "value": "RMII/NCSI",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[33]
        "MAC 4 RMII mode": {
            // 0: RMII/NCSI
            // 1: RGMII
            "value": "RMII/NCSI",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[34]
        "SuperIO configuration address selection": {
            // 0: 0x2e
            // 1: 0x4e
            "value": "0x2e",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[35]
        "Disable LPC to decode SuperIO": {
            // false: Enable LPC to decode SuperIO
            // true : Disable LPC to decode SuperIO
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[36]
        "Disable debug 1": {
            // false: Enable debug interfaces 1
            // true : Disable debug interfaces 1
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[37]
        "Enable ACPI": {
            // false: Disable ACPI function
            // true : Enable ACPI function
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[38]
        "Select LPC/eSPI": {
            // 0: eSPI
            // 1: LPC
            "value": "eSPI",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[39]
        "Enable SAFS": {
            // false: Disable SAFS mode
            // true : Enable SAFS mode
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[40]
        "Enable boot from uart5": {
            // false: Disable boot from uart5
            // true : Enable boot from uart5
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[41]
        "Enable boot SPI 3B address mode auto-clear": {
            // false: Disable boot SPI 3B address mode auto-clear
            // true : Enable boot SPI 3B address mode auto-clear
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[42]
        "Enable SPI 3B/4B address mode auto detection": {
            // false: Disable boot SPI 3B/4B address mode auto detection
            // true : Enable boot SPI 3B/4B address mode auto detection
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[43]
        "Enable boot SPI or eMMC ABR": {
            // false: Disable boot SPI or eMMC ABR
            // true : Enable boot SPI or eMMC ABR
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[44]
        "Boot SPI ABR Mode": {
            // 0: dual
            // 1: single
            "value": "dual",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[47:45]
        "Boot SPI flash size": {
            // 0: 0
            // 1: 2
            // 2: 4
            // 3: 8
            // 4: 16
            // 5: 32
            // 6: 64
            // 7: 128
            "value": "0",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[48]
        "Enable host SPI ABR": {
            // false: Disable host SPI ABR
            // true : Enable host SPI ABR
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[49]
        "Enable host SPI ABR mode select pin": {
            // false: Disable host SPI ABR mode select pin
            // true : Enable host SPI ABR mode select pin
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[50]
        "Host SPI ABR Mode": {
            // 0: dual
            // 1: single
            "value": "dual",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[53:51]
        "Host SPI flash size": {
            // 0: 0
            // 1: 2
            // 2: 4
            // 3: 8
            // 4: 16
            // 5: 32
            // 6: 64
            // 7: 128
            "value": "0",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[54]
        "Enable boot SPI auxiliary control pins": {
            // false: Disable boot SPI auxiliary control pins
            // true : Enable boot SPI auxiliary control pins
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[56:55]
        "Boot SPI CRTM size": {
            // 0: 0
            // 1: 256
            // 2: 512
            // 3: 1024
            "value": "0",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[58:57]
        "Host SPI CRTM size": {
            // 0: 0
            // 1: 1024
            // 2: 2048
            // 3: 4096
            "value": "0",
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[59]
        "Enable host SPI auxiliary control pins": {
            // false: Disable host SPI auxiliary control pins
            // true : Enable host SPI auxiliary control pins
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[60]
        "Enable GPIO Pass Through": {
            // false: Disable GPIO pass through
            // true : Enable GPIO pass through
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[61]
        "OTPSTRAP[3D] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        },
        // OTPSTRAP[62]
        "Enable Dedicate GPIO Strap Pins": {
            // false: Disable dedicate GPIO strap pins
            // true : Enable dedicate GPIO strap pins
            "value": false,
            "otp_protect": false,
            "ignore": true
        },
        // OTPSTRAP[63]
        "OTPSTRAP[3F] Reserved": {
            "value": false,
            "otp_protect": true,
            "ignore": false
        }
    },
    "scu_protect": {
        // SCU500[0]
        "Disable ARM CA7 CPU boot (TXD5)": {
            "protect": false,
            "ignore": true
        },
        // SCU500[1]
        "Reserved0": {
            "protect": false,
            "ignore": true
        },
        // SCU500[2]
        "Enable boot from eMMC": {
            "protect": false,
            "ignore": true
        },
        // SCU500[3]
        "Boot from debug SPI": {
            "protect": false,
            "ignore": true
        },
        // SCU500[4]
        "Disable ARM CM3": {
            "protect": false,
            "ignore": true
        },
        // SCU500[5]
        "Enable dedicated VGA BIOS ROM": {
            "protect": false,
            "ignore": true
        },
        // SCU500[6]
        "MAC 1 RMII mode": {
            "protect": false,
            "ignore": true
        },
        // SCU500[7]
        "MAC 2 RMII mode": {
            "protect": false,
            "ignore": true
        },
        // SCU500[10:8]
        "CPU frequency": {
            "protect": false,
            "ignore": true
        },
        // SCU500[12:11]
        "HCLK ratio": {
            "protect": false,
            "ignore": true
        },
        // SCU500[14:13]
        "VGA memory size": {
            "protect": false,
            "ignore": true
        },
        // SCU500[15]
        "OTPSTRAP[14] Reserved": {
            "protect": true,
            "ignore": false
        },
        // SCU500[16]
        "CPU/AXI clock ratio": {
            "protect": false,
            "ignore": true
        },
        // SCU500[17]
        "Disable ARM JTAG debug": {
            "protect": false,
            "ignore": true
        },
        // SCU500[18]
        "VGA class code": {
            "protect": false,
            "ignore": true
        },
        // SCU500[19]
        "Disable debug 0": {
            "protect": false,
            "ignore": true
        },
        // SCU500[20]
        "Boot from eMMC speed mode": {
            "protect": false,
            "ignore": true
        },
        // SCU500[21]
        "Enable PCIe EHCI": {
            "protect": false,
            "ignore": true
        },
        // SCU500[22]
        "Disable ARM JTAG trust world debug": {
            "protect": false,
            "ignore": true
        },
        // SCU500[23]
        "Disable dedicated BMC function": {
            "protect": false,
            "ignore": true
        },
        // SCU500[24]
        "Enable dedicate PCIe RC reset": {
            "protect": false,
            "ignore": true
        },
        // SCU500[25]
        "Disable watchdog to reset full chip": {
            "protect": false,
            "ignore": true
        },
        // SCU500[27:26]
        "Internal bridge speed selection": {
            "protect": false,
            "ignore": true
        },
        // SCU500[29:28]
        "Select Reset Source of eMMC part": {
            "protect": false,
            "ignore": true
        },
        // SCU500[30]
        "Disable RVAS function": {
            "protect": false,
            "ignore": true
        },
        // SCU500[31]
        "Enable boot SPI auxiliary control pins(mirror)": {
            "protect": false,
            "ignore": true
        },
        // SCU510[0]
        "MAC 3 RMII mode": {
            "protect": false,
            "ignore": true
        },
        // SCU510[1]
        "MAC 4 RMII mode": {
            "protect": false,
            "ignore": true
        },
        // SCU510[2]
        "SuperIO configuration address selection": {
            "protect": false,
            "ignore": true
        },
        // SCU510[3]
        "Disable LPC to decode SuperIO": {
            "protect": false,
            "ignore": true
        },
        // SCU510[4]
        "Disable debug 1": {
            "protect": false,
            "ignore": true
        },
        // SCU510[5]
        "Enable ACPI": {
            "protect": false,
            "ignore": true
        },
        // SCU510[6]
        "Select LPC/eSPI": {
            "protect": false,
            "ignore": true
        },
        // SCU510[7]
        "Enable SAFS": {
            "protect": false,
            "ignore": true
        },
        // SCU510[8]
        "Enable boot from uart5": {
            "protect": false,
            "ignore": true
        },
        // SCU510[9]
        "Enable boot SPI 3B address mode auto-clear": {
            "protect": false,
            "ignore": true
        },
        // SCU510[10]
        "Enable SPI 3B/4B address mode auto detection": {
            "protect": false,
            "ignore": true
        },
        // SCU510[11]
        "Enable boot SPI or eMMC ABR": {
            "protect": false,
            "ignore": true
        },
        // SCU510[12]
        "Boot SPI ABR Mode": {
            "protect": false,
            "ignore": true
        },
        // SCU510[15:13]
        "Boot SPI flash size": {
            "protect": false,
            "ignore": true
        },
        // SCU510[16]
        "Enable host SPI ABR": {
            "protect": false,
            "ignore": true
        },
        // SCU510[17]
        "Enable host SPI ABR mode select pin": {
            "protect": false,
            "ignore": true
        },
        // SCU510[18]
        "Host SPI ABR Mode": {
            "protect": false,
            "ignore": true
        },
        // SCU510[21:19]
        "Host SPI flash size": {
            "protect": false,
            "ignore": true
        },
        // SCU510[22]
        "Enable boot SPI auxiliary control pins": {
            "protect": false,
            "ignore": true
        },
        // SCU510[24:23]
        "Boot SPI CRTM size": {
            "protect": false,
            "ignore": true
        },
        // SCU510[26:25]
        "Host SPI CRTM size": {
            "protect": false,
            "ignore": true
        },
        // SCU510[27]
        "Enable host SPI auxiliary control pins": {
            "protect": false,
            "ignore": true
        },
        // SCU510[28]
        "Enable GPIO Pass Through": {
            "protect": false,
            "ignore": true
        },
        // SCU510[29]
        "OTPSTRAP[3D] Reserved": {
            "protect": true,
            "ignore": false
        },
        // SCU510[30]
        "Enable Dedicate GPIO Strap Pins": {
            "protect": false,
            "ignore": true
        },
        // SCU510[31]
        "OTPSTRAP[3F] Reserved": {
            "protect": true,
            "ignore": false
        }
    }
}