Model {
  Name			  "sampleModel362"
  System {
    Name		    "sampleModel362"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "9"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      DiscreteIntegrator
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      InitialConditionSetting "Auto"
      ICPrevOutput	      "DiscIntNeverNeededParam"
      ICPrevScaledInput	      "DiscIntNeverNeededParam"
    }
    Block {
      BlockType		      Sin
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      TimeSource	      "Use external signal"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sum
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [2, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      IconShape		      "rectangular"
      Inputs		      "-+"
    }
    Block {
      BlockType		      Reshape
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [2]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      Sin
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [0, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      Amplitude		      "[932773316.056441]"
      Bias		      "[37462070.785926]"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk8"
      SID		      "8"
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      Value		      "[-518322249.272843]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "9"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Outport
      Name		      "cfblk6"
      SID		      "6"
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      VectorParamsAs1DForOutWhenUnconnected off
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, -35; -880, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			3
	Points			[0, 35; -400, 0]
	DstBlock		"cfblk2"
	DstPort			1
      }
      Branch {
	ZOrder			10
	Points			[40, 0; 0, 15]
	DstBlock		"cfblk5"
	DstPort			2
      }
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [75, 0; 0, 35; 165, 0]
      DstBlock		      "cfblk3"
      DstPort		      2
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			5
	DstBlock		"cfblk4"
	DstPort			1
      }
      Branch {
	ZOrder			8
	Points			[0, -35; 165, 0]
	DstBlock		"cfblk5"
	DstPort			1
      }
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 35; -240, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [70, 0; 0, -45; 970, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, 45; -1360, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
