#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  4 11:52:32 2024
# Process ID: 19972
# Current directory: C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/RAM/RAM_test/RAM_test.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/RAM/RAM_test/RAM_test.sim/sim_1/behav/xsim/xsim.dir/RAM_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/RAM/RAM_test/RAM_test.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/RAM/RAM_test/RAM_test.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/RAM/RAM_test/RAM_test.sim/sim_1/behav/xsim/xsim.dir/RAM_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  4 11:52:33 2024...
