library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity half_adder_tb is
--  Port ( );
end half_adder_tb;

architecture half_add_ar of half_adder_tb is
 signal a1 : std_logic :='0';
 signal b1 : std_logic :='0';
 signal sum1:std_logic;
 signal carry1:std_logic;
begin
  uut : entity work.half_adder 
     port map(
     a => a1,
     b => b1,
     sum=>sum1,
     carry =>carry1);
    process is 
    begin
     a1<='0';
     b1<='0';
     wait for 10 ns;
     
     a1<='1';
     b1<='0';
     wait for 10 ns;
     
     a1<='0';
     b1<='1';
     wait for 10 ns;
     
     a1<='1';
     b1<='1';
     wait for 10 ns;
    end process;
    
end half_add_ar;
