Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Mon Mar 06 15:10:59 2017
| Host              : edell34 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file CCLabel_timing_summary_routed.rpt -rpx CCLabel_timing_summary_routed.rpx
| Design            : CCLabel
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 179 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.267        0.000                      0                 6068        0.018        0.000                      0                 6068        3.725        0.000                       0                  3880  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.267        0.000                      0                 6068        0.018        0.000                      0                 6068        3.725        0.000                       0                  3880  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 1.616ns (19.074%)  route 6.856ns (80.926%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.721     1.721    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X82Y53                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518     2.239 r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/Q
                         net (fo=26, routed)          1.036     3.275    grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.399 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_8/O
                         net (fo=2, routed)           0.822     4.221    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i1_cast_fu_845_p1[4]
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.345 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_3/O
                         net (fo=5, routed)           0.588     4.933    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_1_reg_1233[0]_i_3
    SLICE_X86Y51         LUT5 (Prop_lut5_I1_O)        0.124     5.057 r  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_1/O
                         net (fo=7, routed)           1.010     6.067    grp_CCLabel_calCentroid_fu_53/isNeg_1_fu_855_p3
    SLICE_X85Y52         LUT5 (Prop_lut5_I1_O)        0.152     6.219 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[11]_i_6/O
                         net (fo=15, routed)          1.032     7.252    grp_CCLabel_calCentroid_fu_53/sh_assign_3_cast_fu_881_p1[5]
    SLICE_X88Y47         LUT2 (Prop_lut2_I0_O)        0.326     7.578 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[27]_i_5/O
                         net (fo=22, routed)          1.230     8.807    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[27]_i_5
    SLICE_X86Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.931 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[16]_i_3/O
                         net (fo=1, routed)           0.564     9.495    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[16]_i_3
    SLICE_X88Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.619 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[16]_i_1/O
                         net (fo=1, routed)           0.574    10.193    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[16]_i_1
    SLICE_X88Y44         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.563    11.563    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X88Y44                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[16]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.528    
    SLICE_X88Y44         FDRE (Setup_fdre_C_D)       -0.067    11.461    grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[16]
  -------------------------------------------------------------------
                         required time                         11.461    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 2.170ns (25.347%)  route 6.391ns (74.653%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.721     1.721    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X82Y53                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518     2.239 r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/Q
                         net (fo=26, routed)          1.036     3.275    grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.399 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_8/O
                         net (fo=2, routed)           0.822     4.221    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i1_cast_fu_845_p1[4]
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.345 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_3/O
                         net (fo=5, routed)           0.588     4.933    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_1_reg_1233[0]_i_3
    SLICE_X86Y51         LUT5 (Prop_lut5_I1_O)        0.124     5.057 r  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_1/O
                         net (fo=7, routed)           1.010     6.067    grp_CCLabel_calCentroid_fu_53/isNeg_1_fu_855_p3
    SLICE_X85Y52         LUT5 (Prop_lut5_I1_O)        0.152     6.219 f  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[11]_i_6/O
                         net (fo=15, routed)          1.032     7.252    grp_CCLabel_calCentroid_fu_53/sh_assign_3_cast_fu_881_p1[5]
    SLICE_X88Y47         LUT2 (Prop_lut2_I1_O)        0.352     7.604 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[31]_i_7/O
                         net (fo=25, routed)          0.908     8.512    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[31]_i_7
    SLICE_X88Y46         LUT2 (Prop_lut2_I0_O)        0.326     8.838 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[30]_i_6/O
                         net (fo=1, routed)           0.543     9.380    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[30]_i_6
    SLICE_X87Y48         LUT6 (Prop_lut6_I2_O)        0.326     9.706 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[30]_i_2/O
                         net (fo=1, routed)           0.452    10.158    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[30]_i_2
    SLICE_X88Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.282 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[30]_i_1/O
                         net (fo=1, routed)           0.000    10.282    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[30]_i_1
    SLICE_X88Y48         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.564    11.564    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X88Y48                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[30]/C
                         clock pessimism              0.000    11.564    
                         clock uncertainty           -0.035    11.529    
    SLICE_X88Y48         FDRE (Setup_fdre_C_D)        0.029    11.558    grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[30]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.846ns (21.961%)  route 6.560ns (78.039%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.721     1.721    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X82Y53                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518     2.239 r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/Q
                         net (fo=26, routed)          1.036     3.275    grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.399 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_8/O
                         net (fo=2, routed)           0.822     4.221    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i1_cast_fu_845_p1[4]
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.345 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_3/O
                         net (fo=5, routed)           0.588     4.933    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_1_reg_1233[0]_i_3
    SLICE_X86Y51         LUT5 (Prop_lut5_I1_O)        0.124     5.057 r  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_1/O
                         net (fo=7, routed)           1.010     6.067    grp_CCLabel_calCentroid_fu_53/isNeg_1_fu_855_p3
    SLICE_X85Y52         LUT5 (Prop_lut5_I1_O)        0.152     6.219 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[11]_i_6/O
                         net (fo=15, routed)          0.844     7.064    grp_CCLabel_calCentroid_fu_53/sh_assign_3_cast_fu_881_p1[5]
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.352     7.416 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[31]_i_9/O
                         net (fo=21, routed)          1.508     8.924    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[31]_i_9
    SLICE_X88Y43         LUT6 (Prop_lut6_I0_O)        0.328     9.252 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[21]_i_3/O
                         net (fo=1, routed)           0.556     9.808    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[21]_i_3
    SLICE_X85Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.932 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[21]_i_1/O
                         net (fo=1, routed)           0.195    10.127    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[21]_i_1
    SLICE_X84Y43         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.562    11.562    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X84Y43                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[21]/C
                         clock pessimism              0.000    11.562    
                         clock uncertainty           -0.035    11.527    
    SLICE_X84Y43         FDRE (Setup_fdre_C_D)       -0.067    11.460    grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[21]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 1.920ns (22.741%)  route 6.523ns (77.259%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.733     1.733    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X64Y48                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.456     2.189 f  grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/Q
                         net (fo=4, routed)           0.894     3.083    grp_CCLabel_calCentroid_fu_53/n_3_sel_tmp_v_i_reg_1198_reg[54]
    SLICE_X65Y48         LUT3 (Prop_lut3_I2_O)        0.152     3.235 f  grp_CCLabel_calCentroid_fu_53/isNeg_reg_1218[0]_i_9/O
                         net (fo=3, routed)           0.827     4.062    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i_cast_fu_728_p1[2]
    SLICE_X66Y49         LUT6 (Prop_lut6_I2_O)        0.332     4.394 f  grp_CCLabel_calCentroid_fu_53/isNeg_reg_1218[0]_i_3/O
                         net (fo=5, routed)           0.469     4.863    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_reg_1218[0]_i_3
    SLICE_X66Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.987 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[12]_i_6/O
                         net (fo=56, routed)          1.167     6.155    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[12]_i_6
    SLICE_X61Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.279 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[31]_i_19/O
                         net (fo=4, routed)           0.833     7.112    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[31]_i_19
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[25]_i_5/O
                         net (fo=4, routed)           0.811     8.047    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[25]_i_5
    SLICE_X56Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.171 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[29]_i_9/O
                         net (fo=2, routed)           0.955     9.125    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[29]_i_9
    SLICE_X56Y42         LUT3 (Prop_lut3_I2_O)        0.152     9.277 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[29]_i_3/O
                         net (fo=1, routed)           0.566     9.844    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[29]_i_3
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.332    10.176 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[29]_i_1/O
                         net (fo=1, routed)           0.000    10.176    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[29]_i_1
    SLICE_X56Y40         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.552    11.552    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X56Y40                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[29]/C
                         clock pessimism              0.115    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X56Y40         FDRE (Setup_fdre_C_D)        0.029    11.661    grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[29]
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.425ns  (logic 2.404ns (28.536%)  route 6.021ns (71.464%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.733     1.733    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X64Y48                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.456     2.189 f  grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/Q
                         net (fo=4, routed)           0.894     3.083    grp_CCLabel_calCentroid_fu_53/n_3_sel_tmp_v_i_reg_1198_reg[54]
    SLICE_X65Y48         LUT3 (Prop_lut3_I2_O)        0.152     3.235 f  grp_CCLabel_calCentroid_fu_53/isNeg_reg_1218[0]_i_9/O
                         net (fo=3, routed)           0.827     4.062    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i_cast_fu_728_p1[2]
    SLICE_X66Y49         LUT6 (Prop_lut6_I2_O)        0.332     4.394 f  grp_CCLabel_calCentroid_fu_53/isNeg_reg_1218[0]_i_3/O
                         net (fo=5, routed)           0.640     5.035    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_reg_1218[0]_i_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.159 r  grp_CCLabel_calCentroid_fu_53/isNeg_reg_1218[0]_i_1/O
                         net (fo=7, routed)           0.635     5.794    grp_CCLabel_calCentroid_fu_53/isNeg_fu_738_p3
    SLICE_X65Y49         LUT5 (Prop_lut5_I1_O)        0.150     5.944 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[11]_i_5/O
                         net (fo=15, routed)          1.051     6.996    grp_CCLabel_calCentroid_fu_53/sh_assign_1_cast_fu_764_p1[4]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.358     7.354 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[31]_i_7/O
                         net (fo=25, routed)          0.929     8.282    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[31]_i_7
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.376     8.658 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[30]_i_6/O
                         net (fo=1, routed)           0.624     9.282    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[30]_i_6
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.332     9.614 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[30]_i_2/O
                         net (fo=1, routed)           0.420    10.034    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[30]_i_2
    SLICE_X56Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.158 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[30]_i_1/O
                         net (fo=1, routed)           0.000    10.158    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[30]_i_1
    SLICE_X56Y43         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.554    11.554    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X56Y43                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[30]/C
                         clock pessimism              0.115    11.669    
                         clock uncertainty           -0.035    11.634    
    SLICE_X56Y43         FDRE (Setup_fdre_C_D)        0.031    11.665    grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[30]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 2.148ns (25.580%)  route 6.249ns (74.420%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.733     1.733    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X64Y48                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.456     2.189 f  grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/Q
                         net (fo=4, routed)           0.894     3.083    grp_CCLabel_calCentroid_fu_53/n_3_sel_tmp_v_i_reg_1198_reg[54]
    SLICE_X65Y48         LUT3 (Prop_lut3_I2_O)        0.152     3.235 f  grp_CCLabel_calCentroid_fu_53/isNeg_reg_1218[0]_i_9/O
                         net (fo=3, routed)           0.827     4.062    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i_cast_fu_728_p1[2]
    SLICE_X66Y49         LUT6 (Prop_lut6_I2_O)        0.332     4.394 f  grp_CCLabel_calCentroid_fu_53/isNeg_reg_1218[0]_i_3/O
                         net (fo=5, routed)           0.469     4.863    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_reg_1218[0]_i_3
    SLICE_X66Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.987 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[12]_i_6/O
                         net (fo=56, routed)          0.801     5.788    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[12]_i_6
    SLICE_X59Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.912 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[7]_i_7/O
                         net (fo=4, routed)           0.985     6.898    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[7]_i_7
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[7]_i_5/O
                         net (fo=4, routed)           0.871     7.893    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[7]_i_5
    SLICE_X58Y43         LUT3 (Prop_lut3_I0_O)        0.148     8.041 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[27]_i_6/O
                         net (fo=3, routed)           0.835     8.876    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[27]_i_6
    SLICE_X56Y43         LUT3 (Prop_lut3_I2_O)        0.356     9.232 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[11]_i_4/O
                         net (fo=1, routed)           0.566     9.798    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[11]_i_4
    SLICE_X56Y41         LUT6 (Prop_lut6_I2_O)        0.332    10.130 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[11]_i_2/O
                         net (fo=1, routed)           0.000    10.130    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[11]_i_2
    SLICE_X56Y41         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.553    11.553    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X56Y41                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[11]/C
                         clock pessimism              0.115    11.668    
                         clock uncertainty           -0.035    11.633    
    SLICE_X56Y41         FDRE (Setup_fdre_C_D)        0.029    11.662    grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[11]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.846ns (22.332%)  route 6.420ns (77.668%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.721     1.721    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X82Y53                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518     2.239 r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/Q
                         net (fo=26, routed)          1.036     3.275    grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.399 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_8/O
                         net (fo=2, routed)           0.822     4.221    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i1_cast_fu_845_p1[4]
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.345 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_3/O
                         net (fo=5, routed)           0.588     4.933    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_1_reg_1233[0]_i_3
    SLICE_X86Y51         LUT5 (Prop_lut5_I1_O)        0.124     5.057 r  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_1/O
                         net (fo=7, routed)           1.010     6.067    grp_CCLabel_calCentroid_fu_53/isNeg_1_fu_855_p3
    SLICE_X85Y52         LUT5 (Prop_lut5_I1_O)        0.152     6.219 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[11]_i_6/O
                         net (fo=15, routed)          0.844     7.064    grp_CCLabel_calCentroid_fu_53/sh_assign_3_cast_fu_881_p1[5]
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.352     7.416 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[31]_i_9/O
                         net (fo=21, routed)          1.577     8.993    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[31]_i_9
    SLICE_X89Y45         LUT6 (Prop_lut6_I0_O)        0.328     9.321 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[23]_i_3/O
                         net (fo=1, routed)           0.543     9.863    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[23]_i_3
    SLICE_X89Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.987 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[23]_i_1/O
                         net (fo=1, routed)           0.000     9.987    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[23]_i_1
    SLICE_X89Y44         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.563    11.563    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X89Y44                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[23]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.528    
    SLICE_X89Y44         FDRE (Setup_fdre_C_D)        0.031    11.559    grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[23]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 1.850ns (22.259%)  route 6.461ns (77.741%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.721     1.721    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X82Y53                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518     2.239 r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/Q
                         net (fo=26, routed)          1.036     3.275    grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.399 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_8/O
                         net (fo=2, routed)           0.822     4.221    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i1_cast_fu_845_p1[4]
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.345 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_3/O
                         net (fo=5, routed)           0.588     4.933    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_1_reg_1233[0]_i_3
    SLICE_X86Y51         LUT5 (Prop_lut5_I1_O)        0.124     5.057 r  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_1/O
                         net (fo=7, routed)           1.010     6.067    grp_CCLabel_calCentroid_fu_53/isNeg_1_fu_855_p3
    SLICE_X85Y52         LUT5 (Prop_lut5_I1_O)        0.152     6.219 f  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[11]_i_6/O
                         net (fo=15, routed)          1.032     7.252    grp_CCLabel_calCentroid_fu_53/sh_assign_3_cast_fu_881_p1[5]
    SLICE_X88Y47         LUT2 (Prop_lut2_I1_O)        0.352     7.604 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[31]_i_7/O
                         net (fo=25, routed)          1.334     8.938    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[31]_i_7
    SLICE_X86Y43         LUT6 (Prop_lut6_I2_O)        0.332     9.270 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[29]_i_2/O
                         net (fo=1, routed)           0.638     9.908    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[29]_i_2
    SLICE_X86Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.032 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[29]_i_1/O
                         net (fo=1, routed)           0.000    10.032    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[29]_i_1
    SLICE_X86Y43         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.563    11.563    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X86Y43                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[29]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.528    
    SLICE_X86Y43         FDRE (Setup_fdre_C_D)        0.081    11.609    grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[29]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 1.510ns (18.525%)  route 6.641ns (81.475%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.721     1.721    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X82Y53                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518     2.239 r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/Q
                         net (fo=26, routed)          1.036     3.275    grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.399 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_8/O
                         net (fo=2, routed)           0.822     4.221    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i1_cast_fu_845_p1[4]
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.345 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_3/O
                         net (fo=5, routed)           0.455     4.800    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_1_reg_1233[0]_i_3
    SLICE_X84Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.924 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[12]_i_5/O
                         net (fo=56, routed)          1.148     6.072    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[12]_i_5
    SLICE_X82Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.196 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[31]_i_22/O
                         net (fo=4, routed)           0.856     7.052    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[31]_i_22
    SLICE_X83Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.176 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[31]_i_14/O
                         net (fo=4, routed)           0.984     8.160    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[31]_i_14
    SLICE_X84Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.284 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[31]_i_5/O
                         net (fo=2, routed)           0.767     9.051    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[31]_i_5
    SLICE_X86Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.175 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[15]_i_4/O
                         net (fo=1, routed)           0.573     9.748    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[15]_i_4
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.872 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[15]_i_1/O
                         net (fo=1, routed)           0.000     9.872    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[15]_i_1
    SLICE_X86Y42         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.562    11.562    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X86Y42                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[15]/C
                         clock pessimism              0.000    11.562    
                         clock uncertainty           -0.035    11.527    
    SLICE_X86Y42         FDRE (Setup_fdre_C_D)        0.079    11.606    grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[15]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 1.684ns (20.862%)  route 6.388ns (79.138%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.733     1.733    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X64Y48                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.456     2.189 f  grp_CCLabel_calCentroid_fu_53/sel_tmp_v_i_reg_1198_reg[54]/Q
                         net (fo=4, routed)           0.894     3.083    grp_CCLabel_calCentroid_fu_53/n_3_sel_tmp_v_i_reg_1198_reg[54]
    SLICE_X65Y48         LUT3 (Prop_lut3_I2_O)        0.152     3.235 f  grp_CCLabel_calCentroid_fu_53/isNeg_reg_1218[0]_i_9/O
                         net (fo=3, routed)           0.827     4.062    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i_cast_fu_728_p1[2]
    SLICE_X66Y49         LUT6 (Prop_lut6_I2_O)        0.332     4.394 f  grp_CCLabel_calCentroid_fu_53/isNeg_reg_1218[0]_i_3/O
                         net (fo=5, routed)           0.469     4.863    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_reg_1218[0]_i_3
    SLICE_X66Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.987 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[12]_i_6/O
                         net (fo=56, routed)          0.896     5.883    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[12]_i_6
    SLICE_X58Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.007 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[11]_i_24/O
                         net (fo=4, routed)           0.971     6.978    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[11]_i_24
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[8]_i_7/O
                         net (fo=5, routed)           0.679     7.781    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[8]_i_7
    SLICE_X58Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.905 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[4]_i_3/O
                         net (fo=2, routed)           0.752     8.658    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[4]_i_3
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.782 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[20]_i_3/O
                         net (fo=1, routed)           0.562     9.343    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[20]_i_3
    SLICE_X56Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.467 r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228[20]_i_1/O
                         net (fo=1, routed)           0.338     9.805    grp_CCLabel_calCentroid_fu_53/n_3_tmp_18_reg_1228[20]_i_1
    SLICE_X56Y44         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.554    11.554    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X56Y44                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[20]/C
                         clock pessimism              0.115    11.669    
                         clock uncertainty           -0.035    11.634    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)       -0.067    11.567    grp_CCLabel_calCentroid_fu_53/tmp_18_reg_1228_reg[20]
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  1.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.579     0.579    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X67Y50                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/Q
                         net (fo=2, routed)           0.229     0.949    grp_CCLabel_calCentroid_fu_53/grp_fu_351_p2[8]
    SLICE_X75Y49         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.856     0.856    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X75Y49                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[8]/C
                         clock pessimism              0.000     0.856    
    SLICE_X75Y49         FDRE (Hold_fdre_C_D)         0.075     0.931    grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.983%)  route 0.240ns (63.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.579     0.579    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X67Y50                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/Q
                         net (fo=2, routed)           0.240     0.960    grp_CCLabel_calCentroid_fu_53/grp_fu_351_p2[17]
    SLICE_X73Y49         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.856     0.856    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X73Y49                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[17]/C
                         clock pessimism              0.000     0.856    
    SLICE_X73Y49         FDRE (Hold_fdre_C_D)         0.066     0.922    grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.898%)  route 0.231ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.552     0.552    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/aclk
    SLICE_X51Y51                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=3, routed)           0.231     0.924    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/D[11]
    SLICE_X50Y48         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.825     0.825    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/aclk
    SLICE_X50Y48                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.000     0.825    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.060     0.885    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/tmp_12_reg_1116_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/t_V_1_reg_1131_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.127%)  route 0.226ns (54.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.577     0.577    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X59Y51                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_12_reg_1116_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  grp_CCLabel_calCentroid_fu_53/tmp_12_reg_1116_reg[17]/Q
                         net (fo=2, routed)           0.226     0.944    grp_CCLabel_calCentroid_fu_53/CCLabel_fpext_32ns_64_1_U14/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/s_axis_a_tdata[17]
    SLICE_X60Y48         LUT5 (Prop_lut5_I0_O)        0.045     0.989 r  grp_CCLabel_calCentroid_fu_53/CCLabel_fpext_32ns_64_1_U14/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/m_axis_result_tdata[46]_INST_0/O
                         net (fo=1, routed)           0.000     0.989    grp_CCLabel_calCentroid_fu_53/t_V_1_fu_455_p1[46]
    SLICE_X60Y48         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/t_V_1_reg_1131_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.854     0.854    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X60Y48                                                      r  grp_CCLabel_calCentroid_fu_53/t_V_1_reg_1131_reg[46]/C
                         clock pessimism              0.000     0.854    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.092     0.946    grp_CCLabel_calCentroid_fu_53/t_V_1_reg_1131_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.783%)  route 0.276ns (66.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.550     0.550    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X47Y66                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=4, routed)           0.276     0.967    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/out[6]
    SLICE_X50Y57         SRL16E                                       r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.819     0.819    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X50Y57                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/CLK
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.923    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/CCLabel_uitofp_32ns_32_6_U12/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_11_reg_1105_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.261%)  route 0.198ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.562     0.562    grp_CCLabel_calCentroid_fu_53/CCLabel_uitofp_32ns_32_6_U12/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X41Y49                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_uitofp_32ns_32_6_U12/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  grp_CCLabel_calCentroid_fu_53/CCLabel_uitofp_32ns_32_6_U12/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/Q
                         net (fo=2, routed)           0.198     0.888    grp_CCLabel_calCentroid_fu_53/grp_fu_358_p1[7]
    SLICE_X40Y50         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_11_reg_1105_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.824     0.824    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X40Y50                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_11_reg_1105_reg[7]/C
                         clock pessimism              0.000     0.824    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.019     0.843    grp_CCLabel_calCentroid_fu_53/tmp_11_reg_1105_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.147%)  route 0.229ns (61.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.579     0.579    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X67Y50                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/Q
                         net (fo=2, routed)           0.229     0.949    grp_CCLabel_calCentroid_fu_53/grp_fu_351_p2[14]
    SLICE_X75Y49         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.856     0.856    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X75Y49                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[14]/C
                         clock pessimism              0.000     0.856    
    SLICE_X75Y49         FDRE (Hold_fdre_C_D)         0.046     0.902    grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 grp_CCLabel_firstPass_fu_76/temp_4_reg_751_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lbImage_U/CCLabel_lbImage_ram_U/ram_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.862%)  route 0.239ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.594     0.594    grp_CCLabel_firstPass_fu_76/ap_clk
    SLICE_X19Y44                                                      r  grp_CCLabel_firstPass_fu_76/temp_4_reg_751_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.128     0.722 r  grp_CCLabel_firstPass_fu_76/temp_4_reg_751_reg[21]/Q
                         net (fo=1, routed)           0.239     0.961    lbImage_U/CCLabel_lbImage_ram_U/O2[21]
    RAMB36_X1Y8          RAMB36E1                                     r  lbImage_U/CCLabel_lbImage_ram_U/ram_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.904     0.904    lbImage_U/CCLabel_lbImage_ram_U/ap_clk
    RAMB36_X1Y8                                                       r  lbImage_U/CCLabel_lbImage_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.670    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.243     0.913    lbImage_U/CCLabel_lbImage_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/tmp_12_reg_1116_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_1_i_i_reg_1147_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.752%)  route 0.230ns (55.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.578     0.578    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X60Y53                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_12_reg_1116_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  grp_CCLabel_calCentroid_fu_53/tmp_12_reg_1116_reg[29]/Q
                         net (fo=5, routed)           0.230     0.949    grp_CCLabel_calCentroid_fu_53/CCLabel_fpext_32ns_64_1_U14/D[58]
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.994 r  grp_CCLabel_calCentroid_fu_53/CCLabel_fpext_32ns_64_1_U14/tmp_1_i_i_reg_1147[0]_i_1/O
                         net (fo=1, routed)           0.000     0.994    grp_CCLabel_calCentroid_fu_53/tmp_1_i_i_fu_483_p2
    SLICE_X61Y49         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_1_i_i_reg_1147_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.854     0.854    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X61Y49                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_1_i_i_reg_1147_reg[0]/C
                         clock pessimism              0.000     0.854    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.091     0.945    grp_CCLabel_calCentroid_fu_53/tmp_1_i_i_reg_1147_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.069%)  route 0.261ns (64.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.551     0.551    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/aclk
    SLICE_X51Y53                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=3, routed)           0.261     0.953    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/D[19]
    SLICE_X51Y48         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.825     0.825    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/aclk
    SLICE_X51Y48                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.000     0.825    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.076     0.901    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                  
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116  DSP48_X2Y21   grp_CCLabel_firstPass_fu_76/CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg/CLK                                                                                             
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116  DSP48_X2Y17   grp_CCLabel_firstPass_fu_76/CCLabel_mul_32s_4ns_32_3_U2/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg/CLK                                                                                             
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X3Y16  grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0/CLKARDCLK                                                                                                 
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X3Y16  grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0/CLKBWRCLK                                                                                                 
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X3Y18  grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_1/CLKARDCLK                                                                                                 
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X3Y18  grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_1/CLKBWRCLK                                                                                                 
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X4Y16  grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0/CLKARDCLK                                                                                                 
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X4Y16  grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0/CLKBWRCLK                                                                                                 
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X4Y20  grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_1/CLKARDCLK                                                                                                 
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X4Y20  grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_1/CLKBWRCLK                                                                                                 
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     4.975   3.725  SLICE_X34Y41  status_U/CCLabel_status_ram_U/ram_reg_0_31_0_0/SP/CLK                                                                                                                                                
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     4.975   3.725  SLICE_X34Y40  status_U/CCLabel_status_ram_U/ram_reg_0_15_0_0/SP/CLK                                                                                                                                                
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.984   3.734  SLICE_X34Y40  status_U/CCLabel_status_ram_U/ram_reg_0_15_0_0/SP/CLK                                                                                                                                                
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     4.984   3.734  SLICE_X34Y41  status_U/CCLabel_status_ram_U/ram_reg_0_31_0_0/SP/CLK                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y58  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK    
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y58  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]_srl10/CLK           
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y58  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]_srl10/CLK           
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y57  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y57  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y57  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK   
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.975   3.725  SLICE_X34Y40  status_U/CCLabel_status_ram_U/ram_reg_0_15_0_0/SP/CLK                                                                                                                                                
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     4.975   3.725  SLICE_X34Y41  status_U/CCLabel_status_ram_U/ram_reg_0_31_0_0/SP/CLK                                                                                                                                                
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     4.984   3.734  SLICE_X34Y40  status_U/CCLabel_status_ram_U/ram_reg_0_15_0_0/SP/CLK                                                                                                                                                
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     4.984   3.734  SLICE_X34Y41  status_U/CCLabel_status_ram_U/ram_reg_0_31_0_0/SP/CLK                                                                                                                                                
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     4.975   3.995  SLICE_X32Y37  grp_CCLabel_calCentroid_fu_53/ap_reg_ppiten_pp1_it23_reg_srl22___grp_CCLabel_calCentroid_fu_53_ap_reg_ppiten_pp1_it23_reg_r/CLK                                                                      
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X58Y58  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X58Y58  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X58Y58  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X58Y58  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X58Y58  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK  



