Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:46:42 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : RLE_BlobMerging
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5Y_bb_center_reg[2]/Q
                         net (fo=1, unplaced)         0.099     0.802    n_0_blob5Y_bb_center_reg[2]
                                                                      r  oWriteBlobData[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.830 r  oWriteBlobData[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.830    n_0_oWriteBlobData[12]_i_1
                         FDRE                                         r  oWriteBlobData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[12]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5Y_bb_center_reg[6]/Q
                         net (fo=1, unplaced)         0.099     0.802    n_0_blob5Y_bb_center_reg[6]
                                                                      r  oWriteBlobData[16]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.830 r  oWriteBlobData[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.830    n_0_oWriteBlobData[16]_i_1
                         FDRE                                         r  oWriteBlobData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[16]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5X_bb_center_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5X_bb_center_reg[2]/Q
                         net (fo=1, unplaced)         0.099     0.802    n_0_blob5X_bb_center_reg[2]
                                                                      r  oWriteBlobData[23]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.830 r  oWriteBlobData[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.830    n_0_oWriteBlobData[23]_i_1
                         FDRE                                         r  oWriteBlobData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[23]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5X_bb_center_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5X_bb_center_reg[6]/Q
                         net (fo=1, unplaced)         0.099     0.802    n_0_blob5X_bb_center_reg[6]
                                                                      r  oWriteBlobData[27]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.830 r  oWriteBlobData[27]_i_1/O
                         net (fo=1, unplaced)         0.000     0.830    n_0_oWriteBlobData[27]_i_1
                         FDRE                                         r  oWriteBlobData_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[27]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.126%)  route 0.101ns (40.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5Y_bb_center_reg[1]/Q
                         net (fo=1, unplaced)         0.101     0.804    n_0_blob5Y_bb_center_reg[1]
                                                                      r  oWriteBlobData[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.832 r  oWriteBlobData[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.832    n_0_oWriteBlobData[11]_i_1
                         FDRE                                         r  oWriteBlobData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[11]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.126%)  route 0.101ns (40.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5Y_bb_center_reg[5]/Q
                         net (fo=1, unplaced)         0.101     0.804    n_0_blob5Y_bb_center_reg[5]
                                                                      r  oWriteBlobData[15]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.832 r  oWriteBlobData[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.832    n_0_oWriteBlobData[15]_i_1
                         FDRE                                         r  oWriteBlobData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[15]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.126%)  route 0.101ns (40.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5Y_bb_center_reg[9]/Q
                         net (fo=1, unplaced)         0.101     0.804    n_0_blob5Y_bb_center_reg[9]
                                                                      r  oWriteBlobData[19]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.832 r  oWriteBlobData[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.832    n_0_oWriteBlobData[19]_i_1
                         FDRE                                         r  oWriteBlobData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[19]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.126%)  route 0.101ns (40.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5X_bb_center_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5X_bb_center_reg[1]/Q
                         net (fo=1, unplaced)         0.101     0.804    n_0_blob5X_bb_center_reg[1]
                                                                      r  oWriteBlobData[22]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.832 r  oWriteBlobData[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.832    n_0_oWriteBlobData[22]_i_1
                         FDRE                                         r  oWriteBlobData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[22]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.126%)  route 0.101ns (40.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5X_bb_center_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5X_bb_center_reg[5]/Q
                         net (fo=1, unplaced)         0.101     0.804    n_0_blob5X_bb_center_reg[5]
                                                                      r  oWriteBlobData[26]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.832 r  oWriteBlobData[26]_i_1/O
                         net (fo=1, unplaced)         0.000     0.832    n_0_oWriteBlobData[26]_i_1
                         FDRE                                         r  oWriteBlobData_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[26]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.126%)  route 0.101ns (40.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  blob5X_bb_center_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  blob5X_bb_center_reg[9]/Q
                         net (fo=1, unplaced)         0.101     0.804    n_0_blob5X_bb_center_reg[9]
                                                                      r  oWriteBlobData[30]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.028     0.832 r  oWriteBlobData[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.832    n_0_oWriteBlobData[30]_i_1
                         FDRE                                         r  oWriteBlobData_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[30]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    oWriteBlobData_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.147    




