
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003545                       # Number of seconds simulated
sim_ticks                                  3544761876                       # Number of ticks simulated
final_tick                               530576541519                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86991                       # Simulator instruction rate (inst/s)
host_op_rate                                   109913                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 305309                       # Simulator tick rate (ticks/s)
host_mem_usage                               16883384                       # Number of bytes of host memory used
host_seconds                                 11610.40                       # Real time elapsed on the host
sim_insts                                  1010000007                       # Number of instructions simulated
sim_ops                                    1276137579                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       169600                       # Number of bytes read from this memory
system.physmem.bytes_read::total               174848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        74880                       # Number of bytes written to this memory
system.physmem.bytes_written::total             74880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1325                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1366                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             585                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  585                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1480494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     47845245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49325739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1480494                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1480494                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21124127                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21124127                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21124127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1480494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     47845245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70449866                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8500629                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3145364                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2552907                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       214192                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1303974                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1237529                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           335130                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9276                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3293459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17326791                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3145364                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1572659                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3658263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1126754                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         558638                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           34                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1622234                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        100419                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8417892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.538053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.328088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4759629     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           228795      2.72%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           261318      3.10%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           473339      5.62%     67.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           217390      2.58%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           327814      3.89%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           179614      2.13%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           152648      1.81%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1817345     21.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8417892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.370015                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.038295                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3475482                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        509934                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3491740                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         35388                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         905344                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       534156                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2183                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20633046                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4998                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         905344                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3665563                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          133962                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       116157                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3332732                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        264124                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19816881                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3554                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         142809                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         77199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          756                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27737928                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92315077                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92315077                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17055185                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10682599                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4209                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2554                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            678343                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1852619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       945665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        14222                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       306476                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18612739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14980855                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        29352                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6288242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18843686                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8417892                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.779644                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.922553                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2934018     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1785997     21.22%     56.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1221820     14.51%     70.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       847618     10.07%     80.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       707433      8.40%     89.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       382980      4.55%     93.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       376543      4.47%     98.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        87390      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        74093      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8417892                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108495     76.40%     76.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15648     11.02%     87.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17856     12.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12485655     83.34%     83.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       212039      1.42%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1495572      9.98%     94.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       785942      5.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14980855                       # Type of FU issued
system.switch_cpus.iq.rate                   1.762323                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              142002                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009479                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38550955                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24905383                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14547347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15122857                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        29974                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       724610                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       238926                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         905344                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           55422                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8971                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18616971                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        65912                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1852619                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       945665                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2522                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       123464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       249855                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14697988                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1395737                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       282866                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     4                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2151010                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2082256                       # Number of branches executed
system.switch_cpus.iew.exec_stores             755273                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.729047                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14558972                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14547347                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9521091                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26705282                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.711326                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356525                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000007                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12282694                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6334267                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3438                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       216947                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7512548                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.634957                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.162995                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2952286     39.30%     39.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2051546     27.31%     66.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       842502     11.21%     77.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       419972      5.59%     83.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       428715      5.71%     89.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       168603      2.24%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       184053      2.45%     93.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94933      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       369938      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7512548                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000007                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12282694                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1834748                       # Number of memory references committed
system.switch_cpus.commit.loads               1128009                       # Number of loads committed
system.switch_cpus.commit.membars                1698                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1766504                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11064790                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       249787                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        369938                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25759246                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38140143                       # The number of ROB writes
system.switch_cpus.timesIdled                    4233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   82737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12282694                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000007                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.850062                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.850062                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.176384                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.176384                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66080119                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20101089                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19086948                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3430                       # number of misc regfile writes
system.l2.replacements                           1366                       # number of replacements
system.l2.tagsinuse                      32764.833960                       # Cycle average of tags in use
system.l2.total_refs                           894422                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34133                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.204025                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          8217.354782                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      38.184686                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     669.988792                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              77.197182                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           23762.108519                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.250774                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001165                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.020446                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002356                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.725162                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999903                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6432                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6436                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2580                       # number of Writeback hits
system.l2.Writeback_hits::total                  2580                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   106                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          6538                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6542                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         6538                       # number of overall hits
system.l2.overall_hits::total                    6542                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1325                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1366                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1325                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1366                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1325                       # number of overall misses
system.l2.overall_misses::total                  1366                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1871988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     53171205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55043193                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1871988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     53171205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         55043193                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1871988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     53171205                       # number of overall miss cycles
system.l2.overall_miss_latency::total        55043193                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         7757                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7802                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2580                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2580                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7863                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7908                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7863                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7908                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.170813                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175083                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.168511                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172736                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.168511                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172736                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 45658.243902                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 40129.211321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 40295.163250                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 45658.243902                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 40129.211321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 40295.163250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 45658.243902                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 40129.211321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 40295.163250                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  585                       # number of writebacks
system.l2.writebacks::total                       585                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1366                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1366                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1366                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1635242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     45428475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47063717                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1635242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     45428475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     47063717                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1635242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     45428475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     47063717                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.170813                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175083                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.168511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172736                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.168511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172736                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39883.951220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 34285.641509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 34453.672767                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 39883.951220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 34285.641509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 34453.672767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 39883.951220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 34285.641509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 34453.672767                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                514.025182                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001632004                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    517                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1937392.657640                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    42.025182                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            472                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.067348                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.756410                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.823758                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1622180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1622180                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1622180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1622180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1622180                       # number of overall hits
system.cpu.icache.overall_hits::total         1622180                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total            54                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2688773                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2688773                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2688773                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2688773                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2688773                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2688773                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1622234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1622234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1622234                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1622234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1622234                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1622234                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 49792.092593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49792.092593                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 49792.092593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49792.092593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 49792.092593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49792.092593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2217852                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2217852                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2217852                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2217852                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2217852                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2217852                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 49285.600000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49285.600000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 49285.600000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49285.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 49285.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49285.600000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   7863                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                164439862                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   8119                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               20253.708831                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.835827                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.164173                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.882171                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.117829                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1088161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1088161                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       702787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702787                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2431                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2431                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1715                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1715                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1790948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1790948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1790948                       # number of overall hits
system.cpu.dcache.overall_hits::total         1790948                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        14900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14900                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          390                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15290                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15290                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15290                       # number of overall misses
system.cpu.dcache.overall_misses::total         15290                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    381791461                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    381791461                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     15465820                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15465820                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    397257281                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    397257281                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    397257281                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    397257281                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1103061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1103061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1806238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1806238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1806238                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1806238                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013508                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000555                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000555                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008465                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008465                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25623.587987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25623.587987                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 39655.948718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39655.948718                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25981.509549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25981.509549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25981.509549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25981.509549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2580                       # number of writebacks
system.cpu.dcache.writebacks::total              2580                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         7143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7143                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          284                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         7427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         7427                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7427                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         7757                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7757                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          106                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7863                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    113044764                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    113044764                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2822760                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2822760                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    115867524                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    115867524                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    115867524                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    115867524                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004353                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004353                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14573.258218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14573.258218                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 26629.811321                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26629.811321                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14735.790919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14735.790919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14735.790919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14735.790919                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
