$date
	Thu Oct  6 09:10:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qb_tb $end
$var wire 1 ! f $end
$var reg 4 " a [3:0] $end
$var reg 2 # s [1:0] $end
$scope module f1 $end
$var wire 4 $ a [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! f $end
$var wire 2 & c [1:0] $end
$scope module stage0 $end
$var wire 2 ' a [1:0] $end
$var wire 1 ( s $end
$var reg 1 ) f $end
$upscope $end
$scope module stage1 $end
$var wire 2 * a [1:0] $end
$var wire 1 + s $end
$var reg 1 , f $end
$upscope $end
$scope module stage2 $end
$var wire 2 - a [1:0] $end
$var wire 1 . s $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
b10 -
1,
0+
b11 *
0)
0(
b10 '
b10 &
b0 %
b1110 $
b0 #
b1110 "
0!
$end
#20
1(
1+
b1 '
b1 #
b1 %
b1101 "
b1101 $
#40
1)
b1 &
b1 -
0,
0(
0+
1.
b11 '
b10 *
b10 #
b10 %
b1011 "
b1011 $
#60
1(
1+
b1 *
b11 #
b11 %
b111 "
b111 $
#80
