Analysis & Synthesis report for DE0_NANO
Thu Mar  2 15:40:41 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next
 12. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state
 13. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next
 14. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state
 15. State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize
 16. State Machine - |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state
 17. State Machine - |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst
 25. Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 27. Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 29. Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 34. Source assignments for Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 35. Source assignments for Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller
 36. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux
 37. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 38. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux
 39. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001
 40. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 41. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_003
 42. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_004
 43. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_005
 44. Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_006
 45. Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller
 46. Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for sld_signaltap:auto_signaltap_0
 49. Parameter Settings for User Entity Instance: sdram_pll:sdram_pll_inst|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst
 51. Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller
 52. Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 53. Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst|altpll:altpll_component
 54. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a
 55. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b
 57. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 59. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram
 60. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 62. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 63. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 64. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 65. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy
 66. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo
 67. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo
 68. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 69. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 70. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 71. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 72. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 73. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator
 74. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator
 75. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator
 76. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
 77. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 78. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 79. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 80. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
 83. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 86. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent
 89. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent
 92. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent
 95. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
 98. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
101. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_003|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_004:router_004|Nios_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_005|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_006|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_007|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_008:router_008|Nios_sopc_mm_interconnect_0_router_008_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
111. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
112. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
117. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
118. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter
121. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter
123. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
124. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
125. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
126. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
127. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
128. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
129. Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
130. Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller
131. Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
132. Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
133. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
134. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2
135. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3
136. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18
137. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19
138. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4
139. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5
140. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6
141. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7
142. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8
143. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9
144. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10
145. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11
146. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12
147. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13
148. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14
149. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15
150. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16
151. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17
152. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0
153. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1
154. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1
155. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0
156. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1
157. Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0
158. altpll Parameter Settings by Entity Instance
159. altsyncram Parameter Settings by Entity Instance
160. scfifo Parameter Settings by Entity Instance
161. lpm_mult Parameter Settings by Entity Instance
162. Port Connectivity Checks: "Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
163. Port Connectivity Checks: "Nios_sopc:u0|altera_reset_controller:rst_controller"
164. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter"
165. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
166. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"
167. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
168. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
169. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
170. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_008:router_008|Nios_sopc_mm_interconnect_0_router_008_default_decode:the_default_decode"
171. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_004:router_004|Nios_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode"
172. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode"
173. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode"
174. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode"
175. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
176. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
177. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
178. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo"
179. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent"
180. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo"
181. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent"
182. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo"
183. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent"
184. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
185. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
186. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
187. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
188. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
189. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
190. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
191. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
192. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
193. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator"
194. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator"
195. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator"
196. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
197. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
198. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
199. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
200. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
201. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module"
202. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart"
203. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy"
204. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
205. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
206. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_pib:the_Nios_sopc_cpu_cpu_nios2_oci_pib"
207. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc"
208. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dtrace:the_Nios_sopc_cpu_cpu_nios2_oci_dtrace|Nios_sopc_cpu_cpu_nios2_oci_td_mode:Nios_sopc_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
209. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_itrace:the_Nios_sopc_cpu_cpu_nios2_oci_itrace"
210. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk"
211. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk"
212. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug"
213. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci"
214. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_test_bench:the_Nios_sopc_cpu_cpu_test_bench"
215. Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu"
216. Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"
217. Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst"
218. Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst"
219. Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst"
220. Port Connectivity Checks: "reset_delay:reset_delay_inst"
221. SignalTap II Logic Analyzer Settings
222. Post-Synthesis Netlist Statistics for Top Partition
223. Elapsed Time Per Partition
224. Connections to In-System Debugging Instance "auto_signaltap_0"
225. Analysis & Synthesis Messages
226. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar  2 15:40:41 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,560                                       ;
;     Total combinational functions  ; 4,578                                       ;
;     Dedicated logic registers      ; 3,751                                       ;
; Total registers                    ; 3751                                        ;
; Total pins                         ; 148                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 156,672                                     ;
; Embedded Multiplier 9-bit elements ; 40                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                             ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; sdram_pll.v                                                                                         ; yes             ; User Wizard-Generated File                   ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/sdram_pll.v                                                                                         ;             ;
; Nios_sopc/synthesis/Nios_sopc.v                                                                     ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v                                                                     ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_reset_controller.v                                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_reset_synchronizer.v                                          ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_irq_mapper.sv                                              ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v                                        ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_006.v                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v                      ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv                           ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv                               ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux.sv                             ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_002.sv                           ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux.sv                               ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux_001.sv                         ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux.sv                             ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_008.sv                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_004.sv                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv                            ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv                                ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_timer_system.v                                             ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_timer_system.v                                             ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_sysid_qsys.v                                               ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sysid_qsys.v                                               ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v                                         ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v                                         ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v                                                ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v                                                      ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v                                                      ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v                              ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_test_bench.v                                       ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_sysclk.v                               ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v                                                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_tck.v                                  ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_tck.v                                  ; Nios_sopc   ;
; Nios_sopc/synthesis/submodules/MTL_ip.v                                                             ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/MTL_ip.v                                                             ; Nios_sopc   ;
; mtl_touch_controller.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_touch_controller.sv                                                                             ;             ;
; mtl_display_controller.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv                                                                           ;             ;
; mtl_controller.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_controller.sv                                                                                   ;             ;
; i2c_touch_config.v                                                                                  ; yes             ; User Verilog HDL File                        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v                                                                                  ;             ;
; DE0_NANO.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv                                                                                         ;             ;
; MTL_PLL.v                                                                                           ; yes             ; User Wizard-Generated File                   ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/MTL_PLL.v                                                                                           ;             ;
; altpll.tdf                                                                                          ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                                              ;             ;
; aglobal161.inc                                                                                      ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                          ;             ;
; stratix_pll.inc                                                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                         ;             ;
; stratixii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                       ;             ;
; cycloneii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                       ;             ;
; db/sdram_pll_altpll.v                                                                               ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sdram_pll_altpll.v                                                                               ;             ;
; db/MTL_PLL_altpll.v                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/MTL_PLL_altpll.v                                                                                 ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                          ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                   ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                             ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                          ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                           ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                              ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                              ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                            ;             ;
; db/altsyncram_6mc1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/altsyncram_6mc1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                               ;             ;
; db/altsyncram_ac71.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/altsyncram_ac71.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                       ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                                                                              ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                           ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                            ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                            ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                            ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                            ;             ;
; db/scfifo_jr21.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/scfifo_jr21.tdf                                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/a_dpfifo_l011.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_do7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_do7.tdf                                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/altsyncram_nio1.tdf                                                                              ;             ;
; db/cntr_1ob.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_1ob.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                     ;             ;
; altera_sld_agent_endpoint.vhd                                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                           ;             ;
; altera_fabric_endpoint.vhd                                                                          ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                              ;             ;
; sld_signaltap.vhd                                                                                   ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                       ;             ;
; sld_signaltap_impl.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                  ;             ;
; sld_ela_control.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                     ;             ;
; lpm_shiftreg.tdf                                                                                    ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                        ;             ;
; lpm_constant.inc                                                                                    ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                        ;             ;
; dffeea.inc                                                                                          ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                                              ;             ;
; sld_ela_trigger.tdf                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                     ;             ;
; db/sld_ela_trigger_bno.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sld_ela_trigger_bno.tdf                                                                          ;             ;
; db/sld_reserved_DE0_NANO_auto_signaltap_0_1_f713.v                                                  ; yes             ; Encrypted Auto-Generated Megafunction        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sld_reserved_DE0_NANO_auto_signaltap_0_1_f713.v                                                  ;             ;
; sld_alt_reduction.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                   ;             ;
; sld_mbpmg.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                            ;             ;
; sld_buffer_manager.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                  ;             ;
; db/altsyncram_2b24.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/altsyncram_2b24.tdf                                                                              ;             ;
; altdpram.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                                            ;             ;
; memmodes.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                          ;             ;
; a_hdffe.inc                                                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                             ;             ;
; alt_le_rden_reg.inc                                                                                 ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                     ;             ;
; altsyncram.inc                                                                                      ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                                          ;             ;
; lpm_mux.tdf                                                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                             ;             ;
; muxlut.inc                                                                                          ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                                              ;             ;
; bypassff.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                                            ;             ;
; altshift.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                                            ;             ;
; db/mux_rsc.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/mux_rsc.tdf                                                                                      ;             ;
; lpm_decode.tdf                                                                                      ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                          ;             ;
; declut.inc                                                                                          ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                                              ;             ;
; lpm_compare.inc                                                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                         ;             ;
; db/decode_dvf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/decode_dvf.tdf                                                                                   ;             ;
; lpm_counter.tdf                                                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                         ;             ;
; lpm_add_sub.inc                                                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                         ;             ;
; cmpconst.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                                            ;             ;
; lpm_counter.inc                                                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                         ;             ;
; alt_counter_stratix.inc                                                                             ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                 ;             ;
; db/cntr_lgi.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_lgi.tdf                                                                                     ;             ;
; db/cmpr_tgc.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cmpr_tgc.tdf                                                                                     ;             ;
; db/cntr_g9j.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_g9j.tdf                                                                                     ;             ;
; db/cntr_egi.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_egi.tdf                                                                                     ;             ;
; db/cmpr_rgc.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cmpr_rgc.tdf                                                                                     ;             ;
; db/cntr_23j.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_23j.tdf                                                                                     ;             ;
; db/cmpr_ngc.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cmpr_ngc.tdf                                                                                     ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                          ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                             ; altera_sld  ;
; db/ip/sld7325694e/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                        ;             ;
; lpm_mult.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                            ;             ;
; multcore.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.inc                                                                            ;             ;
; db/mult_t5t.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/mult_t5t.tdf                                                                                     ;             ;
; db/mult_p5t.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/mult_p5t.tdf                                                                                     ;             ;
; multcore.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf                                                                            ;             ;
; csa_add.inc                                                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/csa_add.inc                                                                             ;             ;
; mpar_add.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.inc                                                                            ;             ;
; muleabz.inc                                                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/muleabz.inc                                                                             ;             ;
; mul_lfrg.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                            ;             ;
; mul_boothc.inc                                                                                      ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                          ;             ;
; alt_ded_mult.inc                                                                                    ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                        ;             ;
; alt_ded_mult_y.inc                                                                                  ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                      ;             ;
; dffpipe.inc                                                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc                                                                             ;             ;
; mpar_add.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                            ;             ;
; lpm_add_sub.tdf                                                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                         ;             ;
; addcore.inc                                                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/addcore.inc                                                                             ;             ;
; look_add.inc                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/look_add.inc                                                                            ;             ;
; alt_stratix_add_sub.inc                                                                             ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                 ;             ;
; db/add_sub_bfh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/add_sub_bfh.tdf                                                                                  ;             ;
; db/add_sub_mgh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/add_sub_mgh.tdf                                                                                  ;             ;
; altshift.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.tdf                                                                            ;             ;
; lpm_divide.tdf                                                                                      ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                          ;             ;
; abs_divider.inc                                                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                                         ;             ;
; sign_div_unsign.inc                                                                                 ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                     ;             ;
; db/lpm_divide_3jm.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/lpm_divide_3jm.tdf                                                                               ;             ;
; db/sign_div_unsign_rlh.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sign_div_unsign_rlh.tdf                                                                          ;             ;
; db/alt_u_div_a7f.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/alt_u_div_a7f.tdf                                                                                ;             ;
; db/add_sub_7pc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/add_sub_7pc.tdf                                                                                  ;             ;
; db/add_sub_8pc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/add_sub_8pc.tdf                                                                                  ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 6,560          ;
;                                             ;                ;
; Total combinational functions               ; 4578           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2061           ;
;     -- 3 input functions                    ; 1502           ;
;     -- <=2 input functions                  ; 1015           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3585           ;
;     -- arithmetic mode                      ; 993            ;
;                                             ;                ;
; Total registers                             ; 3751           ;
;     -- Dedicated logic registers            ; 3751           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 148            ;
; Total memory bits                           ; 156672         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 40             ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3042           ;
; Total fan-out                               ; 30862          ;
; Average fan-out                             ; 3.46           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |DE0_NANO                                                                                                                               ; 4578 (1)            ; 3751 (0)                  ; 156672      ; 40           ; 0       ; 20        ; 148  ; 0            ; |DE0_NANO                                                                                                                                                                                                                                                                                                                                                                                        ; DE0_NANO                                      ; work         ;
;    |Nios_sopc:u0|                                                                                                                       ; 3637 (0)            ; 2390 (0)                  ; 11264       ; 40           ; 0       ; 20        ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0                                                                                                                                                                                                                                                                                                                                                                           ; Nios_sopc                                     ; Nios_sopc    ;
;       |MTL_ip:mtl_ip|                                                                                                                   ; 1390 (36)           ; 738 (209)                 ; 0           ; 40           ; 0       ; 20        ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip                                                                                                                                                                                                                                                                                                                                                             ; MTL_ip                                        ; Nios_sopc    ;
;          |mtl_controller:comb_1183|                                                                                                     ; 1354 (0)            ; 529 (0)                   ; 0           ; 40           ; 0       ; 20        ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183                                                                                                                                                                                                                                                                                                                                    ; mtl_controller                                ; work         ;
;             |MTL_PLL:MTL_PLL_inst|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                                                                                                               ; MTL_PLL                                       ; work         ;
;                |altpll:altpll_component|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                       ; altpll                                        ; work         ;
;                   |MTL_PLL_altpll:auto_generated|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated                                                                                                                                                                                                                                                         ; MTL_PLL_altpll                                ; work         ;
;             |mtl_display_controller:mtl_display_controller_inst|                                                                        ; 696 (696)           ; 58 (58)                   ; 0           ; 40           ; 0       ; 20        ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst                                                                                                                                                                                                                                                                                 ; mtl_display_controller                        ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                                                                          ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult10|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10|mult_t5t:auto_generated                                                                                                                                                                                                                                         ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult11|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11|mult_p5t:auto_generated                                                                                                                                                                                                                                         ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult12|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12|mult_t5t:auto_generated                                                                                                                                                                                                                                         ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult13|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13|mult_p5t:auto_generated                                                                                                                                                                                                                                         ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult14|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14|mult_t5t:auto_generated                                                                                                                                                                                                                                         ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult15|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15|mult_p5t:auto_generated                                                                                                                                                                                                                                         ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult16|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16|mult_t5t:auto_generated                                                                                                                                                                                                                                         ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult17|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17|mult_p5t:auto_generated                                                                                                                                                                                                                                         ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult18|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18|mult_t5t:auto_generated                                                                                                                                                                                                                                         ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult19|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19                                                                                                                                                                                                                                                                 ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19|mult_p5t:auto_generated                                                                                                                                                                                                                                         ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult1|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                                          ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult2|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2|mult_t5t:auto_generated                                                                                                                                                                                                                                          ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult3|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3|mult_p5t:auto_generated                                                                                                                                                                                                                                          ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult4|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4|mult_t5t:auto_generated                                                                                                                                                                                                                                          ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult5|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5|mult_p5t:auto_generated                                                                                                                                                                                                                                          ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult6|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6|mult_t5t:auto_generated                                                                                                                                                                                                                                          ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult7|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7|mult_p5t:auto_generated                                                                                                                                                                                                                                          ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult8|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8|mult_t5t:auto_generated                                                                                                                                                                                                                                          ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult9|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9                                                                                                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9|mult_p5t:auto_generated                                                                                                                                                                                                                                          ; mult_p5t                                      ; work         ;
;             |mtl_touch_controller:mtl_touch_controller_inst|                                                                            ; 658 (90)            ; 471 (58)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst                                                                                                                                                                                                                                                                                     ; mtl_touch_controller                          ; work         ;
;                |i2c_touch_config:i2c_touch_config_inst|                                                                                 ; 563 (138)           ; 403 (331)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst                                                                                                                                                                                                                                              ; i2c_touch_config                              ; work         ;
;                   |i2c_master_byte_ctrl:byte_controller|                                                                                ; 143 (46)            ; 72 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                         ; i2c_master_byte_ctrl                          ; work         ;
;                      |i2c_master_bit_ctrl:bit_controller|                                                                               ; 97 (97)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                      ; i2c_master_bit_ctrl                           ; work         ;
;                   |lpm_divide:Div0|                                                                                                     ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0                                                                                                                                                                                                                              ; lpm_divide                                    ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                    ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                                                                                                                                ; lpm_divide_3jm                                ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                   ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                    ; sign_div_unsign_rlh                           ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                      ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                              ; alt_u_div_a7f                                 ; work         ;
;                   |lpm_divide:Div1|                                                                                                     ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1                                                                                                                                                                                                                              ; lpm_divide                                    ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                    ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                                                                                                                                                                ; lpm_divide_3jm                                ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                   ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                    ; sign_div_unsign_rlh                           ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                      ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                              ; alt_u_div_a7f                                 ; work         ;
;                   |lpm_mult:Mult0|                                                                                                      ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0                                                                                                                                                                                                                               ; lpm_mult                                      ; work         ;
;                      |multcore:mult_core|                                                                                               ; 24 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                            ; multcore                                      ; work         ;
;                         |mpar_add:padder|                                                                                               ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                            ; mpar_add                                      ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                       ; lpm_add_sub                                   ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                              ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                            ; add_sub_bfh                                   ; work         ;
;                   |lpm_mult:Mult1|                                                                                                      ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1                                                                                                                                                                                                                               ; lpm_mult                                      ; work         ;
;                      |multcore:mult_core|                                                                                               ; 24 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                            ; multcore                                      ; work         ;
;                         |mpar_add:padder|                                                                                               ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                            ; mpar_add                                      ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                       ; lpm_add_sub                                   ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                              ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                            ; add_sub_bfh                                   ; work         ;
;                |pulseGenerator:generator|                                                                                               ; 5 (5)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator                                                                                                                                                                                                                                                            ; pulseGenerator                                ; work         ;
;       |Nios_sopc_cpu:cpu|                                                                                                               ; 993 (0)             ; 590 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu                                                                                                                                                                                                                                                                                                                                                         ; Nios_sopc_cpu                                 ; Nios_sopc    ;
;          |Nios_sopc_cpu_cpu:cpu|                                                                                                        ; 993 (699)           ; 590 (320)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                   ; Nios_sopc_cpu_cpu                             ; Nios_sopc    ;
;             |Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|                                                               ; 294 (37)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                       ; Nios_sopc_cpu_cpu_nios2_oci                   ; Nios_sopc    ;
;                |Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|                                        ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                       ; Nios_sopc_cpu_cpu_debug_slave_wrapper         ; Nios_sopc    ;
;                   |Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|                                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk                                                                                                         ; Nios_sopc_cpu_cpu_debug_slave_sysclk          ; Nios_sopc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                    ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                    ; altera_std_synchronizer                       ; work         ;
;                   |Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|                                             ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck                                                                                                               ; Nios_sopc_cpu_cpu_debug_slave_tck             ; Nios_sopc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                          ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                          ; altera_std_synchronizer                       ; work         ;
;                   |sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy                                                                                                                              ; sld_virtual_jtag_basic                        ; work         ;
;                |Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|                                              ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                             ; Nios_sopc_cpu_cpu_nios2_avalon_reg            ; Nios_sopc    ;
;                |Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|                                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break                                                                                                                                                                                               ; Nios_sopc_cpu_cpu_nios2_oci_break             ; Nios_sopc    ;
;                |Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|                                                ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug                                                                                                                                                                                               ; Nios_sopc_cpu_cpu_nios2_oci_debug             ; Nios_sopc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                           ; altera_std_synchronizer                       ; work         ;
;                |Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|                                                      ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem                                                                                                                                                                                                     ; Nios_sopc_cpu_cpu_nios2_ocimem                ; Nios_sopc    ;
;                   |Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram                                                                                                                              ; Nios_sopc_cpu_cpu_ociram_sp_ram_module        ; Nios_sopc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                    ; altsyncram                                    ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                     ; altsyncram_ac71                               ; work         ;
;             |Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|                                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                        ; Nios_sopc_cpu_cpu_register_bank_a_module      ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                                    ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                               ; altsyncram_6mc1                               ; work         ;
;             |Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|                                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                        ; Nios_sopc_cpu_cpu_register_bank_b_module      ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                                    ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                               ; altsyncram_6mc1                               ; work         ;
;       |Nios_sopc_jtag_uart:jtag_uart|                                                                                                   ; 138 (35)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                             ; Nios_sopc_jtag_uart                           ; Nios_sopc    ;
;          |Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                               ; Nios_sopc_jtag_uart_scfifo_r                  ; Nios_sopc    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                  ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                       ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                  ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                          ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                     ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                          ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                            ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                  ; cntr_1ob                                      ; work         ;
;          |Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                               ; Nios_sopc_jtag_uart_scfifo_w                  ; Nios_sopc    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                  ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                       ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                  ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                          ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                     ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                          ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                            ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                  ; cntr_1ob                                      ; work         ;
;          |alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|                                                                      ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                             ; work         ;
;       |Nios_sopc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 592 (0)             ; 448 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                             ; Nios_sopc_mm_interconnect_0                   ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                             ; Nios_sopc_mm_interconnect_0_cmd_demux         ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                     ; Nios_sopc_mm_interconnect_0_cmd_demux_001     ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                     ; Nios_sopc_mm_interconnect_0_cmd_demux_001     ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_006|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                     ; Nios_sopc_mm_interconnect_0_cmd_demux_001     ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                          ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                         ; Nios_sopc_mm_interconnect_0_cmd_mux_002       ; Nios_sopc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                      ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                          ; 53 (49)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                                                         ; Nios_sopc_mm_interconnect_0_cmd_mux_002       ; Nios_sopc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                      ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_router:router|                                                                                    ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                   ; Nios_sopc_mm_interconnect_0_router            ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_router_001:router_001|                                                                            ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                           ; Nios_sopc_mm_interconnect_0_router_001        ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 97 (97)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                 ; Nios_sopc_mm_interconnect_0_rsp_mux           ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                         ; Nios_sopc_mm_interconnect_0_rsp_mux_001       ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|                                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                   ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                     ; 68 (68)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|                                                                         ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|                                                                      ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                    ; Nios_sopc    ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                    ; Nios_sopc    ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator               ; Nios_sopc    ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator               ; Nios_sopc    ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                     ; Nios_sopc    ;
;          |altera_merlin_slave_agent:mtl_ip_s0_agent|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                     ; Nios_sopc    ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                          ; 19 (11)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                     ; Nios_sopc    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor              ; Nios_sopc    ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                     ; Nios_sopc    ;
;          |altera_merlin_slave_agent:timer_system_s1_agent|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                     ; Nios_sopc    ;
;          |altera_merlin_slave_agent:timer_timestamp_s1_agent|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                     ; Nios_sopc    ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:mtl_ip_s0_translator|                                                                          ; 1 (1)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:timer_system_s1_translator|                                                                    ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:timer_timestamp_s1_translator|                                                                 ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                                            ; 45 (45)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter                   ; Nios_sopc    ;
;          |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                                            ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter                   ; Nios_sopc    ;
;       |Nios_sopc_sdram_controller:sdram_controller|                                                                                     ; 268 (215)           ; 245 (155)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                                                               ; Nios_sopc_sdram_controller                    ; Nios_sopc    ;
;          |Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|                              ; 53 (53)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module                                                                                                                                                                                                                               ; Nios_sopc_sdram_controller_input_efifo_module ; Nios_sopc    ;
;       |Nios_sopc_timer_system:timer_system|                                                                                             ; 127 (127)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_system                                                                                                                                                                                                                                                                                                                                       ; Nios_sopc_timer_system                        ; Nios_sopc    ;
;       |Nios_sopc_timer_system:timer_timestamp|                                                                                          ; 123 (123)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp                                                                                                                                                                                                                                                                                                                                    ; Nios_sopc_timer_system                        ; Nios_sopc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                       ; Nios_sopc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                     ; Nios_sopc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                     ; Nios_sopc    ;
;    |reset_delay:reset_delay_inst|                                                                                                       ; 28 (28)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|reset_delay:reset_delay_inst                                                                                                                                                                                                                                                                                                                                                           ; reset_delay                                   ; work         ;
;    |sdram_pll:sdram_pll_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_pll:sdram_pll_inst                                                                                                                                                                                                                                                                                                                                                               ; sdram_pll                                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_pll:sdram_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                       ; altpll                                        ; work         ;
;          |sdram_pll_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                       ; sdram_pll_altpll                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 185 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 184 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 184 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                    ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 184 (1)             ; 112 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 183 (0)             ; 105 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 183 (139)           ; 105 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                       ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                               ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                             ; sld_shadow_jsm                                ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 727 (2)             ; 1222 (142)                ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                 ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 725 (0)             ; 1080 (0)                  ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 725 (86)            ; 1080 (366)                ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                            ; sld_signaltap_implb                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                             ; altdpram                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                         ; lpm_decode                                    ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                               ; decode_dvf                                    ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                 ; lpm_mux                                       ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                                                                          ; mux_rsc                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                            ; altsyncram                                    ; work         ;
;                |altsyncram_2b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated                                                                                                                                                                                             ; altsyncram_2b24                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                             ; lpm_shiftreg                                  ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                               ; lpm_shiftreg                                  ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                    ; serial_crc_16                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                 ; sld_buffer_manager                            ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 310 (1)             ; 390 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                ; sld_ela_control                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                        ; lpm_shiftreg                                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 308 (0)             ; 374 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                     ; sld_ela_trigger                               ; work         ;
;                   |sld_ela_trigger_bno:auto_generated|                                                                                  ; 308 (0)             ; 374 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated                                                                                                                                  ; sld_ela_trigger_bno                           ; work         ;
;                      |sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|                                                          ; 308 (213)           ; 374 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1                                                                          ; sld_reserved_DE0_NANO_auto_signaltap_0_1_f713 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_199|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_202|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_205|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_208|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_211|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_211                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_214|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_214                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_217|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_217                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_220|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_223|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_223                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; lpm_shiftreg                                  ; work         ;
;                         |sld_alt_reduction:unary_124|                                                                                   ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_alt_reduction:unary_124                                              ; sld_alt_reduction                             ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                             ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                             ; work         ;
;                         |sld_alt_reduction:unary_31|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_alt_reduction:unary_31                                               ; sld_alt_reduction                             ; work         ;
;                         |sld_alt_reduction:unary_63|                                                                                    ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_alt_reduction:unary_63                                               ; sld_alt_reduction                             ; work         ;
;                         |sld_alt_reduction:unary_92|                                                                                    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_alt_reduction:unary_92                                               ; sld_alt_reduction                             ; work         ;
;                         |sld_mbpmg:mbpm_102|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_102                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_102|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_105|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_105                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_105|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_108|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_108                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_108|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_111|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_111                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_111|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_114|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_114                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_114|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_117|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_117                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_117|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_120|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_120                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_120|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_125                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_128                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_131                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_134                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_137|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_137                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_140|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_140                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_143|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_143                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_146|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_146                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_146|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_149|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_149                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_149|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_152|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_152                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_152|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_155|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_155                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_155|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_158|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_158                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_158|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_161|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_161                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_161|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_164|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_164                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_164|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_167|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_167                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_167|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_170|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_170                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_170|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_173|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_173                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_173|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_176|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_176                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_176|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_179|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_179                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_179|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_182|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_182                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_182|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_185                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_188                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_191                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_194                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_197|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_197                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_197|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_200|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_200                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_200|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_203|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_203                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_206|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_206                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_206|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_209|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_209                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_209|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_212|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_212                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_212|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_215|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_215                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_215|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_218|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_218                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_218|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_222|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_222                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_222|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_32                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_35|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_35                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_38|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_38                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_41|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_41                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_44|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_44                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_47|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_47                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_50|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_50                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_53|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_53                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_56|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_56                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_59|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_59                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_82|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_82                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_93|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_93                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_96|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_96                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_99|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_99                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_99|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                          ; lpm_shiftreg                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 158 (11)            ; 141 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                           ; sld_offload_buffer_mgr                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                 ; lpm_counter                                   ; work         ;
;                   |cntr_lgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lgi:auto_generated                                                                                                         ; cntr_lgi                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                          ; lpm_counter                                   ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                                                                  ; cntr_g9j                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                ; lpm_counter                                   ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                                                        ; cntr_egi                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                   ; lpm_counter                                   ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                           ; cntr_23j                                      ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 71 (71)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                        ; lpm_shiftreg                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                      ; sld_rom_sr                                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 71           ; 2048         ; 71           ; 145408 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 20          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 40          ;
; Signed Embedded Multipliers           ; 20          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1 ;                 ;
; Altera ; ALTPLL                             ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_pll:sdram_pll_inst                                                                                                                                                                                                                                                                                      ; sdram_pll.v     ;
; N/A    ; Qsys                               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0                                                                                                                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_nios2_gen2                  ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu                                                                                                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_nios2_gen2_unit             ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu                                                                                                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_irq_mapper                  ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_jtag_uart            ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_mm_interconnect             ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                      ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                                                            ; Nios_sopc.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|Nios_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                            ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                        ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_master_agent         ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_master_translator    ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                      ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_master_agent         ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                            ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_master_translator    ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                        ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                   ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                              ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent                                                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo                                                                                                                                                                                                     ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router                                                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                            ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                            ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                        ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                         ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_burst_adapter        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                                                                                                                                      ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_width_adapter        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_width_adapter        ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                                                                                                                                      ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                      ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent                                                                                                                                                                                                    ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo                                                                                                                                                                                               ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator                                                                                                                                                                                          ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent                                                                                                                                                                                                 ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo                                                                                                                                                                                            ; Nios_sopc.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator                                                                                                                                                                                       ; Nios_sopc.qsys  ;
; Altera ; ALTPLL                             ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                                      ; MTL_PLL.v       ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                           ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_new_sdram_controller ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller                                                                                                                                                                                                                                                      ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_sysid_qsys           ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                  ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_timer                ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_system                                                                                                                                                                                                                                                              ; Nios_sopc.qsys  ;
; Altera ; altera_avalon_timer                ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp                                                                                                                                                                                                                                                           ; Nios_sopc.qsys  ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+---------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                            ;
+------------+------------+------------+------------+---------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                     ;
+------------+------------+------------+------------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------------------+
; Name         ; c_state.1001 ; c_state.1000 ; c_state.0111 ; c_state.0110 ; c_state.0101 ; c_state.0100 ; c_state.0011 ; c_state.0010 ; c_state.0001 ; c_state.0000          ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------------------+
; c_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                     ;
; c_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1                     ;
; c_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1                     ;
; c_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1                     ;
; c_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1                     ;
; c_state.0101 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1                     ;
; c_state.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                     ;
; c_state.0111 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                     ;
; c_state.1000 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                     ;
; c_state.1001 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                     ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-----------------------------------------------------------------------------------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START                                                                                    ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-----------------------------------------------------------------------------------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                                                                                                   ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                                                                                                   ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                                                                                                   ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                                                                                                   ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                                                                                                   ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                                                                                                   ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[2][3]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[2][2]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[2][1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[2][0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[3][3]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[3][2]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[3][1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[3][0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][7]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][6]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][5]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][4]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][3]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][2]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[4][0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][5]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][4]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][3]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][2]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[9][3]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[9][2]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[9][1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[9][0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[10][0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 106                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0,1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator|av_chipselect_pre                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_chipselect_pre                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,11,17,25]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_addr[4,5]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[3..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ipending_reg[3..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_im:the_Nios_sopc_cpu_cpu_nios2_oci_im|trc_wrap                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_im:the_Nios_sopc_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[1,5]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1,5]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[3..31]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[19..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[1..3,7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[19..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                           ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                           ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                           ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                           ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                           ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                           ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                           ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][81]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                       ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                       ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                 ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                 ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[4,7,8,13..16,18,22,24,26,29]                                                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                   ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[3,9,19]                                                                                                                               ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[27]                                                                                                                                   ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_addr[0..3,6..11]                                                                                                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                                                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[0,2,4]                                                                                                                                                              ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]                                                                                                                                                                  ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[1,3]                                                                                                                                                                ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]                                                                                                                                                                  ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                                                                                                ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[6]                                                                                                                                                                ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[6,7]                                                                                                                                                               ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4]                                                                                                                                                                ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[4]                                                                                                                                                                 ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]                                                                                                                                                                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[2]                                                                                                                                                                 ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[3]                                                                                                                                                                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[1]                                                                                                                                                                 ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[0]                                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                        ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                 ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                 ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                         ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|waitrequest_reset_override                                                                                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                            ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator|waitrequest_reset_override                                                                                                                                     ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                             ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|waitrequest_reset_override                                                                                                                                  ; Merged with Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                             ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[5,6]                                                                                                                                  ; Merged with Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                              ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                 ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                 ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                       ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                       ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                          ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][81]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2,5,6,10,12,20,21,23,28,30]                                                                                                           ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0]                                                                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][81]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][81]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][81]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][81]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|trigger_state                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|trigbrktype                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                      ; Merged with Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][102]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][102]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~9                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~10                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~13                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~14                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next~16                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next~4                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next~5                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next~6                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state~14                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state~15                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state~16                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state~14                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state~15                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state~16                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state~17                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.001 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[25]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[7..9]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 792                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                    ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[25],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][55],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                      ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                        ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                          ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                  ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                   ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                    ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                     ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                       ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                       ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                       ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                              ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][62],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                    ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                      ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                               ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                 ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                  ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                              ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                                                   ;                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|trigbrktype                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                            ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                            ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                            ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                              ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                               ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                               ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                               ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                 ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|DRsize.101 ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                                              ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                                              ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[27]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[27]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[26]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[26]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[25]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[25]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[24]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[24]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[23]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[23]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[22]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[22]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[21]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[21]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[20]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[20]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[19]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[19]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[28]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[28]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[29]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[29]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[30]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[30]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[31]                                                                                                                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator|av_readdata_pre[31]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                                       ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                           ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                              ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][102]                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][102]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                    ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                       ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                   ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                              ; Stuck at VCC                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                              ; Stuck at VCC                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                  ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                     ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                     ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                     ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                        ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                        ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                          ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                        ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                          ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[1]                                                                                                                                                              ; Stuck at GND                   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[5]                                                                                                                                                              ; Stuck at GND                   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                 ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|trigger_state                                                                              ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                              ; Lost Fanouts                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                             ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                            ; Stuck at GND                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3751  ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 340   ;
; Number of registers using Asynchronous Clear ; 1868  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2187  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[0]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[1]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[2]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[3]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[6]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[8]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[9]                                                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[14]                                                                                                                                                                                                                                                        ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|internal_counter[15]                                                                                                                                                                                                                                                        ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[0]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[1]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[2]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[3]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[6]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[8]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[9]                                                                                                                                                                                                                                                            ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[14]                                                                                                                                                                                                                                                           ; 3       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[15]                                                                                                                                                                                                                                                           ; 3       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                               ; 1       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ; 21      ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                                                                                             ; 11      ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                               ; 2       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd                                                                                                                                                                                                                      ; 1       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                       ; 4       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                       ; 8       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                     ; 7       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                   ; 2       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                                                                                                                                                                    ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                        ; 3       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ; 9       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 11      ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                          ; 4       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                       ; 3       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                          ; 5       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                          ; 1       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                                                                                                                     ; 2       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                          ; 1       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                         ; 3       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[0]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[0]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[2]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[2]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[1]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[3]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[6]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[8]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[9]                                                                                                                                                                                                                                                        ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[14]                                                                                                                                                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_register[15]                                                                                                                                                                                                                                                       ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[1]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[3]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[6]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[8]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[9]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[14]                                                                                                                                                                                                                                                          ; 2       ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[15]                                                                                                                                                                                                                                                          ; 2       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|isGestCustom1                                                                                                                                                                                                                ; 19      ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 97                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[9]                                                                                                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[6]                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator|wait_latency_counter[1]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[0]                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[26]                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[26]                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3]                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[8]                                                                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                  ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|MonDReg[26]                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|MonDReg[12]                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|break_readreg[3]                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|readdata[1]                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[3]                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                  ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[20]                                                                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|MonAReg[8]                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                       ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                                                                                                                                                                                              ;
; 256:1              ; 19 bits   ; 3230 LEs      ; 38 LEs               ; 3192 LEs               ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|readdata[2]                                                                                                                                                                                                                                          ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|active_data[2]                                                                                                                                                                                                         ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_logic_result[12]                                                                                                                                                                                                         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_rf_wr_data[22]                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Selector34                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Selector25                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Selector27                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                 ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0000                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0000                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0001                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0001                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0010                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0010                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0011                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0011                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0100                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0100                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0101                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0101                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0110                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0110                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0111                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0111                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1000                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1000                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1001                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1001                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][7]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][7]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][6]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][6]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][5]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][5]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][4]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][4]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][3]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][2]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][1]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][0]                                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][0]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][7]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][7]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][6]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][6]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][5]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][5]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][4]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][4]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][3]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][3]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][2]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][2]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][1]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][1]                                                                                                   ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][0]                                                                                                   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][0]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sta                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sta                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sto                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sto                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wr                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wr                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ack                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ack                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_n                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_n                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[7]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[7]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[6]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[6]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[5]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[5]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[4]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[4]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[3]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[3]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[2]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[2]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[1]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[1]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[0]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[0]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; done                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; done                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i2c_al                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i2c_al                                                                                                             ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+------------------------------------+
; Assignment                  ; Value ; From ; To                                 ;
+-----------------------------+-------+------+------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                    ;
+-----------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:sdram_pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------+
; Parameter Name                ; Value                       ; Type                            ;
+-------------------------------+-----------------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                         ;
; PLL_TYPE                      ; AUTO                        ; Untyped                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                         ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                         ;
; LOCK_HIGH                     ; 1                           ; Untyped                         ;
; LOCK_LOW                      ; 1                           ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                         ;
; SKIP_VCO                      ; OFF                         ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                         ;
; BANDWIDTH                     ; 0                           ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                         ;
; DOWN_SPREAD                   ; 0                           ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; -167                        ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                         ;
; DPA_DIVIDER                   ; 0                           ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                         ;
; VCO_MIN                       ; 0                           ; Untyped                         ;
; VCO_MAX                       ; 0                           ; Untyped                         ;
; VCO_CENTER                    ; 0                           ; Untyped                         ;
; PFD_MIN                       ; 0                           ; Untyped                         ;
; PFD_MAX                       ; 0                           ; Untyped                         ;
; M_INITIAL                     ; 0                           ; Untyped                         ;
; M                             ; 0                           ; Untyped                         ;
; N                             ; 1                           ; Untyped                         ;
; M2                            ; 1                           ; Untyped                         ;
; N2                            ; 1                           ; Untyped                         ;
; SS                            ; 1                           ; Untyped                         ;
; C0_HIGH                       ; 0                           ; Untyped                         ;
; C1_HIGH                       ; 0                           ; Untyped                         ;
; C2_HIGH                       ; 0                           ; Untyped                         ;
; C3_HIGH                       ; 0                           ; Untyped                         ;
; C4_HIGH                       ; 0                           ; Untyped                         ;
; C5_HIGH                       ; 0                           ; Untyped                         ;
; C6_HIGH                       ; 0                           ; Untyped                         ;
; C7_HIGH                       ; 0                           ; Untyped                         ;
; C8_HIGH                       ; 0                           ; Untyped                         ;
; C9_HIGH                       ; 0                           ; Untyped                         ;
; C0_LOW                        ; 0                           ; Untyped                         ;
; C1_LOW                        ; 0                           ; Untyped                         ;
; C2_LOW                        ; 0                           ; Untyped                         ;
; C3_LOW                        ; 0                           ; Untyped                         ;
; C4_LOW                        ; 0                           ; Untyped                         ;
; C5_LOW                        ; 0                           ; Untyped                         ;
; C6_LOW                        ; 0                           ; Untyped                         ;
; C7_LOW                        ; 0                           ; Untyped                         ;
; C8_LOW                        ; 0                           ; Untyped                         ;
; C9_LOW                        ; 0                           ; Untyped                         ;
; C0_INITIAL                    ; 0                           ; Untyped                         ;
; C1_INITIAL                    ; 0                           ; Untyped                         ;
; C2_INITIAL                    ; 0                           ; Untyped                         ;
; C3_INITIAL                    ; 0                           ; Untyped                         ;
; C4_INITIAL                    ; 0                           ; Untyped                         ;
; C5_INITIAL                    ; 0                           ; Untyped                         ;
; C6_INITIAL                    ; 0                           ; Untyped                         ;
; C7_INITIAL                    ; 0                           ; Untyped                         ;
; C8_INITIAL                    ; 0                           ; Untyped                         ;
; C9_INITIAL                    ; 0                           ; Untyped                         ;
; C0_MODE                       ; BYPASS                      ; Untyped                         ;
; C1_MODE                       ; BYPASS                      ; Untyped                         ;
; C2_MODE                       ; BYPASS                      ; Untyped                         ;
; C3_MODE                       ; BYPASS                      ; Untyped                         ;
; C4_MODE                       ; BYPASS                      ; Untyped                         ;
; C5_MODE                       ; BYPASS                      ; Untyped                         ;
; C6_MODE                       ; BYPASS                      ; Untyped                         ;
; C7_MODE                       ; BYPASS                      ; Untyped                         ;
; C8_MODE                       ; BYPASS                      ; Untyped                         ;
; C9_MODE                       ; BYPASS                      ; Untyped                         ;
; C0_PH                         ; 0                           ; Untyped                         ;
; C1_PH                         ; 0                           ; Untyped                         ;
; C2_PH                         ; 0                           ; Untyped                         ;
; C3_PH                         ; 0                           ; Untyped                         ;
; C4_PH                         ; 0                           ; Untyped                         ;
; C5_PH                         ; 0                           ; Untyped                         ;
; C6_PH                         ; 0                           ; Untyped                         ;
; C7_PH                         ; 0                           ; Untyped                         ;
; C8_PH                         ; 0                           ; Untyped                         ;
; C9_PH                         ; 0                           ; Untyped                         ;
; L0_HIGH                       ; 1                           ; Untyped                         ;
; L1_HIGH                       ; 1                           ; Untyped                         ;
; G0_HIGH                       ; 1                           ; Untyped                         ;
; G1_HIGH                       ; 1                           ; Untyped                         ;
; G2_HIGH                       ; 1                           ; Untyped                         ;
; G3_HIGH                       ; 1                           ; Untyped                         ;
; E0_HIGH                       ; 1                           ; Untyped                         ;
; E1_HIGH                       ; 1                           ; Untyped                         ;
; E2_HIGH                       ; 1                           ; Untyped                         ;
; E3_HIGH                       ; 1                           ; Untyped                         ;
; L0_LOW                        ; 1                           ; Untyped                         ;
; L1_LOW                        ; 1                           ; Untyped                         ;
; G0_LOW                        ; 1                           ; Untyped                         ;
; G1_LOW                        ; 1                           ; Untyped                         ;
; G2_LOW                        ; 1                           ; Untyped                         ;
; G3_LOW                        ; 1                           ; Untyped                         ;
; E0_LOW                        ; 1                           ; Untyped                         ;
; E1_LOW                        ; 1                           ; Untyped                         ;
; E2_LOW                        ; 1                           ; Untyped                         ;
; E3_LOW                        ; 1                           ; Untyped                         ;
; L0_INITIAL                    ; 1                           ; Untyped                         ;
; L1_INITIAL                    ; 1                           ; Untyped                         ;
; G0_INITIAL                    ; 1                           ; Untyped                         ;
; G1_INITIAL                    ; 1                           ; Untyped                         ;
; G2_INITIAL                    ; 1                           ; Untyped                         ;
; G3_INITIAL                    ; 1                           ; Untyped                         ;
; E0_INITIAL                    ; 1                           ; Untyped                         ;
; E1_INITIAL                    ; 1                           ; Untyped                         ;
; E2_INITIAL                    ; 1                           ; Untyped                         ;
; E3_INITIAL                    ; 1                           ; Untyped                         ;
; L0_MODE                       ; BYPASS                      ; Untyped                         ;
; L1_MODE                       ; BYPASS                      ; Untyped                         ;
; G0_MODE                       ; BYPASS                      ; Untyped                         ;
; G1_MODE                       ; BYPASS                      ; Untyped                         ;
; G2_MODE                       ; BYPASS                      ; Untyped                         ;
; G3_MODE                       ; BYPASS                      ; Untyped                         ;
; E0_MODE                       ; BYPASS                      ; Untyped                         ;
; E1_MODE                       ; BYPASS                      ; Untyped                         ;
; E2_MODE                       ; BYPASS                      ; Untyped                         ;
; E3_MODE                       ; BYPASS                      ; Untyped                         ;
; L0_PH                         ; 0                           ; Untyped                         ;
; L1_PH                         ; 0                           ; Untyped                         ;
; G0_PH                         ; 0                           ; Untyped                         ;
; G1_PH                         ; 0                           ; Untyped                         ;
; G2_PH                         ; 0                           ; Untyped                         ;
; G3_PH                         ; 0                           ; Untyped                         ;
; E0_PH                         ; 0                           ; Untyped                         ;
; E1_PH                         ; 0                           ; Untyped                         ;
; E2_PH                         ; 0                           ; Untyped                         ;
; E3_PH                         ; 0                           ; Untyped                         ;
; M_PH                          ; 0                           ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; CLK0_COUNTER                  ; G0                          ; Untyped                         ;
; CLK1_COUNTER                  ; G0                          ; Untyped                         ;
; CLK2_COUNTER                  ; G0                          ; Untyped                         ;
; CLK3_COUNTER                  ; G0                          ; Untyped                         ;
; CLK4_COUNTER                  ; G0                          ; Untyped                         ;
; CLK5_COUNTER                  ; G0                          ; Untyped                         ;
; CLK6_COUNTER                  ; E0                          ; Untyped                         ;
; CLK7_COUNTER                  ; E1                          ; Untyped                         ;
; CLK8_COUNTER                  ; E2                          ; Untyped                         ;
; CLK9_COUNTER                  ; E3                          ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                         ;
; M_TIME_DELAY                  ; 0                           ; Untyped                         ;
; N_TIME_DELAY                  ; 0                           ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                         ;
; VCO_POST_SCALE                ; 0                           ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                         ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                  ;
+-------------------------------+-----------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                               ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; H_LINE                 ; 1056  ; Signed Integer                                                                                                     ;
; V_LINE                 ; 525   ; Signed Integer                                                                                                     ;
; Horizontal_Blank       ; 46    ; Signed Integer                                                                                                     ;
; Horizontal_Front_Porch ; 210   ; Signed Integer                                                                                                     ;
; Vertical_Blank         ; 23    ; Signed Integer                                                                                                     ;
; Vertical_Front_Porch   ; 22    ; Signed Integer                                                                                                     ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                                                                                    ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                                                                                    ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                                                                                    ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                                                                                    ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                                                                                    ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                                                                                    ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                                      ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                                                                                           ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                                                                                           ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                                                                                           ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                                                                                           ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                                                                                           ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                                                                                           ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                                                                                           ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                                                                                           ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                                              ;
+-------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MTL_PLL ; Untyped                                                                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                                           ;
; LOCK_LOW                      ; 1                         ; Untyped                                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                                           ;
; BANDWIDTH                     ; 0                         ; Untyped                                                                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                                           ;
; CLK1_MULTIPLY_BY              ; 33                        ; Signed Integer                                                                    ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer                                                                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                                           ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer                                                                    ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                                                                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK1_PHASE_SHIFT              ; 10101                     ; Untyped                                                                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                                           ;
; VCO_MIN                       ; 0                         ; Untyped                                                                           ;
; VCO_MAX                       ; 0                         ; Untyped                                                                           ;
; VCO_CENTER                    ; 0                         ; Untyped                                                                           ;
; PFD_MIN                       ; 0                         ; Untyped                                                                           ;
; PFD_MAX                       ; 0                         ; Untyped                                                                           ;
; M_INITIAL                     ; 0                         ; Untyped                                                                           ;
; M                             ; 0                         ; Untyped                                                                           ;
; N                             ; 1                         ; Untyped                                                                           ;
; M2                            ; 1                         ; Untyped                                                                           ;
; N2                            ; 1                         ; Untyped                                                                           ;
; SS                            ; 1                         ; Untyped                                                                           ;
; C0_HIGH                       ; 0                         ; Untyped                                                                           ;
; C1_HIGH                       ; 0                         ; Untyped                                                                           ;
; C2_HIGH                       ; 0                         ; Untyped                                                                           ;
; C3_HIGH                       ; 0                         ; Untyped                                                                           ;
; C4_HIGH                       ; 0                         ; Untyped                                                                           ;
; C5_HIGH                       ; 0                         ; Untyped                                                                           ;
; C6_HIGH                       ; 0                         ; Untyped                                                                           ;
; C7_HIGH                       ; 0                         ; Untyped                                                                           ;
; C8_HIGH                       ; 0                         ; Untyped                                                                           ;
; C9_HIGH                       ; 0                         ; Untyped                                                                           ;
; C0_LOW                        ; 0                         ; Untyped                                                                           ;
; C1_LOW                        ; 0                         ; Untyped                                                                           ;
; C2_LOW                        ; 0                         ; Untyped                                                                           ;
; C3_LOW                        ; 0                         ; Untyped                                                                           ;
; C4_LOW                        ; 0                         ; Untyped                                                                           ;
; C5_LOW                        ; 0                         ; Untyped                                                                           ;
; C6_LOW                        ; 0                         ; Untyped                                                                           ;
; C7_LOW                        ; 0                         ; Untyped                                                                           ;
; C8_LOW                        ; 0                         ; Untyped                                                                           ;
; C9_LOW                        ; 0                         ; Untyped                                                                           ;
; C0_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C1_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C2_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C3_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C4_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C5_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C6_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C7_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C8_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C9_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C0_PH                         ; 0                         ; Untyped                                                                           ;
; C1_PH                         ; 0                         ; Untyped                                                                           ;
; C2_PH                         ; 0                         ; Untyped                                                                           ;
; C3_PH                         ; 0                         ; Untyped                                                                           ;
; C4_PH                         ; 0                         ; Untyped                                                                           ;
; C5_PH                         ; 0                         ; Untyped                                                                           ;
; C6_PH                         ; 0                         ; Untyped                                                                           ;
; C7_PH                         ; 0                         ; Untyped                                                                           ;
; C8_PH                         ; 0                         ; Untyped                                                                           ;
; C9_PH                         ; 0                         ; Untyped                                                                           ;
; L0_HIGH                       ; 1                         ; Untyped                                                                           ;
; L1_HIGH                       ; 1                         ; Untyped                                                                           ;
; G0_HIGH                       ; 1                         ; Untyped                                                                           ;
; G1_HIGH                       ; 1                         ; Untyped                                                                           ;
; G2_HIGH                       ; 1                         ; Untyped                                                                           ;
; G3_HIGH                       ; 1                         ; Untyped                                                                           ;
; E0_HIGH                       ; 1                         ; Untyped                                                                           ;
; E1_HIGH                       ; 1                         ; Untyped                                                                           ;
; E2_HIGH                       ; 1                         ; Untyped                                                                           ;
; E3_HIGH                       ; 1                         ; Untyped                                                                           ;
; L0_LOW                        ; 1                         ; Untyped                                                                           ;
; L1_LOW                        ; 1                         ; Untyped                                                                           ;
; G0_LOW                        ; 1                         ; Untyped                                                                           ;
; G1_LOW                        ; 1                         ; Untyped                                                                           ;
; G2_LOW                        ; 1                         ; Untyped                                                                           ;
; G3_LOW                        ; 1                         ; Untyped                                                                           ;
; E0_LOW                        ; 1                         ; Untyped                                                                           ;
; E1_LOW                        ; 1                         ; Untyped                                                                           ;
; E2_LOW                        ; 1                         ; Untyped                                                                           ;
; E3_LOW                        ; 1                         ; Untyped                                                                           ;
; L0_INITIAL                    ; 1                         ; Untyped                                                                           ;
; L1_INITIAL                    ; 1                         ; Untyped                                                                           ;
; G0_INITIAL                    ; 1                         ; Untyped                                                                           ;
; G1_INITIAL                    ; 1                         ; Untyped                                                                           ;
; G2_INITIAL                    ; 1                         ; Untyped                                                                           ;
; G3_INITIAL                    ; 1                         ; Untyped                                                                           ;
; E0_INITIAL                    ; 1                         ; Untyped                                                                           ;
; E1_INITIAL                    ; 1                         ; Untyped                                                                           ;
; E2_INITIAL                    ; 1                         ; Untyped                                                                           ;
; E3_INITIAL                    ; 1                         ; Untyped                                                                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; L0_PH                         ; 0                         ; Untyped                                                                           ;
; L1_PH                         ; 0                         ; Untyped                                                                           ;
; G0_PH                         ; 0                         ; Untyped                                                                           ;
; G1_PH                         ; 0                         ; Untyped                                                                           ;
; G2_PH                         ; 0                         ; Untyped                                                                           ;
; G3_PH                         ; 0                         ; Untyped                                                                           ;
; E0_PH                         ; 0                         ; Untyped                                                                           ;
; E1_PH                         ; 0                         ; Untyped                                                                           ;
; E2_PH                         ; 0                         ; Untyped                                                                           ;
; E3_PH                         ; 0                         ; Untyped                                                                           ;
; M_PH                          ; 0                         ; Untyped                                                                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                                           ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; CBXI_PARAMETER                ; MTL_PLL_altpll            ; Untyped                                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                                    ;
+-------------------------------+---------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_003|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_004:router_004|Nios_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_005|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_006|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_007|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_008:router_008|Nios_sopc_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_CHANNEL_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 46    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 64    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 71                                             ; Untyped        ;
; sld_trigger_bits                                ; 71                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 2048                                           ; Untyped        ;
; sld_segment_size                                ; 2048                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_DE0_NANO_auto_signaltap_0_1_f713, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 25                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                      ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 71                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                      ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                                                   ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                                                                                   ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                                                                                   ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                   ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                      ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                                                                                   ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                                                                                   ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                                                                                   ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                   ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                             ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                                                                                                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                             ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                                                                                                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------+--------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                            ;
+-------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                ;
; Entity Instance               ; sdram_pll:sdram_pll_inst|altpll:altpll_component                                                 ;
;     -- OPERATION_MODE         ; NORMAL                                                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                ;
; Entity Instance               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                ;
+-------------------------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                   ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                    ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 22                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18                                   ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19                                   ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10                                   ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11                                   ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12                                   ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13                                   ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14                                   ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15                                   ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16                                   ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17                                   ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0                                    ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1                                    ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 5                                                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
; Entity Instance                       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 5                                                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                       ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_008:router_008|Nios_sopc_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_004:router_004|Nios_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_system_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_pib:the_Nios_sopc_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dtrace:the_Nios_sopc_cpu_cpu_nios2_oci_dtrace|Nios_sopc_cpu_cpu_nios2_oci_td_mode:Nios_sopc_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_itrace:the_Nios_sopc_cpu_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_test_bench:the_Nios_sopc_cpu_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|Nios_sopc_cpu:cpu"       ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ena            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; clk_cnt[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; clk_cnt[15..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; clk_cnt[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ack_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; i2c_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; oREG_X3      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; oREG_Y3      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; oREG_X4      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; oREG_Y4      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; oREG_X5      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; oREG_Y5      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; oREG_GESTURE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; Gest_Custom1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------+
; oNewFrame ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; oEndFrame ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reset_delay:reset_delay_inst"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; oRSTN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oRD_RST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 71                  ; 71               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 273                         ;
; cycloneiii_ff         ; 2417                        ;
;     CLR               ; 485                         ;
;     CLR SCLR          ; 13                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 101                         ;
;     ENA               ; 852                         ;
;     ENA CLR           ; 544                         ;
;     ENA CLR SCLR      ; 39                          ;
;     ENA CLR SLD       ; 81                          ;
;     ENA SLD           ; 30                          ;
;     SLD               ; 10                          ;
;     plain             ; 215                         ;
; cycloneiii_io_obuf    ; 66                          ;
; cycloneiii_lcell_comb ; 3671                        ;
;     arith             ; 899                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 300                         ;
;         3 data inputs ; 595                         ;
;     normal            ; 2772                        ;
;         0 data inputs ; 48                          ;
;         1 data inputs ; 116                         ;
;         2 data inputs ; 380                         ;
;         3 data inputs ; 661                         ;
;         4 data inputs ; 1567                        ;
; cycloneiii_mac_mult   ; 20                          ;
; cycloneiii_mac_out    ; 20                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 26.60                       ;
; Average LUT depth     ; 4.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                               ; Details ;
+---------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_write                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|m0_write~0 ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_write                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_s0_agent|m0_write~0 ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[0]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[0]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[0]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[0]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[10]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[10]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[10]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[10]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[11]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[11]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[11]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[11]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[12]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[12]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[12]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[12]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[13]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[13]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[13]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[13]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[14]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[14]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[14]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[14]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[15]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[15]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[15]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[15]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[16]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[16]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[16]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[16]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[17]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[17]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[17]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[17]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[18]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[18]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[18]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[18]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[19]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[19]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[19]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[19]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[1]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[1]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[1]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[1]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[20]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[20]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[20]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[20]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[21]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[21]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[21]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[21]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[22]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[22]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[22]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[22]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[23]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[23]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[23]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[23]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[24]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[24]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[24]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[24]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[25]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[25]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[25]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[25]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[26]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[26]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[26]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[26]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[27]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[27]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[27]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[27]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[28]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[28]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[28]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[28]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[29]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[29]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[29]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[29]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[2]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[2]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[2]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[2]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[30]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[30]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[30]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[30]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[31]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[31]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[31]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[31]                                            ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[3]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[3]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[3]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[3]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[4]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[4]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[4]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[4]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[5]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[5]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[5]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[5]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[6]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[6]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[6]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[6]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[7]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[7]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[7]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[7]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[8]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[8]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[8]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[8]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[9]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[9]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|avs_s0_writedata[9]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[9]                                             ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[4]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[4]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[4]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[4]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[5]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[5]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[5]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[5]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[6]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[6]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[6]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[6]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[7]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[7]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[7]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[7]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[8]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[8]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[8]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[8]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[9]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[9]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[9]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[9]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[6]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[6]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[6]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[6]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[7]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[7]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[7]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[7]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[8]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[8]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[8]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[8]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[0]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[2]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[3]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[4]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[4]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[5]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[5]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[6]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[6]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[7]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[7]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[8]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[8]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[9]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iX1[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[9]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[6]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[6]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[7]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[7]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[8]                                                                               ; N/A     ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|iY1[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[8]                                                                               ; N/A     ;
; CLOCK_50                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                             ; N/A     ;
+---------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Mar  2 15:39:47 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/sdram_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/Nios_sopc.v
    Info (12023): Found entity 1: Nios_sopc File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_irq_mapper.sv
    Info (12023): Found entity 1: Nios_sopc_irq_mapper File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter_006 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_rsp_mux_001 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_rsp_mux File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_rsp_demux File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_cmd_mux_002 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_cmd_mux File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_cmd_demux_001 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_cmd_demux File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_008_default_decode File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router_008 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_004_default_decode File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router_004 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_002_default_decode File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router_002 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_001_default_decode File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router_001 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Nios_sopc_mm_interconnect_0_router_default_decode File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Nios_sopc_mm_interconnect_0_router File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_timer_system.v
    Info (12023): Found entity 1: Nios_sopc_timer_system File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_timer_system.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_sysid_qsys.v
    Info (12023): Found entity 1: Nios_sopc_sysid_qsys File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sysid_qsys.v Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v
    Info (12023): Found entity 1: Nios_sopc_sdram_controller_input_efifo_module File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 21
    Info (12023): Found entity 2: Nios_sopc_sdram_controller File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 159
Info (12021): Found 5 design units, including 5 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v
    Info (12023): Found entity 1: Nios_sopc_jtag_uart_sim_scfifo_w File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Nios_sopc_jtag_uart_scfifo_w File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Nios_sopc_jtag_uart_sim_scfifo_r File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Nios_sopc_jtag_uart_scfifo_r File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Nios_sopc_jtag_uart File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v
    Info (12023): Found entity 1: Nios_sopc_cpu File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_debug_slave_wrapper File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_test_bench File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_debug_slave_sysclk File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_register_bank_a_module File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: Nios_sopc_cpu_cpu_register_bank_b_module File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: Nios_sopc_cpu_cpu_nios2_oci_debug File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: Nios_sopc_cpu_cpu_nios2_oci_break File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: Nios_sopc_cpu_cpu_nios2_oci_xbrk File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: Nios_sopc_cpu_cpu_nios2_oci_dbrk File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: Nios_sopc_cpu_cpu_nios2_oci_itrace File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: Nios_sopc_cpu_cpu_nios2_oci_td_mode File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: Nios_sopc_cpu_cpu_nios2_oci_dtrace File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: Nios_sopc_cpu_cpu_nios2_oci_fifo File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: Nios_sopc_cpu_cpu_nios2_oci_pib File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: Nios_sopc_cpu_cpu_nios2_oci_im File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: Nios_sopc_cpu_cpu_nios2_performance_monitors File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: Nios_sopc_cpu_cpu_nios2_avalon_reg File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: Nios_sopc_cpu_cpu_ociram_sp_ram_module File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: Nios_sopc_cpu_cpu_nios2_ocimem File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: Nios_sopc_cpu_cpu_nios2_oci File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: Nios_sopc_cpu_cpu File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Nios_sopc_cpu_cpu_debug_slave_tck File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_sopc/synthesis/submodules/MTL_ip.v
    Info (12023): Found entity 1: MTL_ip File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/MTL_ip.v Line: 12
Info (12021): Found 3 design units, including 3 entities, in source file mtl_touch_controller.sv
    Info (12023): Found entity 1: mtl_touch_controller File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_touch_controller.sv Line: 43
    Info (12023): Found entity 2: touch_buffer File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_touch_controller.sv Line: 213
    Info (12023): Found entity 3: pulseGenerator File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_touch_controller.sv Line: 245
Info (12021): Found 1 design units, including 1 entities, in source file mtl_display_controller.sv
    Info (12023): Found entity 1: mtl_display_controller File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 42
Warning (10275): Verilog HDL Module Instantiation warning at mtl_controller.sv(158): ignored dangling comma in List of Port Connections File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_controller.sv Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file mtl_controller.sv
    Info (12023): Found entity 1: mtl_controller File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_controller.sv Line: 42
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 2
    Info (12023): Found entity 2: i2c_master_byte_ctrl File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 360
    Info (12023): Found entity 3: i2c_master_bit_ctrl File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 640
Info (12021): Found 2 design units, including 2 entities, in source file DE0_NANO.sv
    Info (12023): Found entity 1: DE0_NANO File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 2
    Info (12023): Found entity 2: reset_delay File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 219
Info (12021): Found 1 design units, including 1 entities, in source file MTL_PLL.v
    Info (12023): Found entity 1: MTL_PLL File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/MTL_PLL.v Line: 40
Critical Warning (10846): Verilog HDL Instantiation warning at MTL_ip.v(138): instance has no name File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/MTL_ip.v Line: 138
Warning (10037): Verilog HDL or VHDL warning at Nios_sopc_sdram_controller.v(318): conditional expression evaluates to a constant File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at Nios_sopc_sdram_controller.v(328): conditional expression evaluates to a constant File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at Nios_sopc_sdram_controller.v(338): conditional expression evaluates to a constant File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at Nios_sopc_sdram_controller.v(682): conditional expression evaluates to a constant File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 682
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10034): Output port "LED" at DE0_NANO.sv(74) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 74
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.sv(95) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 95
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.sv(97) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 97
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.sv(98) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 98
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO.sv(101) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 101
Warning (10034): Output port "I2C_SCLK" at DE0_NANO.sv(103) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 103
Warning (10034): Output port "ADC_CS_N" at DE0_NANO.sv(107) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 107
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.sv(108) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 108
Warning (10034): Output port "ADC_SCLK" at DE0_NANO.sv(109) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 109
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:sdram_pll_inst" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 148
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:sdram_pll_inst|altpll:altpll_component" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/sdram_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "sdram_pll:sdram_pll_inst|altpll:altpll_component" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/sdram_pll.v Line: 91
Info (12133): Instantiated megafunction "sdram_pll:sdram_pll_inst|altpll:altpll_component" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/sdram_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "-167"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sdram_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset_delay_inst" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 162
Info (12128): Elaborating entity "Nios_sopc" for hierarchy "Nios_sopc:u0" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 204
Info (12128): Elaborating entity "MTL_ip" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 110
Info (12128): Elaborating entity "mtl_controller" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/MTL_ip.v Line: 138
Info (12128): Elaborating entity "mtl_display_controller" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_controller.sv Line: 158
Warning (10036): Verilog HDL or VHDL warning at mtl_display_controller.sv(98): object "display_area_prev" assigned a value but never read File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 98
Warning (10230): Verilog HDL assignment warning at mtl_display_controller.sv(128): truncated value with size 32 to match size of target (11) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 128
Warning (10230): Verilog HDL assignment warning at mtl_display_controller.sv(129): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 129
Info (12128): Elaborating entity "mtl_touch_controller" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_controller.sv Line: 182
Warning (10036): Verilog HDL or VHDL warning at mtl_touch_controller.sv(73): object "current_distance" assigned a value but never read File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_touch_controller.sv Line: 73
Warning (10036): Verilog HDL or VHDL warning at mtl_touch_controller.sv(73): object "initial_distance" assigned a value but never read File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_touch_controller.sv Line: 73
Warning (10034): Output port "Gest_Custom1" at mtl_touch_controller.sv(51) has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_touch_controller.sv Line: 51
Info (12128): Elaborating entity "pulseGenerator" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_touch_controller.sv Line: 95
Info (12128): Elaborating entity "i2c_touch_config" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_touch_controller.sv Line: 157
Warning (10036): Verilog HDL or VHDL warning at i2c_touch_config.v(79): object "iack" assigned a value but never read File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 162
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 184
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 205
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 232
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 241
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 271
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 142
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 343
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 344
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 345
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 346
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 347
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 348
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 349
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 350
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 351
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9) File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 352
Warning (10030): Net "data_reg" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0' File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 129
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 109
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 453
Info (10264): Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 880
Info (12128): Elaborating entity "MTL_PLL" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_controller.sv Line: 198
Info (12128): Elaborating entity "altpll" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/MTL_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/MTL_PLL.v Line: 95
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/MTL_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "10101"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MTL_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/MTL_PLL_altpll.v
    Info (12023): Found entity 1: MTL_PLL_altpll File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/MTL_PLL_altpll.v Line: 30
Info (12128): Elaborating entity "MTL_PLL_altpll" for hierarchy "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Nios_sopc_cpu" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 139
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu.v Line: 65
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_test_bench" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_test_bench:the_Nios_sopc_cpu_cpu_test_bench" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3545
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_register_bank_a_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_register_bank_b_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 4079
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 4575
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_debug" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_break" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_xbrk" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_xbrk:the_Nios_sopc_cpu_cpu_nios2_oci_xbrk" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_dbrk" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dbrk:the_Nios_sopc_cpu_cpu_nios2_oci_dbrk" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_itrace" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_itrace:the_Nios_sopc_cpu_cpu_nios2_oci_itrace" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_dtrace" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dtrace:the_Nios_sopc_cpu_cpu_nios2_oci_dtrace" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_td_mode" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_dtrace:the_Nios_sopc_cpu_cpu_nios2_oci_dtrace|Nios_sopc_cpu_cpu_nios2_oci_td_mode:Nios_sopc_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_fifo" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_fifo:the_Nios_sopc_cpu_cpu_nios2_oci_fifo|Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_pib" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_pib:the_Nios_sopc_cpu_cpu_nios2_oci_pib" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_oci_im" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_im:the_Nios_sopc_cpu_cpu_nios2_oci_im" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_avalon_reg" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_nios2_ocimem" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_ociram_sp_ram_module" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_debug_slave_wrapper" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_debug_slave_tck" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Nios_sopc_cpu_cpu_debug_slave_sysclk" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Nios_sopc_jtag_uart" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 152
Info (12128): Elaborating entity "Nios_sopc_jtag_uart_scfifo_w" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "Nios_sopc_jtag_uart_scfifo_r" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "Nios_sopc_sdram_controller" for hierarchy "Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 175
Info (12128): Elaborating entity "Nios_sopc_sdram_controller_input_efifo_module" for hierarchy "Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 298
Info (12128): Elaborating entity "Nios_sopc_sysid_qsys" for hierarchy "Nios_sopc:u0|Nios_sopc_sysid_qsys:sysid_qsys" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 182
Info (12128): Elaborating entity "Nios_sopc_timer_system" for hierarchy "Nios_sopc:u0|Nios_sopc_timer_system:timer_system" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 193
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 263
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 627
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 687
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 751
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 815
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 879
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 943
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1007
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1135
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1216
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1297
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1381
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 1422
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2131
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2172
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2213
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2229
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router|Nios_sopc_mm_interconnect_0_router_default_decode:the_default_decode" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_001" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2245
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_001_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001|Nios_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_002" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2261
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_002_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_002:router_002|Nios_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_004" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_004:router_004" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2293
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_004_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_004:router_004|Nios_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_008" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_008:router_008" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2357
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_router_008_default_decode" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_008:router_008|Nios_sopc_mm_interconnect_0_router_008_default_decode:the_default_decode" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2407
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_cmd_demux" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2460
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_cmd_demux_001" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2483
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_cmd_mux" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux:cmd_mux" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2500
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_cmd_mux_002" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2540
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_rsp_demux" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_demux:rsp_demux" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2631
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_rsp_mux" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2798
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_rsp_mux_001" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2821
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2887
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2953
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 2982
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0.v Line: 3156
Info (12128): Elaborating entity "Nios_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|Nios_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "Nios_sopc_irq_mapper" for hierarchy "Nios_sopc:u0|Nios_sopc_irq_mapper:irq_mapper" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 272
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Nios_sopc:u0|altera_reset_controller:rst_controller" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/Nios_sopc.v Line: 335
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_bno.tdf
    Info (12023): Found entity 1: sld_ela_trigger_bno File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sld_ela_trigger_bno.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_DE0_NANO_auto_signaltap_0_1_f713.v
    Info (12023): Found entity 1: sld_reserved_DE0_NANO_auto_signaltap_0_1_f713 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sld_reserved_DE0_NANO_auto_signaltap_0_1_f713.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b24.tdf
    Info (12023): Found entity 1: altsyncram_2b24 File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/altsyncram_2b24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf
    Info (12023): Found entity 1: cntr_lgi File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_lgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.03.02.15:40:15 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 24 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult2" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 133
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult3" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 133
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult18" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 141
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult19" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 141
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult4" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 134
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult5" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 134
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult6" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 135
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult7" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 135
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult8" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 136
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult9" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 136
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult10" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 137
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult11" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 137
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult12" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 138
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult13" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 138
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult14" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult15" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult16" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 140
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult17" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 140
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult0" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 132
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|Mult1" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 132
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Mult1" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 345
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Mult0" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 343
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Div1" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 346
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Div0" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 344
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 133
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 133
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf
    Info (12023): Found entity 1: mult_t5t File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/mult_t5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 133
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 133
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/mult_p5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 345
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 345
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/add_sub_bfh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 346
Info (12133): Instantiated megafunction "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1" with the following parameter: File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 346
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/lpm_divide_3jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/alt_u_div_a7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/add_sub_8pc.tdf Line: 23
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 104
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|scl_pad_i" to the node "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL" into a wire File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 41
Info (13000): Registers with preset signals will power-up high File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[1]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[2]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[3]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[4]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[5]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[6]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 74
    Warning (13410): Pin "LED[7]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 74
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 86
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 95
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 97
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 98
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 101
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 103
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 107
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 108
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 109
    Warning (13410): Pin "MTL_G[1]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 128
    Warning (13410): Pin "MTL_G[5]" is stuck at GND File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 128
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 310 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|done" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 62
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_al" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 68
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|sto" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 76
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|rd" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 77
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|wr" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 78
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|sta" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 75
    Info (17048): Logic cell "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|ack" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 80
Info (144001): Generated suppressed messages file /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 175 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 77
    Warning (15610): No output dependent on input pin "SW[0]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 80
    Warning (15610): No output dependent on input pin "SW[1]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 80
    Warning (15610): No output dependent on input pin "SW[2]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 80
    Warning (15610): No output dependent on input pin "SW[3]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 80
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 96
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 102
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 110
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 114
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 114
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 114
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 118
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 118
Info (21057): Implemented 7110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 6732 logic cells
    Info (21064): Implemented 183 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 40 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 1220 megabytes
    Info: Processing ended: Thu Mar  2 15:40:41 2017
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /mnt/Home/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.map.smsg.


