/** ==================================================================
 *  @file   core_prm_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   CORE_PRM
 *
 *  @Filename:    core_prm_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __CORE_PRM_CRED_H
#define __CORE_PRM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance CORE_PRM of component CORE_PRM mapped in MONICA at address 0x4A306700
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component CORE_PRM
     *
     */

    /* 
     *  List of bundle arrays for component CORE_PRM
     *
     */

    /* 
     *  List of bundles for component CORE_PRM
     *
     */

    /* 
     * List of registers for component CORE_PRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL
 *
 * @BRIEF        This register controls the CORE power state to reach upon a 
 *               domain sleep transition 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL                        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST
 *
 * @BRIEF        This register provides a status on the current CORE power 
 *               domain state. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST                          0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_1_L3_1_CONTEXT
 *
 * @BRIEF        This register contains dedicated L3_1 context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_1_L3_1_CONTEXT                     0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_L3_2_CONTEXT
 *
 * @BRIEF        This register contains dedicated L3_2 context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_L3_2_CONTEXT                     0x124ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_GPMC_CONTEXT
 *
 * @BRIEF        This register contains dedicated GPMC context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_GPMC_CONTEXT                     0x12Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT
 *
 * @BRIEF        This register contains dedicated OCMC_RAM context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT                 0x134ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL
 *
 * @BRIEF        This register controls the release of the DUCATI sub-system 
 *               resets. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL                        0x210ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST
 *
 * @BRIEF        This register logs the different reset sources of the DUCATI 
 *               SS. Each bit is set upon release of the domain reset signal. 
 *               Must be cleared by software. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST                          0x214ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT
 *
 * @BRIEF        This register contains dedicated DUCATI context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT                 0x224ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_SDMA_SDMA_CONTEXT
 *
 * @BRIEF        This register contains dedicated SDMA context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_SDMA_SDMA_CONTEXT                     0x324ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT
 *
 * @BRIEF        This register contains dedicated DMM context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT                     0x424ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT
 *
 * @BRIEF        This register contains dedicated EMIF_FW context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT                 0x42Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_1_CONTEXT
 *
 * @BRIEF        This register contains dedicated EMIF_1 context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_1_CONTEXT                  0x434ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_2_CONTEXT
 *
 * @BRIEF        This register contains dedicated EMIF_2 context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_2_CONTEXT                  0x43Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DLL_CONTEXT
 *
 * @BRIEF        This register contains dedicated DLL context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DLL_CONTEXT                     0x444ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_H1_CONTEXT
 *
 * @BRIEF        This register contains dedicated EMIF_H1 context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_H1_CONTEXT                 0x454ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_H2_CONTEXT
 *
 * @BRIEF        This register contains dedicated EMIF_H2 context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_H2_CONTEXT                 0x45Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DLL_H_CONTEXT
 *
 * @BRIEF        This register contains dedicated DLL_H context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DLL_H_CONTEXT                   0x464ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_CONTEXT
 *
 * @BRIEF        This register contains dedicated SAD2D context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_CONTEXT                     0x524ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT
 *
 * @BRIEF        This register contains dedicated MODEM_ICR context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT                 0x52Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT
 *
 * @BRIEF        This register contains dedicated SAD2D_FW context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT                  0x534ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT
 *
 * @BRIEF        This register contains dedicated L4_CFG context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT                  0x624ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_HW_SEM_CONTEXT
 *
 * @BRIEF        This register contains dedicated HW_SEM context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_HW_SEM_CONTEXT                  0x62Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_MAILBOX_CONTEXT
 *
 * @BRIEF        This register contains dedicated MAILBOX context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_MAILBOX_CONTEXT                 0x634ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_SAR_ROM_CONTEXT
 *
 * @BRIEF        This register contains dedicated SAR_ROM context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_SAR_ROM_CONTEXT                 0x63Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_3_CONTEXT
 *
 * @BRIEF        This register contains dedicated L3_3 context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_3_CONTEXT                  0x724ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_INSTR_CONTEXT
 *
 * @BRIEF        This register contains dedicated L3_INSTR context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_INSTR_CONTEXT              0x72Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT
 *
 * @BRIEF        This register contains dedicated OCP_WP1 context statuses. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT               0x744ul

    /* 
     * List of register bitfields for component CORE_PRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_ONSTATE   
 *
 * @BRIEF        OCP_WP bank and DMM bank2 state when domain is ON. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_ONSTATE BITFIELD(25, 24)
#define CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_ONSTATE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_ONSTATE   
 *
 * @BRIEF        DUCATI UNICACHE bank state when domain is ON. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_ONSTATE BITFIELD(23, 22)
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_ONSTATE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_ONSTATE   
 *
 * @BRIEF        DUCATI L2 bank state when domain is ON. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_ONSTATE BITFIELD(21, 20)
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_ONSTATE__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE   
 *
 * @BRIEF        OCMRAM bank state when domain is ON. 
 *               SW shall not change this bit-field after enabling a memory 
 *               change, until MemoryChange bit-field is cleared. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE BITFIELD(19, 18)
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_ONSTATE   
 *
 * @BRIEF        DMA/ICR bank and DMM bank1 state when domain is ON. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_ONSTATE BITFIELD(17, 16)
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_ONSTATE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_RETSTATE   
 *
 * @BRIEF        OCP_WP bank and DMM bank2 state when domain is RETENTION. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_RETSTATE BITFIELD(12, 12)
#define CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_RETSTATE__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_RETSTATE   
 *
 * @BRIEF        DUCATI UNICACHE bank state when domain is RETENTION. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_RETSTATE BITFIELD(11, 11)
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_RETSTATE__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_RETSTATE   
 *
 * @BRIEF        DUCATI L2 bank state when domain is RETENTION. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_RETSTATE BITFIELD(10, 10)
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_RETSTATE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_RETSTATE   
 *
 * @BRIEF        OCMRAM bank state when domain is RETENTION. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_RETSTATE BITFIELD(9, 9)
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_RETSTATE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_RETSTATE   
 *
 * @BRIEF        DMA/ICR bank and DMM bank1 state when domain is RETENTION. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_RETSTATE BITFIELD(8, 8)
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_RETSTATE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__LOWPOWERSTATECHANGE   
 *
 * @BRIEF        Power state change request when domain has already performed 
 *               a sleep transition. Allows going into deeper low power state 
 *               without waking up the power domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__LOWPOWERSTATECHANGE BITFIELD(4, 4)
#define CORE_PRM__PM_CORE_PWRSTCTRL__LOWPOWERSTATECHANGE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__MEMORYCHANGE   
 *
 * @BRIEF        Memory change control in ON state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__MEMORYCHANGE     BITFIELD(3, 3)
#define CORE_PRM__PM_CORE_PWRSTCTRL__MEMORYCHANGE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__LOGICRETSTATE   
 *
 * @BRIEF        Logic state when power domain is RETENTION - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__LOGICRETSTATE    BITFIELD(2, 2)
#define CORE_PRM__PM_CORE_PWRSTCTRL__LOGICRETSTATE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE   
 *
 * @BRIEF        Power state control - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE       BITFIELD(1, 0)
#define CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__INTRANSITION   
 *
 * @BRIEF        Domain transition status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__INTRANSITION       BITFIELD(20, 20)
#define CORE_PRM__PM_CORE_PWRSTST__INTRANSITION__POS  20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST   
 *
 * @BRIEF        OCP_WP bank and DMM bank2 state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST BITFIELD(13, 12)
#define CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST   
 *
 * @BRIEF        DUCATI UNICACHE bank state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST BITFIELD(11, 10)
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST   
 *
 * @BRIEF        DUCATI L2 bank state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST BITFIELD(9, 8)
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST   
 *
 * @BRIEF        OCMRAM bank state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST BITFIELD(7, 6)
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST   
 *
 * @BRIEF        DMA/ICR bank and DMM bank1 state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST BITFIELD(5, 4)
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__LOGICSTATEST   
 *
 * @BRIEF        Logic state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__LOGICSTATEST       BITFIELD(2, 2)
#define CORE_PRM__PM_CORE_PWRSTST__LOGICSTATEST__POS  2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST   
 *
 * @BRIEF        Current power state status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST       BITFIELD(1, 0)
#define CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_GPMC_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_GPMC_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_L3_2_GPMC_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTMEM_CORE_OCMRAM   
 *
 * @BRIEF        Specify if memory-based context in CORE_OCMRAM memory bank 
 *               has been lost due to a previous power transition or other 
 *               reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTMEM_CORE_OCMRAM BITFIELD(8, 8)
#define CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTMEM_CORE_OCMRAM__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL__RST3   
 *
 * @BRIEF        Ducati MMU and CACHE interface reset control. 
 *               For MONICA device, this bit-field is constantly overriden 
 *               with value 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST3             BITFIELD(2, 2)
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST3__POS        2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL__RST2   
 *
 * @BRIEF        Ducati Cortex M3 CPU2  reset control - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST2             BITFIELD(1, 1)
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST2__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL__RST1   
 *
 * @BRIEF        Ducati Cortex M3 CPU1  reset control. 
 *               For MONICA device, this bit-field is constantly overriden 
 *               with value 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST1             BITFIELD(0, 0)
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST1__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST2ST   
 *
 * @BRIEF        Cortex M3 CPU2  has been reset due to DUCATI  ICECRUSHER2 
 *               reset source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST2ST  BITFIELD(6, 6)
#define CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST2ST__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST1ST   
 *
 * @BRIEF        Cortex M3 CPU1  has been reset due to DUCATI ICECRUSHER1 
 *               reset source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST1ST  BITFIELD(5, 5)
#define CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST1ST__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST2ST   
 *
 * @BRIEF        Cortex M3 CPU2 has been reset due to emulation reset source  
 *               e.g. assert reset command initiated by the icepick module - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST2ST   BITFIELD(4, 4)
#define CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST2ST__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST1ST   
 *
 * @BRIEF        Cortex M3 CPU1  has been reset due to emulation reset source 
 *               e.g. assert reset command initiated by the icepick module - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST1ST   BITFIELD(3, 3)
#define CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST1ST__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__RST3ST   
 *
 * @BRIEF        Ducati MMU and CACHE interface SW reset status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__RST3ST             BITFIELD(2, 2)
#define CORE_PRM__RM_DUCATI_RSTST__RST3ST__POS        2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__RST2ST   
 *
 * @BRIEF        DUCATI Cortex-M3 CPU2 SW reset status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__RST2ST             BITFIELD(1, 1)
#define CORE_PRM__RM_DUCATI_RSTST__RST2ST__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__RST1ST   
 *
 * @BRIEF        DUCATI Cortex-M3 CPU1 SW reset status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__RST1ST             BITFIELD(0, 0)
#define CORE_PRM__RM_DUCATI_RSTST__RST1ST__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_L2RAM   
 *
 * @BRIEF        Specify if memory-based context in DUCATI_L2RAM memory bank 
 *               has been lost due to a previous power transition or other 
 *               reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_L2RAM BITFIELD(9, 9)
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_L2RAM__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_UNICACHE   
 *
 * @BRIEF        Specify if memory-based context in DUCATI_UNICACHE memory 
 *               bank has been lost due to a previous power transition or 
 *               other reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_UNICACHE BITFIELD(8, 8)
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_UNICACHE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of DUCATI_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of DUCATI_RST3 signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTMEM_CORE_OTHER_BANK   
 *
 * @BRIEF        Specify if memory-based context in CORE_OTHER_BANK memory 
 *               bank has been lost due to a previous power transition or 
 *               other reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTMEM_CORE_OTHER_BANK BITFIELD(8, 8)
#define CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTMEM_CORE_OTHER_BANK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of SDMA_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_NRET_BANK   
 *
 * @BRIEF        Specify if memory-based context in CORE_NRET_BANK memory 
 *               bank has been lost due to a previous power transition or 
 *               other reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_NRET_BANK BITFIELD(9, 9)
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_NRET_BANK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_OTHER_BANK   
 *
 * @BRIEF        Specify if memory-based context in CORE_OTHER_BANK memory 
 *               bank has been lost due to a previous power transition or 
 *               other reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_OTHER_BANK BITFIELD(8, 8)
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_OTHER_BANK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_1_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_PWRON_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_1_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_MEMIF_EMIF_1_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_2_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_PWRON_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_2_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_MEMIF_EMIF_2_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DLL_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of DLL_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DLL_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_MEMIF_DLL_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_H1_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_PWRON_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_H1_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_MEMIF_EMIF_H1_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_H2_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_PWRON_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_H2_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_MEMIF_EMIF_H2_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DLL_H_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of DLL_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DLL_H_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_MEMIF_DLL_H_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTMEM_CORE_OTHER_BANK   
 *
 * @BRIEF        Specify if memory-based context in CORE_OTHER_BANK memory 
 *               bank has been lost due to a previous power transition or 
 *               other reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTMEM_CORE_OTHER_BANK BITFIELD(8, 8)
#define CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTMEM_CORE_OTHER_BANK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_HW_SEM_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_HW_SEM_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_L4CFG_HW_SEM_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_MAILBOX_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_MAILBOX_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_L4CFG_MAILBOX_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_SAR_ROM_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_SAR_ROM_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_L4CFG_SAR_ROM_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_INSTR_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_INSTR_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_L3INSTR_L3_INSTR_CONTEXT__LOSTCONTEXT_DFF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTMEM_CORE_NRET_BANK   
 *
 * @BRIEF        Specify if memory-based context in CORE_NRET_BANK memory 
 *               bank has been lost due to a previous power transition or 
 *               other reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTMEM_CORE_NRET_BANK BITFIELD(8, 8)
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTMEM_CORE_NRET_BANK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_RFF   
 *
 * @BRIEF        Specify if RFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_PWRON_RET_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_RFF BITFIELD(1, 1)
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_RFF__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_DFF   
 *
 * @BRIEF        Specify if DFF-based context has been lost due to a previous 
 *               power transition or other reset source. 
 *               (set upon assertion of CORE_RST signal) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_DFF BITFIELD(0, 0)
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_DFF__POS 0

    /* 
     * List of register bitfields values for component CORE_PRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_ONSTATE__MEM_ON
 *
 * @BRIEF        Memory bank is on when the domain is ON. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_ONSTATE__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_ONSTATE__MEM_ON
 *
 * @BRIEF        Memory bank is on when the domain is ON. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_ONSTATE__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_ONSTATE__MEM_ON
 *
 * @BRIEF        Memory bank is on when the domain is ON. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_ONSTATE__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE__MEM_OFF
 *
 * @BRIEF        Memory bank is off when the domain is ON. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE__MEM_RET
 *
 * @BRIEF        Memory bank is retained when the domain is ON. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE__RESERVED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE__MEM_ON
 *
 * @BRIEF        Memory bank is on when the domain is ON. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_ONSTATE__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_ONSTATE__MEM_ON
 *
 * @BRIEF        Memory bank is on when the domain is ON. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_ONSTATE__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_RETSTATE__MEM_OFF
 *
 * @BRIEF        Memory bank is off when the domain is in the RETENTION 
 *               state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__OCP_NRET_BANK_RETSTATE__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_RETSTATE__MEM_OFF
 *
 * @BRIEF        Memory bank is off when the domain is in the RETENTION 
 *               state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_RETSTATE__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_RETSTATE__MEM_RET
 *
 * @BRIEF        Memory bank is retained when domain is in RETENTION state. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_UNICACHE_RETSTATE__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_RETSTATE__MEM_OFF
 *
 * @BRIEF        Memory bank is off when the domain is in the RETENTION 
 *               state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_RETSTATE__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_RETSTATE__MEM_RET
 *
 * @BRIEF        Memory bank is retained when domain is in RETENTION state. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__DUCATI_L2RAM_RETSTATE__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_RETSTATE__MEM_OFF
 *
 * @BRIEF        Memory bank is off when the domain is in the RETENTION 
 *               state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_RETSTATE__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_RETSTATE__MEM_RET
 *
 * @BRIEF        Memory bank is retained when domain is in RETENTION state. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OCMRAM_RETSTATE__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_RETSTATE__MEM_RET
 *
 * @BRIEF        Memory bank is retained when domain is in RETENTION state. - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__CORE_OTHER_BANK_RETSTATE__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__LOWPOWERSTATECHANGE__DIS
 *
 * @BRIEF        Do not request a low power state change. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__LOWPOWERSTATECHANGE__DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__LOWPOWERSTATECHANGE__EN
 *
 * @BRIEF        Request a low power state change. This bit is automatically 
 *               cleared when the power state is effectively changed or when 
 *               power state is ON. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__LOWPOWERSTATECHANGE__EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__MEMORYCHANGE__DIS
 *
 * @BRIEF        Disable memory change - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__MEMORYCHANGE__DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__MEMORYCHANGE__EN
 *
 * @BRIEF        Enabled memory change state when domain is in the ON state. 
 *               This bit is automatically cleared when the memory state is 
 *               effectively changed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__MEMORYCHANGE__EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__LOGICRETSTATE__LOGIC_OFF
 *
 * @BRIEF        Only retention registers are retained and remaing logic is 
 *               off when the domain is in RETENTION state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__LOGICRETSTATE__LOGIC_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__LOGICRETSTATE__LOGIC_RET
 *
 * @BRIEF        Whole logic is retained when domain is in RETENTION state. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__LOGICRETSTATE__LOGIC_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE__RET
 *
 * @BRIEF        RETENTION state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE__RET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE__INACT
 *
 * @BRIEF        INACTIVE state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE__INACT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE__ON
 *
 * @BRIEF        ON State - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTCTRL__POWERSTATE__ON   0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__INTRANSITION__NO
 *
 * @BRIEF        No on-going transition on power domain - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__INTRANSITION__NO   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__INTRANSITION__ONGOING
 *
 * @BRIEF        Power domain transition is in progress. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__INTRANSITION__ONGOING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST__MEM_OFF
 *
 * @BRIEF        Memory is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST__RESERVED1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST__RESERVED1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST__RESERVED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST__MEM_ON
 *
 * @BRIEF        Memory is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__OCP_NRET_BANK_STATEST__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST__MEM_OFF
 *
 * @BRIEF        Memory is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST__MEM_RET
 *
 * @BRIEF        Memory is RETENTION - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST__RESERVED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST__MEM_ON
 *
 * @BRIEF        Memory is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_UNICACHE_STATEST__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST__MEM_OFF
 *
 * @BRIEF        Memory is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST__MEM_RET
 *
 * @BRIEF        Memory is RETENTION - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST__RESERVED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST__MEM_ON
 *
 * @BRIEF        Memory is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__DUCATI_L2RAM_STATEST__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST__MEM_OFF
 *
 * @BRIEF        Memory is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST__MEM_RET
 *
 * @BRIEF        Memory is RETENTION - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST__RESERVED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST__MEM_ON
 *
 * @BRIEF        Memory is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OCMRAM_STATEST__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST__MEM_OFF
 *
 * @BRIEF        Memory is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST__MEM_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST__MEM_RET
 *
 * @BRIEF        Memory is RETENTION - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST__MEM_RET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST__RESERVED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST__MEM_ON
 *
 * @BRIEF        Memory is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__CORE_OTHER_BANK_STATEST__MEM_ON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__LOGICSTATEST__OFF
 *
 * @BRIEF        Logic in domain is OFF - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__LOGICSTATEST__OFF  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__LOGICSTATEST__ON
 *
 * @BRIEF        Logic in domain is ON - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__LOGICSTATEST__ON   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST__RET
 *
 * @BRIEF        Power domain is in RETENTION - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST__RET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST__INACTIVE
 *
 * @BRIEF        Power domain is ON-INACTIVE - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST__INACTIVE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST__ON
 *
 * @BRIEF        Power domain is ON-ACTIVE - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__PM_CORE_PWRSTST__POWERSTATEST__ON   0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_1_L3_1_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_L3_2_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_GPMC_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_GPMC_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_GPMC_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_GPMC_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTMEM_CORE_OCMRAM__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTMEM_CORE_OCMRAM__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTMEM_CORE_OCMRAM__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTMEM_CORE_OCMRAM__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3_2_OCMC_RAM_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL__RST3__CLEAR
 *
 * @BRIEF        Reset is cleared for DUCATI CACHE & MMU - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST3__CLEAR      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL__RST3__ASSERT
 *
 * @BRIEF        Reset is asserted for the DUCATI CACHE & MMU - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST3__ASSERT     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL__RST2__CLEAR
 *
 * @BRIEF        Reset is cleared for the Ducati Cortex M3 CPU2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST2__CLEAR      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL__RST2__ASSERT
 *
 * @BRIEF        Reset is asserted for the DUCATI Cortex M3 CPU2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST2__ASSERT     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL__RST1__CLEAR
 *
 * @BRIEF        Reset is cleared for the Ducati Cortex M3 CPU1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST1__CLEAR      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTCTRL__RST1__ASSERT
 *
 * @BRIEF        Reset is asserted for the DUCATI Cortex M3 CPU1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTCTRL__RST1__ASSERT     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST2ST__RESET_NO
 *
 * @BRIEF        No icecrusher reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST2ST__RESET_NO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST2ST__RESET_YES
 *
 * @BRIEF        CPU2 has been reset upon icecrusher reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST2ST__RESET_YES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST1ST__RESET_NO
 *
 * @BRIEF        No icecrusher reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST1ST__RESET_NO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST1ST__RESET_YES
 *
 * @BRIEF        CPU1 has been reset upon icecrusher reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__ICECRUSHER_RST1ST__RESET_YES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST2ST__RESET_NO
 *
 * @BRIEF        No emulation reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST2ST__RESET_NO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST2ST__RESET_YES
 *
 * @BRIEF        CPU2  has been reset upon emulation reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST2ST__RESET_YES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST1ST__RESET_NO
 *
 * @BRIEF        No emulation reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST1ST__RESET_NO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST1ST__RESET_YES
 *
 * @BRIEF        CPU1 has been reset upon emulation reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__EMULATION_RST1ST__RESET_YES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__RST3ST__RESET_NO
 *
 * @BRIEF        No SW reset occured - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__RST3ST__RESET_NO   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__RST3ST__RESET_YES
 *
 * @BRIEF        Ducati MMU and CACHE interface has been reset upon SW reset 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__RST3ST__RESET_YES  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__RST2ST__RESET_NO
 *
 * @BRIEF        No SW reset occured - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__RST2ST__RESET_NO   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__RST2ST__RESET_YES
 *
 * @BRIEF        Cortex M3 CPU2  has been reset upon SW reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__RST2ST__RESET_YES  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__RST1ST__RESET_NO
 *
 * @BRIEF        No SW reset occured - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__RST1ST__RESET_NO   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_RSTST__RST1ST__RESET_YES
 *
 * @BRIEF        Cortex M3 CPU1 has been reset upon SW reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_RSTST__RST1ST__RESET_YES  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_L2RAM__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_L2RAM__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_L2RAM__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_L2RAM__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_UNICACHE__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_UNICACHE__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_UNICACHE__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTMEM_DUCATI_UNICACHE__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_DUCATI_DUCATI_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTMEM_CORE_OTHER_BANK__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTMEM_CORE_OTHER_BANK__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTMEM_CORE_OTHER_BANK__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTMEM_CORE_OTHER_BANK__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_SDMA_SDMA_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_NRET_BANK__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_NRET_BANK__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_NRET_BANK__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_NRET_BANK__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_OTHER_BANK__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_OTHER_BANK__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_OTHER_BANK__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTMEM_CORE_OTHER_BANK__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DMM_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_FW_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_1_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_1_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_1_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_1_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_2_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_2_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_2_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_2_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DLL_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DLL_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DLL_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DLL_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_H1_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_H1_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_H1_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_H1_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_H2_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_H2_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_EMIF_H2_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_EMIF_H2_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DLL_H_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DLL_H_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_MEMIF_DLL_H_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_MEMIF_DLL_H_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTMEM_CORE_OTHER_BANK__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTMEM_CORE_OTHER_BANK__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTMEM_CORE_OTHER_BANK__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTMEM_CORE_OTHER_BANK__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_MODEM_ICR_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_D2D_SAD2D_FW_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_L4_CFG_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_HW_SEM_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_HW_SEM_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_HW_SEM_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_HW_SEM_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_MAILBOX_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_MAILBOX_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_MAILBOX_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_MAILBOX_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_SAR_ROM_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_SAR_ROM_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L4CFG_SAR_ROM_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L4CFG_SAR_ROM_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_3_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_INSTR_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_INSTR_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_L3_INSTR_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_L3_INSTR_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTMEM_CORE_NRET_BANK__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTMEM_CORE_NRET_BANK__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTMEM_CORE_NRET_BANK__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTMEM_CORE_NRET_BANK__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_RFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_RFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_RFF__LOST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED
 *
 * @BRIEF        Context has been maintained - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_DFF__MAINTAINED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_DFF__LOST
 *
 * @BRIEF        Context has been lost - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_PRM__RM_L3INSTR_OCP_WP1_CONTEXT__LOSTCONTEXT_DFF__LOST 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __CORE_PRM_CRED_H 
                                                            */
