$date
	Sun Oct 23 09:06:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#751981
b1000 !
1"
#751982
b1000 &
b1000 %
1$
#751983
0"
#751986
b100 &
b100 %
#751990
b10 &
b10 %
#751994
b1 &
b1 %
1#
#751998
b0 &
0#
b0 %
0$
#1776907
b10000 !
1"
#1776910
b10000 &
b10000 %
1$
#1776911
0"
#1776914
b1000 &
b1000 %
#1776918
b100 &
b100 %
#1776922
b10 &
b10 %
#1776926
b1 &
1#
b1 %
#1776930
b0 &
b0 %
0#
0$
#2750049
b10110 !
1"
#2750050
b10110 &
b10110 %
1$
#2750051
0"
#2750054
b1011 &
b1011 %
#2750058
b100010 &
b100010 %
#2750062
b10001 &
b10001 %
#2750066
b110100 &
b110100 %
#2750070
b11010 &
b11010 %
#2750074
b1101 &
b1101 %
#2750078
b101000 &
b101000 %
#2750082
b10100 &
b10100 %
#2750086
b1010 &
b1010 %
#2750090
b101 &
b101 %
#2750094
b10000 &
b10000 %
#2750098
b1000 &
b1000 %
#2750102
b100 &
b100 %
#2750106
b10 &
b10 %
#2750110
b1 &
1#
b1 %
#2750114
b0 &
b0 %
0#
0$
#4500012
