Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Mar 25 18:15:30 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BoardUnit_timing_summary_routed.rpt -pb BoardUnit_timing_summary_routed.pb -rpx BoardUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.314        0.000                      0                  153        0.199        0.000                      0                  153        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.314        0.000                      0                  153        0.199        0.000                      0                  153        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.120ns (27.283%)  route 2.985ns (72.717%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     9.422    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597    15.020    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[25]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.735    debouncerStart/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.120ns (27.283%)  route 2.985ns (72.717%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     9.422    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597    15.020    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[26]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.735    debouncerStart/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.120ns (27.283%)  route 2.985ns (72.717%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     9.422    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597    15.020    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[27]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.735    debouncerStart/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.120ns (27.283%)  route 2.985ns (72.717%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     9.422    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597    15.020    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[28]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.735    debouncerStart/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.120ns (27.282%)  route 2.985ns (72.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     9.422    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598    15.021    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[29]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.736    debouncerStart/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.120ns (27.282%)  route 2.985ns (72.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     9.422    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598    15.021    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[30]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.736    debouncerStart/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.120ns (27.282%)  route 2.985ns (72.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     9.422    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598    15.021    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[31]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.736    debouncerStart/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.120ns (27.461%)  route 2.959ns (72.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.679     9.395    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  debouncerStart/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.590    15.013    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  debouncerStart/deb.count_reg[1]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.728    debouncerStart/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.120ns (27.461%)  route 2.959ns (72.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.679     9.395    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  debouncerStart/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.590    15.013    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  debouncerStart/deb.count_reg[2]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.728    debouncerStart/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.120ns (27.461%)  route 2.959ns (72.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.714     5.317    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  debouncerStart/deb.count_reg[21]/Q
                         net (fo=2, routed)           0.683     6.518    debouncerStart/deb.count_reg_n_0_[21]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  debouncerStart/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           0.815     7.457    debouncerStart/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.609 f  debouncerStart/deb.count[31]_i_4/O
                         net (fo=1, routed)           0.781     8.390    debouncerStart/deb.count[31]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.326     8.716 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.679     9.395    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  debouncerStart/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.590    15.013    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.728    debouncerStart/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/controlUnit/FSM_onehot_currentState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.813%)  route 0.148ns (51.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.596     1.515    dividerSystem/controlUnit/CLK
    SLICE_X4Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]/Q
                         net (fo=5, routed)           0.148     1.804    dividerSystem/controlUnit/shiftAQlink
    SLICE_X5Y82          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.866     2.031    dividerSystem/controlUnit/CLK
    SLICE_X5Y82          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[4]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.075     1.605    dividerSystem/controlUnit/FSM_onehot_currentState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.242%)  route 0.157ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.596     1.515    dividerSystem/controlUnit/CLK
    SLICE_X5Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[1]/Q
                         net (fo=8, routed)           0.157     1.814    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[0]
    SLICE_X4Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     2.030    dividerSystem/controlUnit/CLK
    SLICE_X4Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.075     1.603    dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X1Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/Q
                         net (fo=6, routed)           0.131     1.789    dividerSystem/controlUnit/Q[1]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  dividerSystem/controlUnit/internalValue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    dividerSystem/operativeUnit/shiftRegisterAQ/D[2]
    SLICE_X0Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X0Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[2]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.092     1.621    dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.532%)  route 0.090ns (28.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.596     1.515    dividerSystem/controlUnit/CLK
    SLICE_X4Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[2]/Q
                         net (fo=4, routed)           0.090     1.734    dividerSystem/controlUnit/FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.099     1.833 r  dividerSystem/controlUnit/FSM_onehot_currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    dividerSystem/controlUnit/FSM_onehot_currentState[3]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     2.030    dividerSystem/controlUnit/CLK
    SLICE_X4Y81          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.091     1.606    dividerSystem/controlUnit/FSM_onehot_currentState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayManager/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.468%)  route 0.193ns (50.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          0.193     1.850    displayManager/counter_instance/c_reg[0]_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.048     1.898 r  displayManager/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.898    displayManager/counter_instance/c[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107     1.661    displayManager/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayManager/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.068%)  route 0.193ns (50.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          0.193     1.850    displayManager/counter_instance/c_reg[0]_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  displayManager/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    displayManager/counter_instance/c[1]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091     1.645    displayManager/counter_instance/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.566%)  route 0.175ns (48.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X0Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[3]/Q
                         net (fo=6, routed)           0.175     1.832    dividerSystem/operativeUnit/shiftRegisterAQ/Q[3]
    SLICE_X1Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.877    dividerSystem/operativeUnit/shiftRegisterAQ/p_1_in[4]
    SLICE_X1Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X1Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[4]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.092     1.621    dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debouncerStart/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.514    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  debouncerStart/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  debouncerStart/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.804    debouncerStart/deb.count_reg_n_0_[15]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  debouncerStart/deb.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    debouncerStart/data0[15]
    SLICE_X2Y79          FDRE                                         r  debouncerStart/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.866     2.031    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  debouncerStart/deb.count_reg[15]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    debouncerStart/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debouncerStart/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  debouncerStart/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  debouncerStart/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.803    debouncerStart/deb.count_reg_n_0_[7]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  debouncerStart/deb.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    debouncerStart/data0[7]
    SLICE_X2Y77          FDRE                                         r  debouncerStart/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.864     2.029    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  debouncerStart/deb.count_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    debouncerStart/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debouncerStart/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  debouncerStart/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.806    debouncerStart/deb.count_reg_n_0_[23]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  debouncerStart/deb.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    debouncerStart/data0[23]
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  debouncerStart/deb.count_reg[23]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.650    debouncerStart/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     debouncerStart/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76     debouncerStart/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     debouncerStart/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     debouncerStart/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     debouncerStart/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     debouncerStart/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     debouncerStart/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     debouncerStart/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     debouncerStart/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     debouncerStart/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     debouncerStart/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     debouncerStart/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     debouncerStart/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     debouncerStart/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     debouncerStart/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     debouncerStart/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.032ns  (logic 5.374ns (35.750%)  route 9.658ns (64.250%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.865     5.832    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.152     5.984 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.256     7.240    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.326     7.566 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.619     8.185    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.150     8.335 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.918    11.253    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.032 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.032    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.712ns  (logic 5.124ns (34.833%)  route 9.587ns (65.167%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.865     5.832    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.152     5.984 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.256     7.240    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.326     7.566 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.702     8.268    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.392 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.764    11.156    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.712 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.712    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.437ns  (logic 5.119ns (35.460%)  route 9.317ns (64.540%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.865     5.832    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.152     5.984 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.256     7.240    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.326     7.566 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.619     8.185    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.577    10.886    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.437 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.437    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.357ns  (logic 5.062ns (35.258%)  route 9.295ns (64.742%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.865     5.832    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.152     5.984 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.256     7.240    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.326     7.566 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.917     8.483    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     8.607 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.257    10.864    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.357 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.357    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.299ns  (logic 5.339ns (37.336%)  route 8.960ns (62.664%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.865     5.832    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.152     5.984 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.256     7.240    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.326     7.566 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.702     8.268    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.152     8.420 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.137    10.557    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.299 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.299    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.069ns  (logic 5.130ns (36.460%)  route 8.940ns (63.540%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.865     5.832    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.152     5.984 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.256     7.240    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.326     7.566 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.314     7.881    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.124     8.005 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504    10.509    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.069 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.069    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.653ns  (logic 5.305ns (38.857%)  route 8.348ns (61.143%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           4.865     5.832    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.152     5.984 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.256     7.240    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.326     7.566 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.314     7.881    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.120     8.001 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.913     9.913    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    13.653 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.653    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.949ns  (logic 1.768ns (59.958%)  route 1.181ns (40.042%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=5, routed)           0.485     0.738    dividerSystem/controlUnit/switch_IBUF[1]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.049     0.787 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.117     0.905    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_1
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.112     1.017 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.133     1.150    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.051     1.201 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.445     1.646    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     2.949 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.949    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.084ns  (logic 1.582ns (51.312%)  route 1.501ns (48.688%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  switch_IBUF[2]_inst/O
                         net (fo=5, routed)           0.485     0.738    dividerSystem/controlUnit/switch_IBUF[1]
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.045     0.783 f  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.191     0.974    displayManager/counter_instance/cathodes_OBUF[2]_inst_i_1
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.019 f  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.243     1.262    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045     1.307 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.582     1.889    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.084 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.084    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.687ns (54.366%)  route 1.416ns (45.634%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=5, routed)           0.485     0.738    dividerSystem/controlUnit/switch_IBUF[1]
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.045     0.783 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.191     0.974    displayManager/counter_instance/cathodes_OBUF[2]_inst_i_1
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.019 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.179     1.198    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.043     1.241 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.561     1.802    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.104 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.104    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.146ns  (logic 1.720ns (54.686%)  route 1.425ns (45.314%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=5, routed)           0.485     0.738    dividerSystem/controlUnit/switch_IBUF[1]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.049     0.787 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.117     0.905    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_1
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.112     1.017 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.133     1.150    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.195 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.689     1.884    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.146 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.146    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.244ns  (logic 1.710ns (52.709%)  route 1.534ns (47.291%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=5, routed)           0.485     0.738    dividerSystem/controlUnit/switch_IBUF[1]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.049     0.787 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.117     0.905    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_1
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.112     1.017 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.234     1.251    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.296 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.993    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.244 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.244    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.306ns  (logic 1.644ns (49.724%)  route 1.662ns (50.276%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=5, routed)           0.485     0.738    dividerSystem/controlUnit/switch_IBUF[1]
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.045     0.783 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.191     0.974    displayManager/counter_instance/cathodes_OBUF[2]_inst_i_1
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.019 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.179     1.198    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.243 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.807     2.050    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.306 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.306    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.503ns  (logic 1.799ns (51.364%)  route 1.704ns (48.636%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=5, routed)           0.485     0.738    dividerSystem/controlUnit/switch_IBUF[1]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.049     0.787 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.117     0.905    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_1
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.112     1.017 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.234     1.251    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.046     1.297 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.867     2.164    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     3.503 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.503    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.127ns  (logic 4.865ns (43.721%)  route 6.262ns (56.279%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          1.498     7.271    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.152     7.423 f  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.019     8.442    dividerSystem/operativeUnit/shiftRegisterAQ/anodes_OBUF[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.326     8.768 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     9.596    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.152     9.748 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.918    12.666    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    16.445 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.445    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.540ns  (logic 4.613ns (43.770%)  route 5.927ns (56.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          1.498     7.271    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.152     7.423 f  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.019     8.442    dividerSystem/operativeUnit/shiftRegisterAQ/anodes_OBUF[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.326     8.768 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.646     9.414    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.124     9.538 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.764    12.302    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.858 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.858    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.530ns  (logic 4.608ns (43.764%)  route 5.922ns (56.236%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          1.498     7.271    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.152     7.423 f  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.019     8.442    dividerSystem/operativeUnit/shiftRegisterAQ/anodes_OBUF[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.326     8.768 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     9.596    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     9.720 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.577    12.297    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.848 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.848    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.326ns  (logic 4.619ns (44.727%)  route 5.708ns (55.273%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          1.498     7.271    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.152     7.423 f  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.019     8.442    dividerSystem/operativeUnit/shiftRegisterAQ/anodes_OBUF[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.326     8.768 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.687     9.455    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.124     9.579 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504    12.083    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.644 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.644    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 4.551ns (44.707%)  route 5.629ns (55.293%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    dividerSystem/controlUnit/CLK
    SLICE_X5Y82          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          1.198     6.972    dividerSystem/controlUnit/FSM_onehot_currentState_reg[9]_0[4]
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.124 r  dividerSystem/controlUnit/cathodes_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.256     8.380    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[3]_inst_i_1_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.326     8.706 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.917     9.623    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     9.747 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.257    12.004    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.497 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.497    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 4.826ns (47.658%)  route 5.300ns (52.342%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          1.498     7.271    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.152     7.423 r  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.019     8.442    dividerSystem/operativeUnit/shiftRegisterAQ/anodes_OBUF[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.326     8.768 f  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.646     9.414    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.150     9.564 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.137    11.701    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    15.443 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.443    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 4.828ns (48.553%)  route 5.116ns (51.447%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          1.498     7.271    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.152     7.423 f  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.019     8.442    dividerSystem/operativeUnit/shiftRegisterAQ/anodes_OBUF[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.326     8.768 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.687     9.455    dividerSystem/operativeUnit/shiftRegisterAQ/sel0[3]
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.154     9.609 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.913    11.522    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    15.262 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.262    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.504ns  (logic 4.472ns (47.047%)  route 5.033ns (52.953%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.716     5.319    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 f  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.931     6.669    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.327     6.996 r  displayManager/counter_instance/anodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.102    11.097    anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    14.823 r  anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.823    anodes[6]
    K2                                                                r  anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 4.346ns (52.869%)  route 3.874ns (47.131%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          1.498     7.271    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.152     7.423 r  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           2.376     9.800    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.537 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.537    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 4.365ns (54.498%)  route 3.645ns (45.502%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=15, routed)          0.905     6.679    displayManager/counter_instance/c_reg[0]_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.153     6.832 r  displayManager/counter_instance/anodes_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.740     9.571    anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    13.328 r  anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.328    anodes[7]
    U13                                                               r  anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledDivisionFinished
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.363ns (69.949%)  route 0.586ns (30.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    dividerSystem/controlUnit/CLK
    SLICE_X5Y82          FDRE                                         r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  dividerSystem/controlUnit/FSM_onehot_currentState_reg[8]/Q
                         net (fo=21, routed)          0.586     2.243    ledDivisionFinished_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.465 r  ledDivisionFinished_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    ledDivisionFinished
    M16                                                               r  ledDivisionFinished (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.437ns (73.291%)  route 0.524ns (26.709%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.207     1.866    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.911 r  displayManager/counter_instance/anodes_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           0.316     2.227    anodes_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.478 r  anodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.478    anodes[4]
    P14                                                               r  anodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.503ns (70.618%)  route 0.625ns (29.382%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.143     1.802    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.048     1.850 r  displayManager/counter_instance/anodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.332    anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.646 r  anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.646    anodes[5]
    T14                                                               r  anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.422ns (65.416%)  route 0.752ns (34.584%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.143     1.802    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.045     1.847 r  displayManager/counter_instance/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.455    anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.692 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.692    anodes[1]
    J18                                                               r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.461ns (62.392%)  route 0.881ns (37.608%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.144     1.803    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.045     1.848 r  displayManager/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.736     2.584    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.859 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.859    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.487ns (63.180%)  route 0.867ns (36.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.207     1.866    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.048     1.914 r  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.659     2.573    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.871 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.871    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.439ns (58.364%)  route 1.026ns (41.636%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=12, routed)          0.272     1.931    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.045     1.976 r  displayManager/counter_instance/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.730    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.982 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.982    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.572ns (63.216%)  route 0.915ns (36.784%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.230     1.875    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y82          LUT6 (Prop_lut6_I1_O)        0.099     1.974 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.240     2.215    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.042     2.257 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.701    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     4.004 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.004    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.466ns (58.453%)  route 1.042ns (41.547%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.217     1.863    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.099     1.962 f  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.243     2.204    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045     2.249 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.582     2.832    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.026 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.026    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.571ns (62.146%)  route 0.957ns (37.854%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 f  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=11, routed)          0.217     1.863    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.099     1.962 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.179     2.140    dividerSystem/operativeUnit/shiftRegisterAQ/cathodes[3]_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.043     2.183 r  dividerSystem/operativeUnit/shiftRegisterAQ/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.744    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     4.046 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.046    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[9]
                            (input port)
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.560ns  (logic 1.091ns (16.631%)  route 5.469ns (83.369%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switch[9] (IN)
                         net (fo=0)                   0.000     0.000    switch[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switch_IBUF[9]_inst/O
                         net (fo=5, routed)           5.469     6.436    dividerSystem/controlUnit/switch_IBUF[4]
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124     6.560 r  dividerSystem/controlUnit/internalValue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.560    dividerSystem/operativeUnit/shiftRegisterAQ/D[1]
    SLICE_X1Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595     5.018    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X1Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/C

Slack:                    inf
  Source:                 switch[8]
                            (input port)
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.043ns  (logic 1.106ns (18.305%)  route 4.936ns (81.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switch[8] (IN)
                         net (fo=0)                   0.000     0.000    switch[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switch_IBUF[8]_inst/O
                         net (fo=2, routed)           4.936     5.919    dividerSystem/controlUnit/switch_IBUF[3]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     6.043 r  dividerSystem/controlUnit/internalValue[0]_i_1/O
                         net (fo=1, routed)           0.000     6.043    dividerSystem/operativeUnit/shiftRegisterAQ/D[0]
    SLICE_X4Y82          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595     5.018    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X4Y82          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 1.610ns (36.760%)  route 2.769ns (63.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.063     3.549    debouncerStart/btnReset_IBUF
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     4.379    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598     5.021    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[29]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 1.610ns (36.760%)  route 2.769ns (63.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.063     3.549    debouncerStart/btnReset_IBUF
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     4.379    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598     5.021    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[30]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 1.610ns (36.760%)  route 2.769ns (63.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.063     3.549    debouncerStart/btnReset_IBUF
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     4.379    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598     5.021    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  debouncerStart/deb.count_reg[31]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 1.610ns (36.761%)  route 2.769ns (63.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.063     3.549    debouncerStart/btnReset_IBUF
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     4.379    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597     5.020    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[25]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 1.610ns (36.761%)  route 2.769ns (63.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.063     3.549    debouncerStart/btnReset_IBUF
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     4.379    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597     5.020    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[26]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 1.610ns (36.761%)  route 2.769ns (63.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.063     3.549    debouncerStart/btnReset_IBUF
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     4.379    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597     5.020    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[27]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 1.610ns (36.761%)  route 2.769ns (63.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.063     3.549    debouncerStart/btnReset_IBUF
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.706     4.379    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597     5.020    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  debouncerStart/deb.count_reg[28]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 1.610ns (36.986%)  route 2.743ns (63.014%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.063     3.549    debouncerStart/btnReset_IBUF
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  debouncerStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.679     4.352    debouncerStart/deb.count[31]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  debouncerStart/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.590     5.013    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  debouncerStart/deb.count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            dividerSystem/operativeUnit/registerM/internalValue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.253ns (36.587%)  route 0.438ns (63.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=5, routed)           0.438     0.691    dividerSystem/operativeUnit/registerM/switch_IBUF[2]
    SLICE_X3Y82          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    dividerSystem/operativeUnit/registerM/CLK
    SLICE_X3Y82          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[2]/C

Slack:                    inf
  Source:                 btnStart
                            (input port)
  Destination:            debouncerStart/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.289ns (35.696%)  route 0.521ns (64.304%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnStart (IN)
                         net (fo=0)                   0.000     0.000    btnStart
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnStart_IBUF_inst/O
                         net (fo=3, routed)           0.521     0.766    debouncerStart/btnStart_IBUF
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.045     0.811 r  debouncerStart/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.811    debouncerStart/BTN_state__0[1]
    SLICE_X4Y80          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.864     2.029    debouncerStart/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 btnStart
                            (input port)
  Destination:            debouncerStart/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.289ns (35.527%)  route 0.525ns (64.473%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnStart (IN)
                         net (fo=0)                   0.000     0.000    btnStart
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnStart_IBUF_inst/O
                         net (fo=3, routed)           0.525     0.770    debouncerStart/btnStart_IBUF
    SLICE_X4Y80          LUT6 (Prop_lut6_I3_O)        0.045     0.815 r  debouncerStart/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.815    debouncerStart/CLEARED_BTN_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  debouncerStart/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.864     2.029    debouncerStart/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  debouncerStart/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            dividerSystem/operativeUnit/registerM/internalValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.247ns (29.808%)  route 0.583ns (70.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[1]_inst/O
                         net (fo=5, routed)           0.583     0.830    dividerSystem/operativeUnit/registerM/switch_IBUF[1]
    SLICE_X3Y82          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    dividerSystem/operativeUnit/registerM/CLK
    SLICE_X3Y82          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            displayManager/counter_instance/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.254ns (30.089%)  route 0.589ns (69.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=53, routed)          0.589     0.843    displayManager/counter_instance/btnReset_IBUF
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            displayManager/counter_instance/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.254ns (30.089%)  route 0.589ns (69.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=53, routed)          0.589     0.843    displayManager/counter_instance/btnReset_IBUF
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            dividerSystem/operativeUnit/registerM/internalValue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.245ns (28.810%)  route 0.605ns (71.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[3]_inst/O
                         net (fo=5, routed)           0.605     0.850    dividerSystem/operativeUnit/registerM/switch_IBUF[3]
    SLICE_X3Y82          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    dividerSystem/operativeUnit/registerM/CLK
    SLICE_X3Y82          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[3]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            dividerSystem/operativeUnit/registerM/internalValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.245ns (28.726%)  route 0.609ns (71.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           0.609     0.854    dividerSystem/operativeUnit/registerM/switch_IBUF[0]
    SLICE_X3Y82          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    dividerSystem/operativeUnit/registerM/CLK
    SLICE_X3Y82          FDRE                                         r  dividerSystem/operativeUnit/registerM/internalValue_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.254ns (28.850%)  route 0.625ns (71.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=53, routed)          0.625     0.879    dividerSystem/operativeUnit/shiftRegisterAQ/btnReset_IBUF
    SLICE_X3Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X3Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[8]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.254ns (28.395%)  route 0.639ns (71.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=53, routed)          0.639     0.893    dividerSystem/operativeUnit/shiftRegisterAQ/btnReset_IBUF
    SLICE_X1Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    dividerSystem/operativeUnit/shiftRegisterAQ/CLK
    SLICE_X1Y81          FDRE                                         r  dividerSystem/operativeUnit/shiftRegisterAQ/internalValue_reg[1]/C





