
build/debug/sensor_measurement_card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000174c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080018d4  080018d4  000028d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018ec  080018ec  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080018ec  080018ec  000028ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080018f4  080018f4  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018f4  080018f4  000028f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080018f8  080018f8  000028f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080018fc  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000300c  2**0
                  CONTENTS
 10 .bss          00000188  2000000c  2000000c  0000300c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000194  20000194  0000300c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 13 .comment      00000026  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000d22c  00000000  00000000  00003062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000220d  00000000  00000000  0001028e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 000067a4  00000000  00000000  0001249b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000a38  00000000  00000000  00018c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000007b9  00000000  00000000  00019678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a115  00000000  00000000  00019e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000037ee  00000000  00000000  00023f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001864  00000000  00000000  00027734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000110  00000000  00000000  00028f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4803      	ldr	r0, [pc, #12]	@ (8000198 <deregister_tm_clones+0x10>)
 800018a:	4b04      	ldr	r3, [pc, #16]	@ (800019c <deregister_tm_clones+0x14>)
 800018c:	4283      	cmp	r3, r0
 800018e:	d002      	beq.n	8000196 <deregister_tm_clones+0xe>
 8000190:	4b03      	ldr	r3, [pc, #12]	@ (80001a0 <deregister_tm_clones+0x18>)
 8000192:	b103      	cbz	r3, 8000196 <deregister_tm_clones+0xe>
 8000194:	4718      	bx	r3
 8000196:	4770      	bx	lr
 8000198:	2000000c 	.word	0x2000000c
 800019c:	2000000c 	.word	0x2000000c
 80001a0:	00000000 	.word	0x00000000

080001a4 <register_tm_clones>:
 80001a4:	4805      	ldr	r0, [pc, #20]	@ (80001bc <register_tm_clones+0x18>)
 80001a6:	4b06      	ldr	r3, [pc, #24]	@ (80001c0 <register_tm_clones+0x1c>)
 80001a8:	1a1b      	subs	r3, r3, r0
 80001aa:	0fd9      	lsrs	r1, r3, #31
 80001ac:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80001b0:	1049      	asrs	r1, r1, #1
 80001b2:	d002      	beq.n	80001ba <register_tm_clones+0x16>
 80001b4:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <register_tm_clones+0x20>)
 80001b6:	b103      	cbz	r3, 80001ba <register_tm_clones+0x16>
 80001b8:	4718      	bx	r3
 80001ba:	4770      	bx	lr
 80001bc:	2000000c 	.word	0x2000000c
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	00000000 	.word	0x00000000

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c06      	ldr	r4, [pc, #24]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b943      	cbnz	r3, 80001e2 <__do_global_dtors_aux+0x1a>
 80001d0:	f7ff ffda 	bl	8000188 <deregister_tm_clones>
 80001d4:	4b04      	ldr	r3, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	b113      	cbz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d8:	4804      	ldr	r0, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x24>)
 80001da:	f3af 8000 	nop.w
 80001de:	2301      	movs	r3, #1
 80001e0:	7023      	strb	r3, [r4, #0]
 80001e2:	bd10      	pop	{r4, pc}
 80001e4:	2000000c 	.word	0x2000000c
 80001e8:	00000000 	.word	0x00000000
 80001ec:	080018bc 	.word	0x080018bc

080001f0 <frame_dummy>:
 80001f0:	b508      	push	{r3, lr}
 80001f2:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <frame_dummy+0x14>)
 80001f4:	b11b      	cbz	r3, 80001fe <frame_dummy+0xe>
 80001f6:	4904      	ldr	r1, [pc, #16]	@ (8000208 <frame_dummy+0x18>)
 80001f8:	4804      	ldr	r0, [pc, #16]	@ (800020c <frame_dummy+0x1c>)
 80001fa:	f3af 8000 	nop.w
 80001fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000202:	e7cf      	b.n	80001a4 <register_tm_clones>
 8000204:	00000000 	.word	0x00000000
 8000208:	20000010 	.word	0x20000010
 800020c:	080018bc 	.word	0x080018bc

08000210 <__libc_init_array>:
 8000210:	b570      	push	{r4, r5, r6, lr}
 8000212:	4b0f      	ldr	r3, [pc, #60]	@ (8000250 <__libc_init_array+0x40>)
 8000214:	4d0f      	ldr	r5, [pc, #60]	@ (8000254 <__libc_init_array+0x44>)
 8000216:	42ab      	cmp	r3, r5
 8000218:	eba3 0605 	sub.w	r6, r3, r5
 800021c:	d007      	beq.n	800022e <__libc_init_array+0x1e>
 800021e:	10b6      	asrs	r6, r6, #2
 8000220:	2400      	movs	r4, #0
 8000222:	f855 3b04 	ldr.w	r3, [r5], #4
 8000226:	3401      	adds	r4, #1
 8000228:	4798      	blx	r3
 800022a:	42a6      	cmp	r6, r4
 800022c:	d8f9      	bhi.n	8000222 <__libc_init_array+0x12>
 800022e:	f001 fb45 	bl	80018bc <_init>
 8000232:	4d09      	ldr	r5, [pc, #36]	@ (8000258 <__libc_init_array+0x48>)
 8000234:	4b09      	ldr	r3, [pc, #36]	@ (800025c <__libc_init_array+0x4c>)
 8000236:	1b5e      	subs	r6, r3, r5
 8000238:	42ab      	cmp	r3, r5
 800023a:	ea4f 06a6 	mov.w	r6, r6, asr #2
 800023e:	d006      	beq.n	800024e <__libc_init_array+0x3e>
 8000240:	2400      	movs	r4, #0
 8000242:	f855 3b04 	ldr.w	r3, [r5], #4
 8000246:	3401      	adds	r4, #1
 8000248:	4798      	blx	r3
 800024a:	42a6      	cmp	r6, r4
 800024c:	d8f9      	bhi.n	8000242 <__libc_init_array+0x32>
 800024e:	bd70      	pop	{r4, r5, r6, pc}
 8000250:	080018f4 	.word	0x080018f4
 8000254:	080018f4 	.word	0x080018f4
 8000258:	080018f4 	.word	0x080018f4
 800025c:	080018f8 	.word	0x080018f8

08000260 <memset>:
 8000260:	0783      	lsls	r3, r0, #30
 8000262:	b530      	push	{r4, r5, lr}
 8000264:	d047      	beq.n	80002f6 <memset+0x96>
 8000266:	1e54      	subs	r4, r2, #1
 8000268:	2a00      	cmp	r2, #0
 800026a:	d03e      	beq.n	80002ea <memset+0x8a>
 800026c:	b2ca      	uxtb	r2, r1
 800026e:	4603      	mov	r3, r0
 8000270:	e001      	b.n	8000276 <memset+0x16>
 8000272:	3c01      	subs	r4, #1
 8000274:	d339      	bcc.n	80002ea <memset+0x8a>
 8000276:	f803 2b01 	strb.w	r2, [r3], #1
 800027a:	079d      	lsls	r5, r3, #30
 800027c:	d1f9      	bne.n	8000272 <memset+0x12>
 800027e:	2c03      	cmp	r4, #3
 8000280:	d92c      	bls.n	80002dc <memset+0x7c>
 8000282:	b2cd      	uxtb	r5, r1
 8000284:	eb05 2505 	add.w	r5, r5, r5, lsl #8
 8000288:	2c0f      	cmp	r4, #15
 800028a:	eb05 4505 	add.w	r5, r5, r5, lsl #16
 800028e:	d935      	bls.n	80002fc <memset+0x9c>
 8000290:	f1a4 0210 	sub.w	r2, r4, #16
 8000294:	f022 0c0f 	bic.w	ip, r2, #15
 8000298:	f103 0e10 	add.w	lr, r3, #16
 800029c:	44e6      	add	lr, ip
 800029e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 80002a2:	461a      	mov	r2, r3
 80002a4:	e9c2 5500 	strd	r5, r5, [r2]
 80002a8:	e9c2 5502 	strd	r5, r5, [r2, #8]
 80002ac:	3210      	adds	r2, #16
 80002ae:	4572      	cmp	r2, lr
 80002b0:	d1f8      	bne.n	80002a4 <memset+0x44>
 80002b2:	f10c 0201 	add.w	r2, ip, #1
 80002b6:	f014 0f0c 	tst.w	r4, #12
 80002ba:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 80002be:	f004 0c0f 	and.w	ip, r4, #15
 80002c2:	d013      	beq.n	80002ec <memset+0x8c>
 80002c4:	f1ac 0304 	sub.w	r3, ip, #4
 80002c8:	f023 0303 	bic.w	r3, r3, #3
 80002cc:	3304      	adds	r3, #4
 80002ce:	4413      	add	r3, r2
 80002d0:	f842 5b04 	str.w	r5, [r2], #4
 80002d4:	4293      	cmp	r3, r2
 80002d6:	d1fb      	bne.n	80002d0 <memset+0x70>
 80002d8:	f00c 0403 	and.w	r4, ip, #3
 80002dc:	b12c      	cbz	r4, 80002ea <memset+0x8a>
 80002de:	b2c9      	uxtb	r1, r1
 80002e0:	441c      	add	r4, r3
 80002e2:	f803 1b01 	strb.w	r1, [r3], #1
 80002e6:	42a3      	cmp	r3, r4
 80002e8:	d1fb      	bne.n	80002e2 <memset+0x82>
 80002ea:	bd30      	pop	{r4, r5, pc}
 80002ec:	4664      	mov	r4, ip
 80002ee:	4613      	mov	r3, r2
 80002f0:	2c00      	cmp	r4, #0
 80002f2:	d1f4      	bne.n	80002de <memset+0x7e>
 80002f4:	e7f9      	b.n	80002ea <memset+0x8a>
 80002f6:	4603      	mov	r3, r0
 80002f8:	4614      	mov	r4, r2
 80002fa:	e7c0      	b.n	800027e <memset+0x1e>
 80002fc:	461a      	mov	r2, r3
 80002fe:	46a4      	mov	ip, r4
 8000300:	e7e0      	b.n	80002c4 <memset+0x64>
 8000302:	bf00      	nop

08000304 <__aeabi_uldivmod>:
 8000304:	b953      	cbnz	r3, 800031c <__aeabi_uldivmod+0x18>
 8000306:	b94a      	cbnz	r2, 800031c <__aeabi_uldivmod+0x18>
 8000308:	2900      	cmp	r1, #0
 800030a:	bf08      	it	eq
 800030c:	2800      	cmpeq	r0, #0
 800030e:	bf1c      	itt	ne
 8000310:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000314:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000318:	f000 b96a 	b.w	80005f0 <__aeabi_idiv0>
 800031c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000320:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000324:	f000 f806 	bl	8000334 <__udivmoddi4>
 8000328:	f8dd e004 	ldr.w	lr, [sp, #4]
 800032c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000330:	b004      	add	sp, #16
 8000332:	4770      	bx	lr

08000334 <__udivmoddi4>:
 8000334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000338:	9d08      	ldr	r5, [sp, #32]
 800033a:	460e      	mov	r6, r1
 800033c:	4604      	mov	r4, r0
 800033e:	460f      	mov	r7, r1
 8000340:	2b00      	cmp	r3, #0
 8000342:	d14a      	bne.n	80003da <__udivmoddi4+0xa6>
 8000344:	4694      	mov	ip, r2
 8000346:	458c      	cmp	ip, r1
 8000348:	fab2 f282 	clz	r2, r2
 800034c:	d960      	bls.n	8000410 <__udivmoddi4+0xdc>
 800034e:	b142      	cbz	r2, 8000362 <__udivmoddi4+0x2e>
 8000350:	f1c2 0320 	rsb	r3, r2, #32
 8000354:	4097      	lsls	r7, r2
 8000356:	fa20 f303 	lsr.w	r3, r0, r3
 800035a:	fa0c fc02 	lsl.w	ip, ip, r2
 800035e:	431f      	orrs	r7, r3
 8000360:	4094      	lsls	r4, r2
 8000362:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000366:	fa1f f68c 	uxth.w	r6, ip
 800036a:	fbb7 f1fe 	udiv	r1, r7, lr
 800036e:	0c23      	lsrs	r3, r4, #16
 8000370:	fb0e 7711 	mls	r7, lr, r1, r7
 8000374:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8000378:	fb01 f006 	mul.w	r0, r1, r6
 800037c:	4298      	cmp	r0, r3
 800037e:	d90a      	bls.n	8000396 <__udivmoddi4+0x62>
 8000380:	eb1c 0303 	adds.w	r3, ip, r3
 8000384:	f101 37ff 	add.w	r7, r1, #4294967295	@ 0xffffffff
 8000388:	f080 8115 	bcs.w	80005b6 <__udivmoddi4+0x282>
 800038c:	4298      	cmp	r0, r3
 800038e:	f240 8112 	bls.w	80005b6 <__udivmoddi4+0x282>
 8000392:	3902      	subs	r1, #2
 8000394:	4463      	add	r3, ip
 8000396:	1a1b      	subs	r3, r3, r0
 8000398:	b2a4      	uxth	r4, r4
 800039a:	fbb3 f0fe 	udiv	r0, r3, lr
 800039e:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003a6:	fb00 f606 	mul.w	r6, r0, r6
 80003aa:	42a6      	cmp	r6, r4
 80003ac:	d90a      	bls.n	80003c4 <__udivmoddi4+0x90>
 80003ae:	eb1c 0404 	adds.w	r4, ip, r4
 80003b2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80003b6:	f080 8100 	bcs.w	80005ba <__udivmoddi4+0x286>
 80003ba:	42a6      	cmp	r6, r4
 80003bc:	f240 80fd 	bls.w	80005ba <__udivmoddi4+0x286>
 80003c0:	4464      	add	r4, ip
 80003c2:	3802      	subs	r0, #2
 80003c4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003c8:	1ba4      	subs	r4, r4, r6
 80003ca:	2100      	movs	r1, #0
 80003cc:	b11d      	cbz	r5, 80003d6 <__udivmoddi4+0xa2>
 80003ce:	40d4      	lsrs	r4, r2
 80003d0:	2300      	movs	r3, #0
 80003d2:	e9c5 4300 	strd	r4, r3, [r5]
 80003d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003da:	428b      	cmp	r3, r1
 80003dc:	d905      	bls.n	80003ea <__udivmoddi4+0xb6>
 80003de:	b10d      	cbz	r5, 80003e4 <__udivmoddi4+0xb0>
 80003e0:	e9c5 0100 	strd	r0, r1, [r5]
 80003e4:	2100      	movs	r1, #0
 80003e6:	4608      	mov	r0, r1
 80003e8:	e7f5      	b.n	80003d6 <__udivmoddi4+0xa2>
 80003ea:	fab3 f183 	clz	r1, r3
 80003ee:	2900      	cmp	r1, #0
 80003f0:	d146      	bne.n	8000480 <__udivmoddi4+0x14c>
 80003f2:	42b3      	cmp	r3, r6
 80003f4:	d302      	bcc.n	80003fc <__udivmoddi4+0xc8>
 80003f6:	4282      	cmp	r2, r0
 80003f8:	f200 80f5 	bhi.w	80005e6 <__udivmoddi4+0x2b2>
 80003fc:	1a84      	subs	r4, r0, r2
 80003fe:	eb66 0203 	sbc.w	r2, r6, r3
 8000402:	2001      	movs	r0, #1
 8000404:	4617      	mov	r7, r2
 8000406:	2d00      	cmp	r5, #0
 8000408:	d0e5      	beq.n	80003d6 <__udivmoddi4+0xa2>
 800040a:	e9c5 4700 	strd	r4, r7, [r5]
 800040e:	e7e2      	b.n	80003d6 <__udivmoddi4+0xa2>
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8093 	bne.w	800053c <__udivmoddi4+0x208>
 8000416:	eba1 030c 	sub.w	r3, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2101      	movs	r1, #1
 8000424:	fbb3 f6f7 	udiv	r6, r3, r7
 8000428:	fb07 3016 	mls	r0, r7, r6, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000432:	fb0e f006 	mul.w	r0, lr, r6
 8000436:	4298      	cmp	r0, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x118>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f106 38ff 	add.w	r8, r6, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x116>
 8000444:	4298      	cmp	r0, r3
 8000446:	f200 80d0 	bhi.w	80005ea <__udivmoddi4+0x2b6>
 800044a:	4646      	mov	r6, r8
 800044c:	1a1b      	subs	r3, r3, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f0f7 	udiv	r0, r3, r7
 8000454:	fb07 3310 	mls	r3, r7, r0, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x142>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x140>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80b6 	bhi.w	80005e0 <__udivmoddi4+0x2ac>
 8000474:	4618      	mov	r0, r3
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800047e:	e7a5      	b.n	80003cc <__udivmoddi4+0x98>
 8000480:	f1c1 0720 	rsb	r7, r1, #32
 8000484:	408b      	lsls	r3, r1
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa06 fe01 	lsl.w	lr, r6, r1
 8000492:	fa20 f407 	lsr.w	r4, r0, r7
 8000496:	fa26 f307 	lsr.w	r3, r6, r7
 800049a:	ea44 040e 	orr.w	r4, r4, lr
 800049e:	fa00 f801 	lsl.w	r8, r0, r1
 80004a2:	ea4f 401c 	mov.w	r0, ip, lsr #16
 80004a6:	ea4f 4914 	mov.w	r9, r4, lsr #16
 80004aa:	fbb3 fef0 	udiv	lr, r3, r0
 80004ae:	fa1f f68c 	uxth.w	r6, ip
 80004b2:	fb00 331e 	mls	r3, r0, lr, r3
 80004b6:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 80004ba:	fb0e f906 	mul.w	r9, lr, r6
 80004be:	4599      	cmp	r9, r3
 80004c0:	fa02 f201 	lsl.w	r2, r2, r1
 80004c4:	d90b      	bls.n	80004de <__udivmoddi4+0x1aa>
 80004c6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ca:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80004ce:	f080 8085 	bcs.w	80005dc <__udivmoddi4+0x2a8>
 80004d2:	4599      	cmp	r9, r3
 80004d4:	f240 8082 	bls.w	80005dc <__udivmoddi4+0x2a8>
 80004d8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004dc:	4463      	add	r3, ip
 80004de:	eba3 0909 	sub.w	r9, r3, r9
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb9 f3f0 	udiv	r3, r9, r0
 80004e8:	fb00 9913 	mls	r9, r0, r3, r9
 80004ec:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 80004f0:	fb03 f606 	mul.w	r6, r3, r6
 80004f4:	42a6      	cmp	r6, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x1d6>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000500:	d268      	bcs.n	80005d4 <__udivmoddi4+0x2a0>
 8000502:	42a6      	cmp	r6, r4
 8000504:	d966      	bls.n	80005d4 <__udivmoddi4+0x2a0>
 8000506:	3b02      	subs	r3, #2
 8000508:	4464      	add	r4, ip
 800050a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800050e:	1ba4      	subs	r4, r4, r6
 8000510:	fba0 e602 	umull	lr, r6, r0, r2
 8000514:	42b4      	cmp	r4, r6
 8000516:	4673      	mov	r3, lr
 8000518:	46b1      	mov	r9, r6
 800051a:	d352      	bcc.n	80005c2 <__udivmoddi4+0x28e>
 800051c:	d04f      	beq.n	80005be <__udivmoddi4+0x28a>
 800051e:	b15d      	cbz	r5, 8000538 <__udivmoddi4+0x204>
 8000520:	ebb8 0203 	subs.w	r2, r8, r3
 8000524:	eb64 0409 	sbc.w	r4, r4, r9
 8000528:	fa04 f707 	lsl.w	r7, r4, r7
 800052c:	fa22 f301 	lsr.w	r3, r2, r1
 8000530:	431f      	orrs	r7, r3
 8000532:	40cc      	lsrs	r4, r1
 8000534:	e9c5 7400 	strd	r7, r4, [r5]
 8000538:	2100      	movs	r1, #0
 800053a:	e74c      	b.n	80003d6 <__udivmoddi4+0xa2>
 800053c:	f1c2 0120 	rsb	r1, r2, #32
 8000540:	fa20 f301 	lsr.w	r3, r0, r1
 8000544:	fa0c fc02 	lsl.w	ip, ip, r2
 8000548:	fa26 f101 	lsr.w	r1, r6, r1
 800054c:	4096      	lsls	r6, r2
 800054e:	4333      	orrs	r3, r6
 8000550:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000554:	fa1f fe8c 	uxth.w	lr, ip
 8000558:	fbb1 f0f7 	udiv	r0, r1, r7
 800055c:	fb07 1610 	mls	r6, r7, r0, r1
 8000560:	0c19      	lsrs	r1, r3, #16
 8000562:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 8000566:	fb00 f60e 	mul.w	r6, r0, lr
 800056a:	428e      	cmp	r6, r1
 800056c:	fa04 f402 	lsl.w	r4, r4, r2
 8000570:	d908      	bls.n	8000584 <__udivmoddi4+0x250>
 8000572:	eb1c 0101 	adds.w	r1, ip, r1
 8000576:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 800057a:	d22d      	bcs.n	80005d8 <__udivmoddi4+0x2a4>
 800057c:	428e      	cmp	r6, r1
 800057e:	d92b      	bls.n	80005d8 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4461      	add	r1, ip
 8000584:	1b89      	subs	r1, r1, r6
 8000586:	b29b      	uxth	r3, r3
 8000588:	fbb1 f6f7 	udiv	r6, r1, r7
 800058c:	fb07 1116 	mls	r1, r7, r6, r1
 8000590:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000594:	fb06 f10e 	mul.w	r1, r6, lr
 8000598:	4299      	cmp	r1, r3
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x27a>
 800059c:	eb1c 0303 	adds.w	r3, ip, r3
 80005a0:	f106 38ff 	add.w	r8, r6, #4294967295	@ 0xffffffff
 80005a4:	d214      	bcs.n	80005d0 <__udivmoddi4+0x29c>
 80005a6:	4299      	cmp	r1, r3
 80005a8:	d912      	bls.n	80005d0 <__udivmoddi4+0x29c>
 80005aa:	3e02      	subs	r6, #2
 80005ac:	4463      	add	r3, ip
 80005ae:	1a5b      	subs	r3, r3, r1
 80005b0:	ea46 4100 	orr.w	r1, r6, r0, lsl #16
 80005b4:	e736      	b.n	8000424 <__udivmoddi4+0xf0>
 80005b6:	4639      	mov	r1, r7
 80005b8:	e6ed      	b.n	8000396 <__udivmoddi4+0x62>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e702      	b.n	80003c4 <__udivmoddi4+0x90>
 80005be:	45f0      	cmp	r8, lr
 80005c0:	d2ad      	bcs.n	800051e <__udivmoddi4+0x1ea>
 80005c2:	ebbe 0302 	subs.w	r3, lr, r2
 80005c6:	eb66 060c 	sbc.w	r6, r6, ip
 80005ca:	3801      	subs	r0, #1
 80005cc:	46b1      	mov	r9, r6
 80005ce:	e7a6      	b.n	800051e <__udivmoddi4+0x1ea>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ec      	b.n	80005ae <__udivmoddi4+0x27a>
 80005d4:	4603      	mov	r3, r0
 80005d6:	e798      	b.n	800050a <__udivmoddi4+0x1d6>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d3      	b.n	8000584 <__udivmoddi4+0x250>
 80005dc:	46d6      	mov	lr, sl
 80005de:	e77e      	b.n	80004de <__udivmoddi4+0x1aa>
 80005e0:	4464      	add	r4, ip
 80005e2:	3802      	subs	r0, #2
 80005e4:	e747      	b.n	8000476 <__udivmoddi4+0x142>
 80005e6:	4608      	mov	r0, r1
 80005e8:	e70d      	b.n	8000406 <__udivmoddi4+0xd2>
 80005ea:	3e02      	subs	r6, #2
 80005ec:	4463      	add	r3, ip
 80005ee:	e72d      	b.n	800044c <__udivmoddi4+0x118>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80005f4:	b508      	push	{r3, lr}
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80005f6:	480b      	ldr	r0, [pc, #44]	@ (8000624 <MX_CAN1_Init+0x30>)
 80005f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000628 <MX_CAN1_Init+0x34>)
 80005fa:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 16;
 80005fc:	2310      	movs	r3, #16
 80005fe:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000600:	2300      	movs	r3, #0
 8000602:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000604:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000606:	6103      	str	r3, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000608:	6143      	str	r3, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800060a:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800060c:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800060e:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000610:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000612:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000614:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000616:	f000 f9fb 	bl	8000a10 <HAL_CAN_Init>
 800061a:	b900      	cbnz	r0, 800061e <MX_CAN1_Init+0x2a>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800061c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800061e:	f000 f885 	bl	800072c <Error_Handler>
}
 8000622:	e7fb      	b.n	800061c <MX_CAN1_Init+0x28>
 8000624:	20000028 	.word	0x20000028
 8000628:	40006400 	.word	0x40006400

0800062c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800062c:	b500      	push	{lr}
 800062e:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000630:	2300      	movs	r3, #0
 8000632:	9303      	str	r3, [sp, #12]
 8000634:	9304      	str	r3, [sp, #16]
 8000636:	9305      	str	r3, [sp, #20]
 8000638:	9306      	str	r3, [sp, #24]
 800063a:	9307      	str	r3, [sp, #28]
  if(canHandle->Instance==CAN1)
 800063c:	6802      	ldr	r2, [r0, #0]
 800063e:	4b15      	ldr	r3, [pc, #84]	@ (8000694 <HAL_CAN_MspInit+0x68>)
 8000640:	429a      	cmp	r2, r3
 8000642:	d002      	beq.n	800064a <HAL_CAN_MspInit+0x1e>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000644:	b009      	add	sp, #36	@ 0x24
 8000646:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 800064a:	2100      	movs	r1, #0
 800064c:	9101      	str	r1, [sp, #4]
 800064e:	f503 33ea 	add.w	r3, r3, #119808	@ 0x1d400
 8000652:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000654:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8000658:	641a      	str	r2, [r3, #64]	@ 0x40
 800065a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800065c:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 8000660:	9201      	str	r2, [sp, #4]
 8000662:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000664:	9102      	str	r1, [sp, #8]
 8000666:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000668:	f042 0201 	orr.w	r2, r2, #1
 800066c:	631a      	str	r2, [r3, #48]	@ 0x30
 800066e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000670:	f003 0301 	and.w	r3, r3, #1
 8000674:	9302      	str	r3, [sp, #8]
 8000676:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000678:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800067c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800067e:	2302      	movs	r3, #2
 8000680:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000682:	2303      	movs	r3, #3
 8000684:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000686:	2309      	movs	r3, #9
 8000688:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	a903      	add	r1, sp, #12
 800068c:	4802      	ldr	r0, [pc, #8]	@ (8000698 <HAL_CAN_MspInit+0x6c>)
 800068e:	f000 facf 	bl	8000c30 <HAL_GPIO_Init>
}
 8000692:	e7d7      	b.n	8000644 <HAL_CAN_MspInit+0x18>
 8000694:	40006400 	.word	0x40006400
 8000698:	40020000 	.word	0x40020000

0800069c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800069c:	b530      	push	{r4, r5, lr}
 800069e:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a0:	2400      	movs	r4, #0
 80006a2:	9405      	str	r4, [sp, #20]
 80006a4:	9406      	str	r4, [sp, #24]
 80006a6:	9407      	str	r4, [sp, #28]
 80006a8:	9408      	str	r4, [sp, #32]
 80006aa:	9409      	str	r4, [sp, #36]	@ 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ac:	9401      	str	r4, [sp, #4]
 80006ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000724 <MX_GPIO_Init+0x88>)
 80006b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80006b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80006b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006ba:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80006be:	9201      	str	r2, [sp, #4]
 80006c0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006c2:	9402      	str	r4, [sp, #8]
 80006c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006c6:	f042 0204 	orr.w	r2, r2, #4
 80006ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80006cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006ce:	f002 0204 	and.w	r2, r2, #4
 80006d2:	9202      	str	r2, [sp, #8]
 80006d4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	9403      	str	r4, [sp, #12]
 80006d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006da:	f042 0201 	orr.w	r2, r2, #1
 80006de:	631a      	str	r2, [r3, #48]	@ 0x30
 80006e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006e2:	f002 0201 	and.w	r2, r2, #1
 80006e6:	9203      	str	r2, [sp, #12]
 80006e8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ea:	9404      	str	r4, [sp, #16]
 80006ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006ee:	f042 0202 	orr.w	r2, r2, #2
 80006f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0302 	and.w	r3, r3, #2
 80006fa:	9304      	str	r3, [sp, #16]
 80006fc:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80006fe:	4d0a      	ldr	r5, [pc, #40]	@ (8000728 <MX_GPIO_Init+0x8c>)
 8000700:	4622      	mov	r2, r4
 8000702:	2110      	movs	r1, #16
 8000704:	4628      	mov	r0, r5
 8000706:	f000 fb89 	bl	8000e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800070a:	2310      	movs	r3, #16
 800070c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070e:	2301      	movs	r3, #1
 8000710:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000712:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000714:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000716:	a905      	add	r1, sp, #20
 8000718:	4628      	mov	r0, r5
 800071a:	f000 fa89 	bl	8000c30 <HAL_GPIO_Init>

}
 800071e:	b00b      	add	sp, #44	@ 0x2c
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800
 8000728:	40020000 	.word	0x40020000

0800072c <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800072c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800072e:	e7fe      	b.n	800072e <Error_Handler+0x2>

08000730 <SystemClock_Config>:
{
 8000730:	b500      	push	{lr}
 8000732:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000734:	2230      	movs	r2, #48	@ 0x30
 8000736:	2100      	movs	r1, #0
 8000738:	a808      	add	r0, sp, #32
 800073a:	f7ff fd91 	bl	8000260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073e:	2300      	movs	r3, #0
 8000740:	9303      	str	r3, [sp, #12]
 8000742:	9304      	str	r3, [sp, #16]
 8000744:	9305      	str	r3, [sp, #20]
 8000746:	9306      	str	r3, [sp, #24]
 8000748:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 800074a:	9301      	str	r3, [sp, #4]
 800074c:	4a20      	ldr	r2, [pc, #128]	@ (80007d0 <SystemClock_Config+0xa0>)
 800074e:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000750:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000754:	6411      	str	r1, [r2, #64]	@ 0x40
 8000756:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000758:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 800075c:	9201      	str	r2, [sp, #4]
 800075e:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000760:	9302      	str	r3, [sp, #8]
 8000762:	4b1c      	ldr	r3, [pc, #112]	@ (80007d4 <SystemClock_Config+0xa4>)
 8000764:	681a      	ldr	r2, [r3, #0]
 8000766:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000772:	9302      	str	r3, [sp, #8]
 8000774:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000776:	2301      	movs	r3, #1
 8000778:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800077a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800077e:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000780:	2202      	movs	r2, #2
 8000782:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000784:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000788:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800078a:	2304      	movs	r3, #4
 800078c:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800078e:	21a8      	movs	r1, #168	@ 0xa8
 8000790:	9111      	str	r1, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000792:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000794:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000796:	a808      	add	r0, sp, #32
 8000798:	f000 fb62 	bl	8000e60 <HAL_RCC_OscConfig>
 800079c:	b998      	cbnz	r0, 80007c6 <SystemClock_Config+0x96>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079e:	230f      	movs	r3, #15
 80007a0:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a2:	2302      	movs	r3, #2
 80007a4:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007aa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007ae:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b4:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007b6:	2105      	movs	r1, #5
 80007b8:	a803      	add	r0, sp, #12
 80007ba:	f000 fdbb 	bl	8001334 <HAL_RCC_ClockConfig>
 80007be:	b920      	cbnz	r0, 80007ca <SystemClock_Config+0x9a>
}
 80007c0:	b015      	add	sp, #84	@ 0x54
 80007c2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80007c6:	f7ff ffb1 	bl	800072c <Error_Handler>
    Error_Handler();
 80007ca:	f7ff ffaf 	bl	800072c <Error_Handler>
 80007ce:	bf00      	nop
 80007d0:	40023800 	.word	0x40023800
 80007d4:	40007000 	.word	0x40007000

080007d8 <main>:
{
 80007d8:	b508      	push	{r3, lr}
  HAL_Init();
 80007da:	f000 f8ed 	bl	80009b8 <HAL_Init>
  SystemClock_Config();
 80007de:	f7ff ffa7 	bl	8000730 <SystemClock_Config>
  MX_GPIO_Init();
 80007e2:	f7ff ff5b 	bl	800069c <MX_GPIO_Init>
  MX_CAN1_Init();
 80007e6:	f7ff ff05 	bl	80005f4 <MX_CAN1_Init>
  MX_SPI1_Init();
 80007ea:	f000 f807 	bl	80007fc <MX_SPI1_Init>
  MX_SPI2_Init();
 80007ee:	f000 f825 	bl	800083c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80007f2:	f000 ffa3 	bl	800173c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80007f6:	f000 ffbb 	bl	8001770 <MX_USART2_UART_Init>
  while (1)
 80007fa:	e7fe      	b.n	80007fa <main+0x22>

080007fc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80007fc:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80007fe:	480d      	ldr	r0, [pc, #52]	@ (8000834 <MX_SPI1_Init+0x38>)
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <MX_SPI1_Init+0x3c>)
 8000802:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000804:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000808:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800080a:	2300      	movs	r3, #0
 800080c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800080e:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000810:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000812:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000814:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000818:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800081a:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800081c:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800081e:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000820:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000822:	230a      	movs	r3, #10
 8000824:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000826:	f000 fe5b 	bl	80014e0 <HAL_SPI_Init>
 800082a:	b900      	cbnz	r0, 800082e <MX_SPI1_Init+0x32>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800082c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800082e:	f7ff ff7d 	bl	800072c <Error_Handler>
}
 8000832:	e7fb      	b.n	800082c <MX_SPI1_Init+0x30>
 8000834:	200000a8 	.word	0x200000a8
 8000838:	40013000 	.word	0x40013000

0800083c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800083c:	b508      	push	{r3, lr}
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800083e:	480d      	ldr	r0, [pc, #52]	@ (8000874 <MX_SPI2_Init+0x38>)
 8000840:	4b0d      	ldr	r3, [pc, #52]	@ (8000878 <MX_SPI2_Init+0x3c>)
 8000842:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000844:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000848:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800084a:	2300      	movs	r3, #0
 800084c:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800084e:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000850:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000852:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000854:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000858:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800085a:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800085c:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800085e:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000860:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000862:	230a      	movs	r3, #10
 8000864:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000866:	f000 fe3b 	bl	80014e0 <HAL_SPI_Init>
 800086a:	b900      	cbnz	r0, 800086e <MX_SPI2_Init+0x32>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800086c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800086e:	f7ff ff5d 	bl	800072c <Error_Handler>
}
 8000872:	e7fb      	b.n	800086c <MX_SPI2_Init+0x30>
 8000874:	20000050 	.word	0x20000050
 8000878:	40003800 	.word	0x40003800

0800087c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800087c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800087e:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	2300      	movs	r3, #0
 8000882:	9305      	str	r3, [sp, #20]
 8000884:	9306      	str	r3, [sp, #24]
 8000886:	9307      	str	r3, [sp, #28]
 8000888:	9308      	str	r3, [sp, #32]
 800088a:	9309      	str	r3, [sp, #36]	@ 0x24
  if(spiHandle->Instance==SPI1)
 800088c:	6803      	ldr	r3, [r0, #0]
 800088e:	4a31      	ldr	r2, [pc, #196]	@ (8000954 <HAL_SPI_MspInit+0xd8>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d004      	beq.n	800089e <HAL_SPI_MspInit+0x22>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI2)
 8000894:	4a30      	ldr	r2, [pc, #192]	@ (8000958 <HAL_SPI_MspInit+0xdc>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d024      	beq.n	80008e4 <HAL_SPI_MspInit+0x68>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800089a:	b00b      	add	sp, #44	@ 0x2c
 800089c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 800089e:	2100      	movs	r1, #0
 80008a0:	9100      	str	r1, [sp, #0]
 80008a2:	4b2e      	ldr	r3, [pc, #184]	@ (800095c <HAL_SPI_MspInit+0xe0>)
 80008a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80008a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80008aa:	645a      	str	r2, [r3, #68]	@ 0x44
 80008ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80008ae:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80008b2:	9200      	str	r2, [sp, #0]
 80008b4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b6:	9101      	str	r1, [sp, #4]
 80008b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008ba:	f042 0201 	orr.w	r2, r2, #1
 80008be:	631a      	str	r2, [r3, #48]	@ 0x30
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	9301      	str	r3, [sp, #4]
 80008c8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80008ca:	23e0      	movs	r3, #224	@ 0xe0
 80008cc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ce:	2302      	movs	r3, #2
 80008d0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d2:	2303      	movs	r3, #3
 80008d4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008d6:	2305      	movs	r3, #5
 80008d8:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008da:	a905      	add	r1, sp, #20
 80008dc:	4820      	ldr	r0, [pc, #128]	@ (8000960 <HAL_SPI_MspInit+0xe4>)
 80008de:	f000 f9a7 	bl	8000c30 <HAL_GPIO_Init>
 80008e2:	e7da      	b.n	800089a <HAL_SPI_MspInit+0x1e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80008e4:	2400      	movs	r4, #0
 80008e6:	9402      	str	r4, [sp, #8]
 80008e8:	4b1c      	ldr	r3, [pc, #112]	@ (800095c <HAL_SPI_MspInit+0xe0>)
 80008ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80008f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80008f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008f4:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80008f8:	9202      	str	r2, [sp, #8]
 80008fa:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fc:	9403      	str	r4, [sp, #12]
 80008fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000900:	f042 0204 	orr.w	r2, r2, #4
 8000904:	631a      	str	r2, [r3, #48]	@ 0x30
 8000906:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000908:	f002 0204 	and.w	r2, r2, #4
 800090c:	9203      	str	r2, [sp, #12]
 800090e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000910:	9404      	str	r4, [sp, #16]
 8000912:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000914:	f042 0202 	orr.w	r2, r2, #2
 8000918:	631a      	str	r2, [r3, #48]	@ 0x30
 800091a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091c:	f003 0302 	and.w	r3, r3, #2
 8000920:	9304      	str	r3, [sp, #16]
 8000922:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000924:	230c      	movs	r3, #12
 8000926:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000928:	2702      	movs	r7, #2
 800092a:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092c:	2603      	movs	r6, #3
 800092e:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000930:	2505      	movs	r5, #5
 8000932:	9509      	str	r5, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000934:	a905      	add	r1, sp, #20
 8000936:	480b      	ldr	r0, [pc, #44]	@ (8000964 <HAL_SPI_MspInit+0xe8>)
 8000938:	f000 f97a 	bl	8000c30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800093c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000940:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000946:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000948:	9509      	str	r5, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094a:	a905      	add	r1, sp, #20
 800094c:	4806      	ldr	r0, [pc, #24]	@ (8000968 <HAL_SPI_MspInit+0xec>)
 800094e:	f000 f96f 	bl	8000c30 <HAL_GPIO_Init>
}
 8000952:	e7a2      	b.n	800089a <HAL_SPI_MspInit+0x1e>
 8000954:	40013000 	.word	0x40013000
 8000958:	40003800 	.word	0x40003800
 800095c:	40023800 	.word	0x40023800
 8000960:	40020000 	.word	0x40020000
 8000964:	40020800 	.word	0x40020800
 8000968:	40020400 	.word	0x40020400

0800096c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800096c:	b510      	push	{r4, lr}
 800096e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000970:	4b0e      	ldr	r3, [pc, #56]	@ (80009ac <HAL_InitTick+0x40>)
 8000972:	781a      	ldrb	r2, [r3, #0]
 8000974:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000978:	fbb3 f3f2 	udiv	r3, r3, r2
 800097c:	4a0c      	ldr	r2, [pc, #48]	@ (80009b0 <HAL_InitTick+0x44>)
 800097e:	6810      	ldr	r0, [r2, #0]
 8000980:	fbb0 f0f3 	udiv	r0, r0, r3
 8000984:	f000 f940 	bl	8000c08 <HAL_SYSTICK_Config>
 8000988:	b968      	cbnz	r0, 80009a6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800098a:	2c0f      	cmp	r4, #15
 800098c:	d901      	bls.n	8000992 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800098e:	2001      	movs	r0, #1
 8000990:	e00a      	b.n	80009a8 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000992:	2200      	movs	r2, #0
 8000994:	4621      	mov	r1, r4
 8000996:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800099a:	f000 f925 	bl	8000be8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800099e:	4b05      	ldr	r3, [pc, #20]	@ (80009b4 <HAL_InitTick+0x48>)
 80009a0:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80009a2:	2000      	movs	r0, #0
 80009a4:	e000      	b.n	80009a8 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80009a6:	2001      	movs	r0, #1
}
 80009a8:	bd10      	pop	{r4, pc}
 80009aa:	bf00      	nop
 80009ac:	20000000 	.word	0x20000000
 80009b0:	20000008 	.word	0x20000008
 80009b4:	20000004 	.word	0x20000004

080009b8 <HAL_Init>:
{
 80009b8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009ba:	4b0b      	ldr	r3, [pc, #44]	@ (80009e8 <HAL_Init+0x30>)
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80009c2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80009ca:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80009d2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009d4:	2003      	movs	r0, #3
 80009d6:	f000 f8f5 	bl	8000bc4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80009da:	200f      	movs	r0, #15
 80009dc:	f7ff ffc6 	bl	800096c <HAL_InitTick>
  HAL_MspInit();
 80009e0:	f000 fa22 	bl	8000e28 <HAL_MspInit>
}
 80009e4:	2000      	movs	r0, #0
 80009e6:	bd08      	pop	{r3, pc}
 80009e8:	40023c00 	.word	0x40023c00

080009ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80009ec:	4a03      	ldr	r2, [pc, #12]	@ (80009fc <HAL_IncTick+0x10>)
 80009ee:	6811      	ldr	r1, [r2, #0]
 80009f0:	4b03      	ldr	r3, [pc, #12]	@ (8000a00 <HAL_IncTick+0x14>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	440b      	add	r3, r1
 80009f6:	6013      	str	r3, [r2, #0]
}
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	20000100 	.word	0x20000100
 8000a00:	20000000 	.word	0x20000000

08000a04 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a04:	4b01      	ldr	r3, [pc, #4]	@ (8000a0c <HAL_GetTick+0x8>)
 8000a06:	6818      	ldr	r0, [r3, #0]
}
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	20000100 	.word	0x20000100

08000a10 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000a10:	2800      	cmp	r0, #0
 8000a12:	f000 80a1 	beq.w	8000b58 <HAL_CAN_Init+0x148>
{
 8000a16:	b538      	push	{r3, r4, r5, lr}
 8000a18:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000a1a:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000a1e:	b1d3      	cbz	r3, 8000a56 <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a20:	6822      	ldr	r2, [r4, #0]
 8000a22:	6813      	ldr	r3, [r2, #0]
 8000a24:	f043 0301 	orr.w	r3, r3, #1
 8000a28:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a2a:	f7ff ffeb 	bl	8000a04 <HAL_GetTick>
 8000a2e:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a30:	6823      	ldr	r3, [r4, #0]
 8000a32:	685a      	ldr	r2, [r3, #4]
 8000a34:	f012 0f01 	tst.w	r2, #1
 8000a38:	d110      	bne.n	8000a5c <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a3a:	f7ff ffe3 	bl	8000a04 <HAL_GetTick>
 8000a3e:	1b40      	subs	r0, r0, r5
 8000a40:	280a      	cmp	r0, #10
 8000a42:	d9f5      	bls.n	8000a30 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a44:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000a46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a4a:	6263      	str	r3, [r4, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a4c:	2305      	movs	r3, #5
 8000a4e:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8000a52:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000a54:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8000a56:	f7ff fde9 	bl	800062c <HAL_CAN_MspInit>
 8000a5a:	e7e1      	b.n	8000a20 <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	f022 0202 	bic.w	r2, r2, #2
 8000a62:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000a64:	f7ff ffce 	bl	8000a04 <HAL_GetTick>
 8000a68:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a6a:	6823      	ldr	r3, [r4, #0]
 8000a6c:	685a      	ldr	r2, [r3, #4]
 8000a6e:	f012 0f02 	tst.w	r2, #2
 8000a72:	d00d      	beq.n	8000a90 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a74:	f7ff ffc6 	bl	8000a04 <HAL_GetTick>
 8000a78:	1b40      	subs	r0, r0, r5
 8000a7a:	280a      	cmp	r0, #10
 8000a7c:	d9f5      	bls.n	8000a6a <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a7e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a84:	6263      	str	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a86:	2305      	movs	r3, #5
 8000a88:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8000a8c:	2001      	movs	r0, #1
 8000a8e:	e7e1      	b.n	8000a54 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000a90:	7e22      	ldrb	r2, [r4, #24]
 8000a92:	2a01      	cmp	r2, #1
 8000a94:	d03d      	beq.n	8000b12 <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000a9c:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000a9e:	7e63      	ldrb	r3, [r4, #25]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d03b      	beq.n	8000b1c <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000aa4:	6822      	ldr	r2, [r4, #0]
 8000aa6:	6813      	ldr	r3, [r2, #0]
 8000aa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000aac:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000aae:	7ea3      	ldrb	r3, [r4, #26]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d039      	beq.n	8000b28 <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ab4:	6822      	ldr	r2, [r4, #0]
 8000ab6:	6813      	ldr	r3, [r2, #0]
 8000ab8:	f023 0320 	bic.w	r3, r3, #32
 8000abc:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000abe:	7ee3      	ldrb	r3, [r4, #27]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d037      	beq.n	8000b34 <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ac4:	6822      	ldr	r2, [r4, #0]
 8000ac6:	6813      	ldr	r3, [r2, #0]
 8000ac8:	f043 0310 	orr.w	r3, r3, #16
 8000acc:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000ace:	7f23      	ldrb	r3, [r4, #28]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d035      	beq.n	8000b40 <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ad4:	6822      	ldr	r2, [r4, #0]
 8000ad6:	6813      	ldr	r3, [r2, #0]
 8000ad8:	f023 0308 	bic.w	r3, r3, #8
 8000adc:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000ade:	7f63      	ldrb	r3, [r4, #29]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d033      	beq.n	8000b4c <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ae4:	6822      	ldr	r2, [r4, #0]
 8000ae6:	6813      	ldr	r3, [r2, #0]
 8000ae8:	f023 0304 	bic.w	r3, r3, #4
 8000aec:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000aee:	68a3      	ldr	r3, [r4, #8]
 8000af0:	68e2      	ldr	r2, [r4, #12]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	6922      	ldr	r2, [r4, #16]
 8000af6:	4313      	orrs	r3, r2
 8000af8:	6962      	ldr	r2, [r4, #20]
 8000afa:	4313      	orrs	r3, r2
 8000afc:	6862      	ldr	r2, [r4, #4]
 8000afe:	3a01      	subs	r2, #1
 8000b00:	6821      	ldr	r1, [r4, #0]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b06:	2000      	movs	r0, #0
 8000b08:	6260      	str	r0, [r4, #36]	@ 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8000b10:	e7a0      	b.n	8000a54 <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	e7c0      	b.n	8000a9e <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b1c:	6822      	ldr	r2, [r4, #0]
 8000b1e:	6813      	ldr	r3, [r2, #0]
 8000b20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b24:	6013      	str	r3, [r2, #0]
 8000b26:	e7c2      	b.n	8000aae <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b28:	6822      	ldr	r2, [r4, #0]
 8000b2a:	6813      	ldr	r3, [r2, #0]
 8000b2c:	f043 0320 	orr.w	r3, r3, #32
 8000b30:	6013      	str	r3, [r2, #0]
 8000b32:	e7c4      	b.n	8000abe <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b34:	6822      	ldr	r2, [r4, #0]
 8000b36:	6813      	ldr	r3, [r2, #0]
 8000b38:	f023 0310 	bic.w	r3, r3, #16
 8000b3c:	6013      	str	r3, [r2, #0]
 8000b3e:	e7c6      	b.n	8000ace <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b40:	6822      	ldr	r2, [r4, #0]
 8000b42:	6813      	ldr	r3, [r2, #0]
 8000b44:	f043 0308 	orr.w	r3, r3, #8
 8000b48:	6013      	str	r3, [r2, #0]
 8000b4a:	e7c8      	b.n	8000ade <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b4c:	6822      	ldr	r2, [r4, #0]
 8000b4e:	6813      	ldr	r3, [r2, #0]
 8000b50:	f043 0304 	orr.w	r3, r3, #4
 8000b54:	6013      	str	r3, [r2, #0]
 8000b56:	e7ca      	b.n	8000aee <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 8000b58:	2001      	movs	r0, #1
}
 8000b5a:	4770      	bx	lr

08000b5c <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000b5c:	2800      	cmp	r0, #0
 8000b5e:	db08      	blt.n	8000b72 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b60:	0109      	lsls	r1, r1, #4
 8000b62:	b2c9      	uxtb	r1, r1
 8000b64:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000b68:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000b6c:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000b70:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b72:	f000 000f 	and.w	r0, r0, #15
 8000b76:	0109      	lsls	r1, r1, #4
 8000b78:	b2c9      	uxtb	r1, r1
 8000b7a:	4b01      	ldr	r3, [pc, #4]	@ (8000b80 <__NVIC_SetPriority+0x24>)
 8000b7c:	5419      	strb	r1, [r3, r0]
  }
}
 8000b7e:	4770      	bx	lr
 8000b80:	e000ed14 	.word	0xe000ed14

08000b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b84:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b86:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b8a:	f1c0 0c07 	rsb	ip, r0, #7
 8000b8e:	f1bc 0f04 	cmp.w	ip, #4
 8000b92:	bf28      	it	cs
 8000b94:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b98:	1d03      	adds	r3, r0, #4
 8000b9a:	2b06      	cmp	r3, #6
 8000b9c:	d90f      	bls.n	8000bbe <NVIC_EncodePriority+0x3a>
 8000b9e:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba0:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8000ba4:	fa0e f00c 	lsl.w	r0, lr, ip
 8000ba8:	ea21 0100 	bic.w	r1, r1, r0
 8000bac:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bae:	fa0e fe03 	lsl.w	lr, lr, r3
 8000bb2:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000bb6:	ea41 0002 	orr.w	r0, r1, r2
 8000bba:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	e7ee      	b.n	8000ba0 <NVIC_EncodePriority+0x1c>
	...

08000bc4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc4:	4a07      	ldr	r2, [pc, #28]	@ (8000be4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000bc6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000bcc:	041b      	lsls	r3, r3, #16
 8000bce:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bd0:	0200      	lsls	r0, r0, #8
 8000bd2:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000bd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000be0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000be2:	4770      	bx	lr
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000be8:	b510      	push	{r4, lr}
 8000bea:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bec:	4b05      	ldr	r3, [pc, #20]	@ (8000c04 <HAL_NVIC_SetPriority+0x1c>)
 8000bee:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bf0:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000bf4:	f7ff ffc6 	bl	8000b84 <NVIC_EncodePriority>
 8000bf8:	4601      	mov	r1, r0
 8000bfa:	4620      	mov	r0, r4
 8000bfc:	f7ff ffae 	bl	8000b5c <__NVIC_SetPriority>
}
 8000c00:	bd10      	pop	{r4, pc}
 8000c02:	bf00      	nop
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c08:	3801      	subs	r0, #1
 8000c0a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c0e:	d20b      	bcs.n	8000c28 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c10:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000c14:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c16:	4a05      	ldr	r2, [pc, #20]	@ (8000c2c <HAL_SYSTICK_Config+0x24>)
 8000c18:	21f0      	movs	r1, #240	@ 0xf0
 8000c1a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c1e:	2000      	movs	r0, #0
 8000c20:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c22:	2207      	movs	r2, #7
 8000c24:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c26:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c28:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c2a:	4770      	bx	lr
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c30:	2300      	movs	r3, #0
 8000c32:	2b0f      	cmp	r3, #15
 8000c34:	f200 80e9 	bhi.w	8000e0a <HAL_GPIO_Init+0x1da>
{
 8000c38:	b570      	push	{r4, r5, r6, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	e065      	b.n	8000d0a <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c3e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c40:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000c44:	2403      	movs	r4, #3
 8000c46:	fa04 f40e 	lsl.w	r4, r4, lr
 8000c4a:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c4e:	68cc      	ldr	r4, [r1, #12]
 8000c50:	fa04 f40e 	lsl.w	r4, r4, lr
 8000c54:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000c56:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c58:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c5a:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c5e:	684a      	ldr	r2, [r1, #4]
 8000c60:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000c64:	409a      	lsls	r2, r3
 8000c66:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000c68:	6042      	str	r2, [r0, #4]
 8000c6a:	e05c      	b.n	8000d26 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c6c:	08dc      	lsrs	r4, r3, #3
 8000c6e:	3408      	adds	r4, #8
 8000c70:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c74:	f003 0507 	and.w	r5, r3, #7
 8000c78:	00ad      	lsls	r5, r5, #2
 8000c7a:	f04f 0e0f 	mov.w	lr, #15
 8000c7e:	fa0e fe05 	lsl.w	lr, lr, r5
 8000c82:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000c86:	690a      	ldr	r2, [r1, #16]
 8000c88:	40aa      	lsls	r2, r5
 8000c8a:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000c8e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8000c92:	e05c      	b.n	8000d4e <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c94:	2207      	movs	r2, #7
 8000c96:	e000      	b.n	8000c9a <HAL_GPIO_Init+0x6a>
 8000c98:	2200      	movs	r2, #0
 8000c9a:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c9e:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ca0:	3402      	adds	r4, #2
 8000ca2:	4d5a      	ldr	r5, [pc, #360]	@ (8000e0c <HAL_GPIO_Init+0x1dc>)
 8000ca4:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ca8:	4a59      	ldr	r2, [pc, #356]	@ (8000e10 <HAL_GPIO_Init+0x1e0>)
 8000caa:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000cac:	ea6f 020c 	mvn.w	r2, ip
 8000cb0:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000cb4:	684e      	ldr	r6, [r1, #4]
 8000cb6:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8000cba:	d001      	beq.n	8000cc0 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000cbc:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000cc0:	4c53      	ldr	r4, [pc, #332]	@ (8000e10 <HAL_GPIO_Init+0x1e0>)
 8000cc2:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000cc4:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000cc6:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cca:	684e      	ldr	r6, [r1, #4]
 8000ccc:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8000cd0:	d001      	beq.n	8000cd6 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8000cd2:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8000cd6:	4c4e      	ldr	r4, [pc, #312]	@ (8000e10 <HAL_GPIO_Init+0x1e0>)
 8000cd8:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000cda:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000cdc:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ce0:	684e      	ldr	r6, [r1, #4]
 8000ce2:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8000ce6:	d001      	beq.n	8000cec <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000ce8:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000cec:	4c48      	ldr	r4, [pc, #288]	@ (8000e10 <HAL_GPIO_Init+0x1e0>)
 8000cee:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cf0:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000cf2:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000cf4:	684d      	ldr	r5, [r1, #4]
 8000cf6:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8000cfa:	d001      	beq.n	8000d00 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000cfc:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000d00:	4c43      	ldr	r4, [pc, #268]	@ (8000e10 <HAL_GPIO_Init+0x1e0>)
 8000d02:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d04:	3301      	adds	r3, #1
 8000d06:	2b0f      	cmp	r3, #15
 8000d08:	d87d      	bhi.n	8000e06 <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d0e:	680c      	ldr	r4, [r1, #0]
 8000d10:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000d14:	ea32 0404 	bics.w	r4, r2, r4
 8000d18:	d1f4      	bne.n	8000d04 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d1a:	684c      	ldr	r4, [r1, #4]
 8000d1c:	f004 0403 	and.w	r4, r4, #3
 8000d20:	3c01      	subs	r4, #1
 8000d22:	2c01      	cmp	r4, #1
 8000d24:	d98b      	bls.n	8000c3e <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d26:	684a      	ldr	r2, [r1, #4]
 8000d28:	f002 0203 	and.w	r2, r2, #3
 8000d2c:	2a03      	cmp	r2, #3
 8000d2e:	d009      	beq.n	8000d44 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000d30:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d32:	005d      	lsls	r5, r3, #1
 8000d34:	2203      	movs	r2, #3
 8000d36:	40aa      	lsls	r2, r5
 8000d38:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d3c:	688a      	ldr	r2, [r1, #8]
 8000d3e:	40aa      	lsls	r2, r5
 8000d40:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000d42:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d44:	684a      	ldr	r2, [r1, #4]
 8000d46:	f002 0203 	and.w	r2, r2, #3
 8000d4a:	2a02      	cmp	r2, #2
 8000d4c:	d08e      	beq.n	8000c6c <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000d4e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d50:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000d54:	2203      	movs	r2, #3
 8000d56:	fa02 f20e 	lsl.w	r2, r2, lr
 8000d5a:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d5e:	684a      	ldr	r2, [r1, #4]
 8000d60:	f002 0203 	and.w	r2, r2, #3
 8000d64:	fa02 f20e 	lsl.w	r2, r2, lr
 8000d68:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000d6a:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d6c:	684a      	ldr	r2, [r1, #4]
 8000d6e:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8000d72:	d0c7      	beq.n	8000d04 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d74:	2200      	movs	r2, #0
 8000d76:	9201      	str	r2, [sp, #4]
 8000d78:	4a26      	ldr	r2, [pc, #152]	@ (8000e14 <HAL_GPIO_Init+0x1e4>)
 8000d7a:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8000d7c:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000d80:	6454      	str	r4, [r2, #68]	@ 0x44
 8000d82:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000d84:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000d88:	9201      	str	r2, [sp, #4]
 8000d8a:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000d8c:	089c      	lsrs	r4, r3, #2
 8000d8e:	1ca5      	adds	r5, r4, #2
 8000d90:	4a1e      	ldr	r2, [pc, #120]	@ (8000e0c <HAL_GPIO_Init+0x1dc>)
 8000d92:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d96:	f003 0e03 	and.w	lr, r3, #3
 8000d9a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000d9e:	220f      	movs	r2, #15
 8000da0:	fa02 f20e 	lsl.w	r2, r2, lr
 8000da4:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000da8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e18 <HAL_GPIO_Init+0x1e8>)
 8000daa:	4290      	cmp	r0, r2
 8000dac:	f43f af74 	beq.w	8000c98 <HAL_GPIO_Init+0x68>
 8000db0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000db4:	4290      	cmp	r0, r2
 8000db6:	d01a      	beq.n	8000dee <HAL_GPIO_Init+0x1be>
 8000db8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d018      	beq.n	8000df2 <HAL_GPIO_Init+0x1c2>
 8000dc0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000dc4:	4290      	cmp	r0, r2
 8000dc6:	d016      	beq.n	8000df6 <HAL_GPIO_Init+0x1c6>
 8000dc8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	d014      	beq.n	8000dfa <HAL_GPIO_Init+0x1ca>
 8000dd0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	d012      	beq.n	8000dfe <HAL_GPIO_Init+0x1ce>
 8000dd8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000ddc:	4290      	cmp	r0, r2
 8000dde:	d010      	beq.n	8000e02 <HAL_GPIO_Init+0x1d2>
 8000de0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000de4:	4290      	cmp	r0, r2
 8000de6:	f43f af55 	beq.w	8000c94 <HAL_GPIO_Init+0x64>
 8000dea:	2208      	movs	r2, #8
 8000dec:	e755      	b.n	8000c9a <HAL_GPIO_Init+0x6a>
 8000dee:	2201      	movs	r2, #1
 8000df0:	e753      	b.n	8000c9a <HAL_GPIO_Init+0x6a>
 8000df2:	2202      	movs	r2, #2
 8000df4:	e751      	b.n	8000c9a <HAL_GPIO_Init+0x6a>
 8000df6:	2203      	movs	r2, #3
 8000df8:	e74f      	b.n	8000c9a <HAL_GPIO_Init+0x6a>
 8000dfa:	2204      	movs	r2, #4
 8000dfc:	e74d      	b.n	8000c9a <HAL_GPIO_Init+0x6a>
 8000dfe:	2205      	movs	r2, #5
 8000e00:	e74b      	b.n	8000c9a <HAL_GPIO_Init+0x6a>
 8000e02:	2206      	movs	r2, #6
 8000e04:	e749      	b.n	8000c9a <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8000e06:	b002      	add	sp, #8
 8000e08:	bd70      	pop	{r4, r5, r6, pc}
 8000e0a:	4770      	bx	lr
 8000e0c:	40013800 	.word	0x40013800
 8000e10:	40013c00 	.word	0x40013c00
 8000e14:	40023800 	.word	0x40023800
 8000e18:	40020000 	.word	0x40020000

08000e1c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e1c:	b10a      	cbz	r2, 8000e22 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e1e:	6181      	str	r1, [r0, #24]
 8000e20:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000e22:	0409      	lsls	r1, r1, #16
 8000e24:	6181      	str	r1, [r0, #24]
  }
}
 8000e26:	4770      	bx	lr

08000e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e28:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	9100      	str	r1, [sp, #0]
 8000e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <HAL_MspInit+0x34>)
 8000e30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000e32:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000e36:	645a      	str	r2, [r3, #68]	@ 0x44
 8000e38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000e3a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000e3e:	9200      	str	r2, [sp, #0]
 8000e40:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e42:	9101      	str	r1, [sp, #4]
 8000e44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e46:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000e4a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e52:	9301      	str	r3, [sp, #4]
 8000e54:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e56:	b002      	add	sp, #8
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	40023800 	.word	0x40023800

08000e60 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e60:	2800      	cmp	r0, #0
 8000e62:	f000 81e0 	beq.w	8001226 <HAL_RCC_OscConfig+0x3c6>
{
 8000e66:	b570      	push	{r4, r5, r6, lr}
 8000e68:	b082      	sub	sp, #8
 8000e6a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e6c:	6803      	ldr	r3, [r0, #0]
 8000e6e:	f013 0f01 	tst.w	r3, #1
 8000e72:	d03b      	beq.n	8000eec <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000e74:	4b9f      	ldr	r3, [pc, #636]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	f003 030c 	and.w	r3, r3, #12
 8000e7c:	2b04      	cmp	r3, #4
 8000e7e:	d02c      	beq.n	8000eda <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e80:	4b9c      	ldr	r3, [pc, #624]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000e82:	689b      	ldr	r3, [r3, #8]
 8000e84:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000e88:	2b08      	cmp	r3, #8
 8000e8a:	d021      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e8c:	6863      	ldr	r3, [r4, #4]
 8000e8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e92:	d04f      	beq.n	8000f34 <HAL_RCC_OscConfig+0xd4>
 8000e94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e98:	d052      	beq.n	8000f40 <HAL_RCC_OscConfig+0xe0>
 8000e9a:	4b96      	ldr	r3, [pc, #600]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000eaa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000eac:	6863      	ldr	r3, [r4, #4]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d050      	beq.n	8000f54 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb2:	f7ff fda7 	bl	8000a04 <HAL_GetTick>
 8000eb6:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eb8:	4b8e      	ldr	r3, [pc, #568]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000ec0:	d114      	bne.n	8000eec <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ec2:	f7ff fd9f 	bl	8000a04 <HAL_GetTick>
 8000ec6:	1b40      	subs	r0, r0, r5
 8000ec8:	2864      	cmp	r0, #100	@ 0x64
 8000eca:	d9f5      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8000ecc:	2003      	movs	r0, #3
 8000ece:	e1b1      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ed0:	4b88      	ldr	r3, [pc, #544]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000ed8:	d0d8      	beq.n	8000e8c <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eda:	4b86      	ldr	r3, [pc, #536]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000ee2:	d003      	beq.n	8000eec <HAL_RCC_OscConfig+0x8c>
 8000ee4:	6863      	ldr	r3, [r4, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f000 819f 	beq.w	800122a <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000eec:	6823      	ldr	r3, [r4, #0]
 8000eee:	f013 0f02 	tst.w	r3, #2
 8000ef2:	d054      	beq.n	8000f9e <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000ef4:	4b7f      	ldr	r3, [pc, #508]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	f013 0f0c 	tst.w	r3, #12
 8000efc:	d03e      	beq.n	8000f7c <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000efe:	4b7d      	ldr	r3, [pc, #500]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000f06:	2b08      	cmp	r3, #8
 8000f08:	d033      	beq.n	8000f72 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000f0a:	68e3      	ldr	r3, [r4, #12]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d068      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f10:	4b79      	ldr	r3, [pc, #484]	@ (80010f8 <HAL_RCC_OscConfig+0x298>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f16:	f7ff fd75 	bl	8000a04 <HAL_GetTick>
 8000f1a:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f1c:	4b75      	ldr	r3, [pc, #468]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f013 0f02 	tst.w	r3, #2
 8000f24:	d154      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f26:	f7ff fd6d 	bl	8000a04 <HAL_GetTick>
 8000f2a:	1b40      	subs	r0, r0, r5
 8000f2c:	2802      	cmp	r0, #2
 8000f2e:	d9f5      	bls.n	8000f1c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000f30:	2003      	movs	r0, #3
 8000f32:	e17f      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f34:	4a6f      	ldr	r2, [pc, #444]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000f36:	6813      	ldr	r3, [r2, #0]
 8000f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f3c:	6013      	str	r3, [r2, #0]
 8000f3e:	e7b5      	b.n	8000eac <HAL_RCC_OscConfig+0x4c>
 8000f40:	4b6c      	ldr	r3, [pc, #432]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	e7ab      	b.n	8000eac <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000f54:	f7ff fd56 	bl	8000a04 <HAL_GetTick>
 8000f58:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f5a:	4b66      	ldr	r3, [pc, #408]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000f62:	d0c3      	beq.n	8000eec <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f64:	f7ff fd4e 	bl	8000a04 <HAL_GetTick>
 8000f68:	1b40      	subs	r0, r0, r5
 8000f6a:	2864      	cmp	r0, #100	@ 0x64
 8000f6c:	d9f5      	bls.n	8000f5a <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8000f6e:	2003      	movs	r0, #3
 8000f70:	e160      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f72:	4b60      	ldr	r3, [pc, #384]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000f7a:	d1c6      	bne.n	8000f0a <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f7c:	4b5d      	ldr	r3, [pc, #372]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f013 0f02 	tst.w	r3, #2
 8000f84:	d003      	beq.n	8000f8e <HAL_RCC_OscConfig+0x12e>
 8000f86:	68e3      	ldr	r3, [r4, #12]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	f040 8150 	bne.w	800122e <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f8e:	4a59      	ldr	r2, [pc, #356]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000f90:	6813      	ldr	r3, [r2, #0]
 8000f92:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000f96:	6921      	ldr	r1, [r4, #16]
 8000f98:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f9c:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f9e:	6823      	ldr	r3, [r4, #0]
 8000fa0:	f013 0f08 	tst.w	r3, #8
 8000fa4:	d042      	beq.n	800102c <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000fa6:	6963      	ldr	r3, [r4, #20]
 8000fa8:	b36b      	cbz	r3, 8001006 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000faa:	4b53      	ldr	r3, [pc, #332]	@ (80010f8 <HAL_RCC_OscConfig+0x298>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fb2:	f7ff fd27 	bl	8000a04 <HAL_GetTick>
 8000fb6:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000fba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000fbc:	f013 0f02 	tst.w	r3, #2
 8000fc0:	d134      	bne.n	800102c <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fc2:	f7ff fd1f 	bl	8000a04 <HAL_GetTick>
 8000fc6:	1b40      	subs	r0, r0, r5
 8000fc8:	2802      	cmp	r0, #2
 8000fca:	d9f5      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8000fcc:	2003      	movs	r0, #3
 8000fce:	e131      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fd0:	4a48      	ldr	r2, [pc, #288]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000fd2:	6813      	ldr	r3, [r2, #0]
 8000fd4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000fd8:	6921      	ldr	r1, [r4, #16]
 8000fda:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	e7dd      	b.n	8000f9e <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8000fe2:	4b45      	ldr	r3, [pc, #276]	@ (80010f8 <HAL_RCC_OscConfig+0x298>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000fe8:	f7ff fd0c 	bl	8000a04 <HAL_GetTick>
 8000fec:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fee:	4b41      	ldr	r3, [pc, #260]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f013 0f02 	tst.w	r3, #2
 8000ff6:	d0d2      	beq.n	8000f9e <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ff8:	f7ff fd04 	bl	8000a04 <HAL_GetTick>
 8000ffc:	1b40      	subs	r0, r0, r5
 8000ffe:	2802      	cmp	r0, #2
 8001000:	d9f5      	bls.n	8000fee <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8001002:	2003      	movs	r0, #3
 8001004:	e116      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001006:	4b3c      	ldr	r3, [pc, #240]	@ (80010f8 <HAL_RCC_OscConfig+0x298>)
 8001008:	2200      	movs	r2, #0
 800100a:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800100e:	f7ff fcf9 	bl	8000a04 <HAL_GetTick>
 8001012:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001014:	4b37      	ldr	r3, [pc, #220]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8001016:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001018:	f013 0f02 	tst.w	r3, #2
 800101c:	d006      	beq.n	800102c <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800101e:	f7ff fcf1 	bl	8000a04 <HAL_GetTick>
 8001022:	1b40      	subs	r0, r0, r5
 8001024:	2802      	cmp	r0, #2
 8001026:	d9f5      	bls.n	8001014 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8001028:	2003      	movs	r0, #3
 800102a:	e103      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800102c:	6823      	ldr	r3, [r4, #0]
 800102e:	f013 0f04 	tst.w	r3, #4
 8001032:	d077      	beq.n	8001124 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001034:	4b2f      	ldr	r3, [pc, #188]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001038:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800103c:	d133      	bne.n	80010a6 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	9301      	str	r3, [sp, #4]
 8001042:	4b2c      	ldr	r3, [pc, #176]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 8001044:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001046:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800104a:	641a      	str	r2, [r3, #64]	@ 0x40
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001056:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001058:	4b28      	ldr	r3, [pc, #160]	@ (80010fc <HAL_RCC_OscConfig+0x29c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001060:	d023      	beq.n	80010aa <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001062:	68a3      	ldr	r3, [r4, #8]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d034      	beq.n	80010d2 <HAL_RCC_OscConfig+0x272>
 8001068:	2b05      	cmp	r3, #5
 800106a:	d038      	beq.n	80010de <HAL_RCC_OscConfig+0x27e>
 800106c:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 800106e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001070:	f022 0201 	bic.w	r2, r2, #1
 8001074:	671a      	str	r2, [r3, #112]	@ 0x70
 8001076:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001078:	f022 0204 	bic.w	r2, r2, #4
 800107c:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800107e:	68a3      	ldr	r3, [r4, #8]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d03d      	beq.n	8001100 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001084:	f7ff fcbe 	bl	8000a04 <HAL_GetTick>
 8001088:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800108a:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 800108c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800108e:	f013 0f02 	tst.w	r3, #2
 8001092:	d146      	bne.n	8001122 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001094:	f7ff fcb6 	bl	8000a04 <HAL_GetTick>
 8001098:	1b80      	subs	r0, r0, r6
 800109a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800109e:	4298      	cmp	r0, r3
 80010a0:	d9f3      	bls.n	800108a <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 80010a2:	2003      	movs	r0, #3
 80010a4:	e0c6      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 80010a6:	2500      	movs	r5, #0
 80010a8:	e7d6      	b.n	8001058 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010aa:	4a14      	ldr	r2, [pc, #80]	@ (80010fc <HAL_RCC_OscConfig+0x29c>)
 80010ac:	6813      	ldr	r3, [r2, #0]
 80010ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010b2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80010b4:	f7ff fca6 	bl	8000a04 <HAL_GetTick>
 80010b8:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ba:	4b10      	ldr	r3, [pc, #64]	@ (80010fc <HAL_RCC_OscConfig+0x29c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80010c2:	d1ce      	bne.n	8001062 <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010c4:	f7ff fc9e 	bl	8000a04 <HAL_GetTick>
 80010c8:	1b80      	subs	r0, r0, r6
 80010ca:	2802      	cmp	r0, #2
 80010cc:	d9f5      	bls.n	80010ba <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 80010ce:	2003      	movs	r0, #3
 80010d0:	e0b0      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010d2:	4a08      	ldr	r2, [pc, #32]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 80010d4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80010d6:	f043 0301 	orr.w	r3, r3, #1
 80010da:	6713      	str	r3, [r2, #112]	@ 0x70
 80010dc:	e7cf      	b.n	800107e <HAL_RCC_OscConfig+0x21e>
 80010de:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <HAL_RCC_OscConfig+0x294>)
 80010e0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80010e2:	f042 0204 	orr.w	r2, r2, #4
 80010e6:	671a      	str	r2, [r3, #112]	@ 0x70
 80010e8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80010ea:	f042 0201 	orr.w	r2, r2, #1
 80010ee:	671a      	str	r2, [r3, #112]	@ 0x70
 80010f0:	e7c5      	b.n	800107e <HAL_RCC_OscConfig+0x21e>
 80010f2:	bf00      	nop
 80010f4:	40023800 	.word	0x40023800
 80010f8:	42470000 	.word	0x42470000
 80010fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001100:	f7ff fc80 	bl	8000a04 <HAL_GetTick>
 8001104:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001106:	4b52      	ldr	r3, [pc, #328]	@ (8001250 <HAL_RCC_OscConfig+0x3f0>)
 8001108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800110a:	f013 0f02 	tst.w	r3, #2
 800110e:	d008      	beq.n	8001122 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001110:	f7ff fc78 	bl	8000a04 <HAL_GetTick>
 8001114:	1b80      	subs	r0, r0, r6
 8001116:	f241 3388 	movw	r3, #5000	@ 0x1388
 800111a:	4298      	cmp	r0, r3
 800111c:	d9f3      	bls.n	8001106 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 800111e:	2003      	movs	r0, #3
 8001120:	e088      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001122:	b9ed      	cbnz	r5, 8001160 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001124:	69a3      	ldr	r3, [r4, #24]
 8001126:	2b00      	cmp	r3, #0
 8001128:	f000 8083 	beq.w	8001232 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800112c:	4a48      	ldr	r2, [pc, #288]	@ (8001250 <HAL_RCC_OscConfig+0x3f0>)
 800112e:	6892      	ldr	r2, [r2, #8]
 8001130:	f002 020c 	and.w	r2, r2, #12
 8001134:	2a08      	cmp	r2, #8
 8001136:	d051      	beq.n	80011dc <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001138:	2b02      	cmp	r3, #2
 800113a:	d017      	beq.n	800116c <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800113c:	4b45      	ldr	r3, [pc, #276]	@ (8001254 <HAL_RCC_OscConfig+0x3f4>)
 800113e:	2200      	movs	r2, #0
 8001140:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001142:	f7ff fc5f 	bl	8000a04 <HAL_GetTick>
 8001146:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001148:	4b41      	ldr	r3, [pc, #260]	@ (8001250 <HAL_RCC_OscConfig+0x3f0>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001150:	d042      	beq.n	80011d8 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001152:	f7ff fc57 	bl	8000a04 <HAL_GetTick>
 8001156:	1b00      	subs	r0, r0, r4
 8001158:	2802      	cmp	r0, #2
 800115a:	d9f5      	bls.n	8001148 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800115c:	2003      	movs	r0, #3
 800115e:	e069      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001160:	4a3b      	ldr	r2, [pc, #236]	@ (8001250 <HAL_RCC_OscConfig+0x3f0>)
 8001162:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001164:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001168:	6413      	str	r3, [r2, #64]	@ 0x40
 800116a:	e7db      	b.n	8001124 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 800116c:	4b39      	ldr	r3, [pc, #228]	@ (8001254 <HAL_RCC_OscConfig+0x3f4>)
 800116e:	2200      	movs	r2, #0
 8001170:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001172:	f7ff fc47 	bl	8000a04 <HAL_GetTick>
 8001176:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001178:	4b35      	ldr	r3, [pc, #212]	@ (8001250 <HAL_RCC_OscConfig+0x3f0>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001180:	d006      	beq.n	8001190 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001182:	f7ff fc3f 	bl	8000a04 <HAL_GetTick>
 8001186:	1b40      	subs	r0, r0, r5
 8001188:	2802      	cmp	r0, #2
 800118a:	d9f5      	bls.n	8001178 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 800118c:	2003      	movs	r0, #3
 800118e:	e051      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001190:	69e3      	ldr	r3, [r4, #28]
 8001192:	6a22      	ldr	r2, [r4, #32]
 8001194:	4313      	orrs	r3, r2
 8001196:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001198:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800119c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800119e:	0852      	lsrs	r2, r2, #1
 80011a0:	3a01      	subs	r2, #1
 80011a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011a6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80011a8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80011ac:	4a28      	ldr	r2, [pc, #160]	@ (8001250 <HAL_RCC_OscConfig+0x3f0>)
 80011ae:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80011b0:	4b28      	ldr	r3, [pc, #160]	@ (8001254 <HAL_RCC_OscConfig+0x3f4>)
 80011b2:	2201      	movs	r2, #1
 80011b4:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80011b6:	f7ff fc25 	bl	8000a04 <HAL_GetTick>
 80011ba:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011bc:	4b24      	ldr	r3, [pc, #144]	@ (8001250 <HAL_RCC_OscConfig+0x3f0>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80011c4:	d106      	bne.n	80011d4 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011c6:	f7ff fc1d 	bl	8000a04 <HAL_GetTick>
 80011ca:	1b00      	subs	r0, r0, r4
 80011cc:	2802      	cmp	r0, #2
 80011ce:	d9f5      	bls.n	80011bc <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80011d0:	2003      	movs	r0, #3
 80011d2:	e02f      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80011d4:	2000      	movs	r0, #0
 80011d6:	e02d      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
 80011d8:	2000      	movs	r0, #0
 80011da:	e02b      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d02b      	beq.n	8001238 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 80011e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001250 <HAL_RCC_OscConfig+0x3f0>)
 80011e2:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011e4:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 80011e8:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80011ea:	4291      	cmp	r1, r2
 80011ec:	d126      	bne.n	800123c <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80011ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80011f2:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011f4:	428a      	cmp	r2, r1
 80011f6:	d123      	bne.n	8001240 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80011f8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80011fa:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80011fe:	401a      	ands	r2, r3
 8001200:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001204:	d11e      	bne.n	8001244 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001206:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 800120a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800120c:	0852      	lsrs	r2, r2, #1
 800120e:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001210:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001214:	d118      	bne.n	8001248 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001216:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 800121a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800121c:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001220:	d114      	bne.n	800124c <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 8001222:	2000      	movs	r0, #0
 8001224:	e006      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 8001226:	2001      	movs	r0, #1
}
 8001228:	4770      	bx	lr
        return HAL_ERROR;
 800122a:	2001      	movs	r0, #1
 800122c:	e002      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 800122e:	2001      	movs	r0, #1
 8001230:	e000      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 8001232:	2000      	movs	r0, #0
}
 8001234:	b002      	add	sp, #8
 8001236:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001238:	2001      	movs	r0, #1
 800123a:	e7fb      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 800123c:	2001      	movs	r0, #1
 800123e:	e7f9      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
 8001240:	2001      	movs	r0, #1
 8001242:	e7f7      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
 8001244:	2001      	movs	r0, #1
 8001246:	e7f5      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
 8001248:	2001      	movs	r0, #1
 800124a:	e7f3      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
 800124c:	2001      	movs	r0, #1
 800124e:	e7f1      	b.n	8001234 <HAL_RCC_OscConfig+0x3d4>
 8001250:	40023800 	.word	0x40023800
 8001254:	42470000 	.word	0x42470000

08001258 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001258:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800125a:	4b33      	ldr	r3, [pc, #204]	@ (8001328 <HAL_RCC_GetSysClockFreq+0xd0>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	f003 030c 	and.w	r3, r3, #12
 8001262:	2b04      	cmp	r3, #4
 8001264:	d05b      	beq.n	800131e <HAL_RCC_GetSysClockFreq+0xc6>
 8001266:	2b08      	cmp	r3, #8
 8001268:	d15b      	bne.n	8001322 <HAL_RCC_GetSysClockFreq+0xca>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800126a:	4b2f      	ldr	r3, [pc, #188]	@ (8001328 <HAL_RCC_GetSysClockFreq+0xd0>)
 800126c:	685a      	ldr	r2, [r3, #4]
 800126e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001278:	d02c      	beq.n	80012d4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800127a:	4b2b      	ldr	r3, [pc, #172]	@ (8001328 <HAL_RCC_GetSysClockFreq+0xd0>)
 800127c:	6858      	ldr	r0, [r3, #4]
 800127e:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001282:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001286:	ebbc 0c00 	subs.w	ip, ip, r0
 800128a:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800128e:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001292:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001296:	ea4f 118c 	mov.w	r1, ip, lsl #6
 800129a:	ebb1 010c 	subs.w	r1, r1, ip
 800129e:	eb63 030e 	sbc.w	r3, r3, lr
 80012a2:	00db      	lsls	r3, r3, #3
 80012a4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80012a8:	00c9      	lsls	r1, r1, #3
 80012aa:	eb11 0c00 	adds.w	ip, r1, r0
 80012ae:	f143 0300 	adc.w	r3, r3, #0
 80012b2:	0259      	lsls	r1, r3, #9
 80012b4:	2300      	movs	r3, #0
 80012b6:	ea4f 204c 	mov.w	r0, ip, lsl #9
 80012ba:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 80012be:	f7ff f821 	bl	8000304 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80012c2:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <HAL_RCC_GetSysClockFreq+0xd0>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80012ca:	3301      	adds	r3, #1
 80012cc:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80012ce:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80012d2:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012d4:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <HAL_RCC_GetSysClockFreq+0xd0>)
 80012d6:	6858      	ldr	r0, [r3, #4]
 80012d8:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80012dc:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80012e0:	ebbc 0c00 	subs.w	ip, ip, r0
 80012e4:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80012e8:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80012ec:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80012f0:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80012f4:	ebb1 010c 	subs.w	r1, r1, ip
 80012f8:	eb63 030e 	sbc.w	r3, r3, lr
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001302:	00c9      	lsls	r1, r1, #3
 8001304:	eb11 0c00 	adds.w	ip, r1, r0
 8001308:	f143 0300 	adc.w	r3, r3, #0
 800130c:	0299      	lsls	r1, r3, #10
 800130e:	2300      	movs	r3, #0
 8001310:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001314:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001318:	f7fe fff4 	bl	8000304 <__aeabi_uldivmod>
 800131c:	e7d1      	b.n	80012c2 <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 800131e:	4803      	ldr	r0, [pc, #12]	@ (800132c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001320:	e7d7      	b.n	80012d2 <HAL_RCC_GetSysClockFreq+0x7a>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001322:	4803      	ldr	r0, [pc, #12]	@ (8001330 <HAL_RCC_GetSysClockFreq+0xd8>)
  return sysclockfreq;
 8001324:	e7d5      	b.n	80012d2 <HAL_RCC_GetSysClockFreq+0x7a>
 8001326:	bf00      	nop
 8001328:	40023800 	.word	0x40023800
 800132c:	007a1200 	.word	0x007a1200
 8001330:	00f42400 	.word	0x00f42400

08001334 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001334:	2800      	cmp	r0, #0
 8001336:	f000 809b 	beq.w	8001470 <HAL_RCC_ClockConfig+0x13c>
{
 800133a:	b570      	push	{r4, r5, r6, lr}
 800133c:	460d      	mov	r5, r1
 800133e:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001340:	4b4f      	ldr	r3, [pc, #316]	@ (8001480 <HAL_RCC_ClockConfig+0x14c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0307 	and.w	r3, r3, #7
 8001348:	428b      	cmp	r3, r1
 800134a:	d208      	bcs.n	800135e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800134c:	b2cb      	uxtb	r3, r1
 800134e:	4a4c      	ldr	r2, [pc, #304]	@ (8001480 <HAL_RCC_ClockConfig+0x14c>)
 8001350:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001352:	6813      	ldr	r3, [r2, #0]
 8001354:	f003 0307 	and.w	r3, r3, #7
 8001358:	428b      	cmp	r3, r1
 800135a:	f040 808b 	bne.w	8001474 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800135e:	6823      	ldr	r3, [r4, #0]
 8001360:	f013 0f02 	tst.w	r3, #2
 8001364:	d017      	beq.n	8001396 <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001366:	f013 0f04 	tst.w	r3, #4
 800136a:	d004      	beq.n	8001376 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800136c:	4a45      	ldr	r2, [pc, #276]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 800136e:	6893      	ldr	r3, [r2, #8]
 8001370:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001374:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001376:	6823      	ldr	r3, [r4, #0]
 8001378:	f013 0f08 	tst.w	r3, #8
 800137c:	d004      	beq.n	8001388 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800137e:	4a41      	ldr	r2, [pc, #260]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 8001380:	6893      	ldr	r3, [r2, #8]
 8001382:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001386:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001388:	4a3e      	ldr	r2, [pc, #248]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 800138a:	6893      	ldr	r3, [r2, #8]
 800138c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001390:	68a1      	ldr	r1, [r4, #8]
 8001392:	430b      	orrs	r3, r1
 8001394:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001396:	6823      	ldr	r3, [r4, #0]
 8001398:	f013 0f01 	tst.w	r3, #1
 800139c:	d032      	beq.n	8001404 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139e:	6863      	ldr	r3, [r4, #4]
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d021      	beq.n	80013e8 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013a4:	1e9a      	subs	r2, r3, #2
 80013a6:	2a01      	cmp	r2, #1
 80013a8:	d925      	bls.n	80013f6 <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013aa:	4a36      	ldr	r2, [pc, #216]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 80013ac:	6812      	ldr	r2, [r2, #0]
 80013ae:	f012 0f02 	tst.w	r2, #2
 80013b2:	d061      	beq.n	8001478 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b4:	4933      	ldr	r1, [pc, #204]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 80013b6:	688a      	ldr	r2, [r1, #8]
 80013b8:	f022 0203 	bic.w	r2, r2, #3
 80013bc:	4313      	orrs	r3, r2
 80013be:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80013c0:	f7ff fb20 	bl	8000a04 <HAL_GetTick>
 80013c4:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f003 030c 	and.w	r3, r3, #12
 80013ce:	6862      	ldr	r2, [r4, #4]
 80013d0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80013d4:	d016      	beq.n	8001404 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d6:	f7ff fb15 	bl	8000a04 <HAL_GetTick>
 80013da:	1b80      	subs	r0, r0, r6
 80013dc:	f241 3388 	movw	r3, #5000	@ 0x1388
 80013e0:	4298      	cmp	r0, r3
 80013e2:	d9f0      	bls.n	80013c6 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 80013e4:	2003      	movs	r0, #3
 80013e6:	e042      	b.n	800146e <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013e8:	4a26      	ldr	r2, [pc, #152]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 80013ea:	6812      	ldr	r2, [r2, #0]
 80013ec:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80013f0:	d1e0      	bne.n	80013b4 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80013f2:	2001      	movs	r0, #1
 80013f4:	e03b      	b.n	800146e <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013f6:	4a23      	ldr	r2, [pc, #140]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 80013f8:	6812      	ldr	r2, [r2, #0]
 80013fa:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80013fe:	d1d9      	bne.n	80013b4 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001400:	2001      	movs	r0, #1
 8001402:	e034      	b.n	800146e <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001404:	4b1e      	ldr	r3, [pc, #120]	@ (8001480 <HAL_RCC_ClockConfig+0x14c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0307 	and.w	r3, r3, #7
 800140c:	42ab      	cmp	r3, r5
 800140e:	d907      	bls.n	8001420 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001410:	b2ea      	uxtb	r2, r5
 8001412:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <HAL_RCC_ClockConfig+0x14c>)
 8001414:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 0307 	and.w	r3, r3, #7
 800141c:	42ab      	cmp	r3, r5
 800141e:	d12d      	bne.n	800147c <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001420:	6823      	ldr	r3, [r4, #0]
 8001422:	f013 0f04 	tst.w	r3, #4
 8001426:	d006      	beq.n	8001436 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001428:	4a16      	ldr	r2, [pc, #88]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 800142a:	6893      	ldr	r3, [r2, #8]
 800142c:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001430:	68e1      	ldr	r1, [r4, #12]
 8001432:	430b      	orrs	r3, r1
 8001434:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001436:	6823      	ldr	r3, [r4, #0]
 8001438:	f013 0f08 	tst.w	r3, #8
 800143c:	d007      	beq.n	800144e <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800143e:	4a11      	ldr	r2, [pc, #68]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 8001440:	6893      	ldr	r3, [r2, #8]
 8001442:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001446:	6921      	ldr	r1, [r4, #16]
 8001448:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800144c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800144e:	f7ff ff03 	bl	8001258 <HAL_RCC_GetSysClockFreq>
 8001452:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <HAL_RCC_ClockConfig+0x150>)
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800145a:	4a0b      	ldr	r2, [pc, #44]	@ (8001488 <HAL_RCC_ClockConfig+0x154>)
 800145c:	5cd3      	ldrb	r3, [r2, r3]
 800145e:	40d8      	lsrs	r0, r3
 8001460:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <HAL_RCC_ClockConfig+0x158>)
 8001462:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001464:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <HAL_RCC_ClockConfig+0x15c>)
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f7ff fa80 	bl	800096c <HAL_InitTick>
  return HAL_OK;
 800146c:	2000      	movs	r0, #0
}
 800146e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001470:	2001      	movs	r0, #1
}
 8001472:	4770      	bx	lr
      return HAL_ERROR;
 8001474:	2001      	movs	r0, #1
 8001476:	e7fa      	b.n	800146e <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8001478:	2001      	movs	r0, #1
 800147a:	e7f8      	b.n	800146e <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 800147c:	2001      	movs	r0, #1
 800147e:	e7f6      	b.n	800146e <HAL_RCC_ClockConfig+0x13a>
 8001480:	40023c00 	.word	0x40023c00
 8001484:	40023800 	.word	0x40023800
 8001488:	080018dc 	.word	0x080018dc
 800148c:	20000008 	.word	0x20000008
 8001490:	20000004 	.word	0x20000004

08001494 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001494:	4b01      	ldr	r3, [pc, #4]	@ (800149c <HAL_RCC_GetHCLKFreq+0x8>)
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	20000008 	.word	0x20000008

080014a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014a0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014a2:	f7ff fff7 	bl	8001494 <HAL_RCC_GetHCLKFreq>
 80014a6:	4b04      	ldr	r3, [pc, #16]	@ (80014b8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80014ae:	4a03      	ldr	r2, [pc, #12]	@ (80014bc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80014b0:	5cd3      	ldrb	r3, [r2, r3]
}
 80014b2:	40d8      	lsrs	r0, r3
 80014b4:	bd08      	pop	{r3, pc}
 80014b6:	bf00      	nop
 80014b8:	40023800 	.word	0x40023800
 80014bc:	080018d4 	.word	0x080018d4

080014c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014c0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014c2:	f7ff ffe7 	bl	8001494 <HAL_RCC_GetHCLKFreq>
 80014c6:	4b04      	ldr	r3, [pc, #16]	@ (80014d8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80014ce:	4a03      	ldr	r2, [pc, #12]	@ (80014dc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80014d0:	5cd3      	ldrb	r3, [r2, r3]
}
 80014d2:	40d8      	lsrs	r0, r3
 80014d4:	bd08      	pop	{r3, pc}
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800
 80014dc:	080018d4 	.word	0x080018d4

080014e0 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80014e0:	2800      	cmp	r0, #0
 80014e2:	d05a      	beq.n	800159a <HAL_SPI_Init+0xba>
{
 80014e4:	b510      	push	{r4, lr}
 80014e6:	4604      	mov	r4, r0
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80014e8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80014ea:	b933      	cbnz	r3, 80014fa <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80014ec:	6843      	ldr	r3, [r0, #4]
 80014ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80014f2:	d005      	beq.n	8001500 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61c3      	str	r3, [r0, #28]
 80014f8:	e002      	b.n	8001500 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80014fa:	2300      	movs	r3, #0
 80014fc:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80014fe:	6143      	str	r3, [r0, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001500:	2300      	movs	r3, #0
 8001502:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001504:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8001508:	2b00      	cmp	r3, #0
 800150a:	d040      	beq.n	800158e <HAL_SPI_Init+0xae>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800150c:	2302      	movs	r3, #2
 800150e:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001512:	6822      	ldr	r2, [r4, #0]
 8001514:	6813      	ldr	r3, [r2, #0]
 8001516:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800151a:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800151c:	6863      	ldr	r3, [r4, #4]
 800151e:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8001522:	68a2      	ldr	r2, [r4, #8]
 8001524:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 8001528:	4313      	orrs	r3, r2
 800152a:	68e2      	ldr	r2, [r4, #12]
 800152c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001530:	4313      	orrs	r3, r2
 8001532:	6922      	ldr	r2, [r4, #16]
 8001534:	f002 0202 	and.w	r2, r2, #2
 8001538:	4313      	orrs	r3, r2
 800153a:	6962      	ldr	r2, [r4, #20]
 800153c:	f002 0201 	and.w	r2, r2, #1
 8001540:	4313      	orrs	r3, r2
 8001542:	69a2      	ldr	r2, [r4, #24]
 8001544:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8001548:	4313      	orrs	r3, r2
 800154a:	69e2      	ldr	r2, [r4, #28]
 800154c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8001550:	4313      	orrs	r3, r2
 8001552:	6a22      	ldr	r2, [r4, #32]
 8001554:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8001558:	4313      	orrs	r3, r2
 800155a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800155c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001560:	6821      	ldr	r1, [r4, #0]
 8001562:	4313      	orrs	r3, r2
 8001564:	600b      	str	r3, [r1, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001566:	8b63      	ldrh	r3, [r4, #26]
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800156e:	f002 0210 	and.w	r2, r2, #16
 8001572:	6821      	ldr	r1, [r4, #0]
 8001574:	4313      	orrs	r3, r2
 8001576:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001578:	6822      	ldr	r2, [r4, #0]
 800157a:	69d3      	ldr	r3, [r2, #28]
 800157c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001580:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001582:	2000      	movs	r0, #0
 8001584:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001586:	2301      	movs	r3, #1
 8001588:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  return HAL_OK;
}
 800158c:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 800158e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8001592:	4620      	mov	r0, r4
 8001594:	f7ff f972 	bl	800087c <HAL_SPI_MspInit>
 8001598:	e7b8      	b.n	800150c <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 800159a:	2001      	movs	r0, #1
}
 800159c:	4770      	bx	lr
	...

080015a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015a0:	b510      	push	{r4, lr}
 80015a2:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015a4:	6802      	ldr	r2, [r0, #0]
 80015a6:	6913      	ldr	r3, [r2, #16]
 80015a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015ac:	68c1      	ldr	r1, [r0, #12]
 80015ae:	430b      	orrs	r3, r1
 80015b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80015b2:	6883      	ldr	r3, [r0, #8]
 80015b4:	6902      	ldr	r2, [r0, #16]
 80015b6:	431a      	orrs	r2, r3
 80015b8:	6943      	ldr	r3, [r0, #20]
 80015ba:	431a      	orrs	r2, r3
 80015bc:	69c3      	ldr	r3, [r0, #28]
 80015be:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80015c0:	6801      	ldr	r1, [r0, #0]
 80015c2:	68cb      	ldr	r3, [r1, #12]
 80015c4:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80015c8:	f023 030c 	bic.w	r3, r3, #12
 80015cc:	4313      	orrs	r3, r2
 80015ce:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80015d0:	6802      	ldr	r2, [r0, #0]
 80015d2:	6953      	ldr	r3, [r2, #20]
 80015d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80015d8:	6981      	ldr	r1, [r0, #24]
 80015da:	430b      	orrs	r3, r1
 80015dc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80015de:	6803      	ldr	r3, [r0, #0]
 80015e0:	4a31      	ldr	r2, [pc, #196]	@ (80016a8 <UART_SetConfig+0x108>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d006      	beq.n	80015f4 <UART_SetConfig+0x54>
 80015e6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d002      	beq.n	80015f4 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80015ee:	f7ff ff57 	bl	80014a0 <HAL_RCC_GetPCLK1Freq>
 80015f2:	e001      	b.n	80015f8 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 80015f4:	f7ff ff64 	bl	80014c0 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80015f8:	69e3      	ldr	r3, [r4, #28]
 80015fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80015fe:	d029      	beq.n	8001654 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001600:	2100      	movs	r1, #0
 8001602:	1803      	adds	r3, r0, r0
 8001604:	4149      	adcs	r1, r1
 8001606:	181b      	adds	r3, r3, r0
 8001608:	f141 0100 	adc.w	r1, r1, #0
 800160c:	00c9      	lsls	r1, r1, #3
 800160e:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	1818      	adds	r0, r3, r0
 8001616:	6863      	ldr	r3, [r4, #4]
 8001618:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800161c:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8001620:	f141 0100 	adc.w	r1, r1, #0
 8001624:	f7fe fe6e 	bl	8000304 <__aeabi_uldivmod>
 8001628:	4a20      	ldr	r2, [pc, #128]	@ (80016ac <UART_SetConfig+0x10c>)
 800162a:	fba2 3100 	umull	r3, r1, r2, r0
 800162e:	0949      	lsrs	r1, r1, #5
 8001630:	2364      	movs	r3, #100	@ 0x64
 8001632:	fb03 0311 	mls	r3, r3, r1, r0
 8001636:	011b      	lsls	r3, r3, #4
 8001638:	3332      	adds	r3, #50	@ 0x32
 800163a:	fba2 2303 	umull	r2, r3, r2, r3
 800163e:	095b      	lsrs	r3, r3, #5
 8001640:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001644:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001648:	f003 030f 	and.w	r3, r3, #15
 800164c:	6821      	ldr	r1, [r4, #0]
 800164e:	4413      	add	r3, r2
 8001650:	608b      	str	r3, [r1, #8]
  }
}
 8001652:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001654:	2300      	movs	r3, #0
 8001656:	1802      	adds	r2, r0, r0
 8001658:	eb43 0103 	adc.w	r1, r3, r3
 800165c:	1812      	adds	r2, r2, r0
 800165e:	f141 0100 	adc.w	r1, r1, #0
 8001662:	00c9      	lsls	r1, r1, #3
 8001664:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001668:	00d2      	lsls	r2, r2, #3
 800166a:	1810      	adds	r0, r2, r0
 800166c:	f141 0100 	adc.w	r1, r1, #0
 8001670:	6862      	ldr	r2, [r4, #4]
 8001672:	1892      	adds	r2, r2, r2
 8001674:	415b      	adcs	r3, r3
 8001676:	f7fe fe45 	bl	8000304 <__aeabi_uldivmod>
 800167a:	4a0c      	ldr	r2, [pc, #48]	@ (80016ac <UART_SetConfig+0x10c>)
 800167c:	fba2 3100 	umull	r3, r1, r2, r0
 8001680:	0949      	lsrs	r1, r1, #5
 8001682:	2364      	movs	r3, #100	@ 0x64
 8001684:	fb03 0311 	mls	r3, r3, r1, r0
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	3332      	adds	r3, #50	@ 0x32
 800168c:	fba2 2303 	umull	r2, r3, r2, r3
 8001690:	095b      	lsrs	r3, r3, #5
 8001692:	005a      	lsls	r2, r3, #1
 8001694:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8001698:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800169c:	f003 0307 	and.w	r3, r3, #7
 80016a0:	6821      	ldr	r1, [r4, #0]
 80016a2:	4413      	add	r3, r2
 80016a4:	608b      	str	r3, [r1, #8]
 80016a6:	e7d4      	b.n	8001652 <UART_SetConfig+0xb2>
 80016a8:	40011000 	.word	0x40011000
 80016ac:	51eb851f 	.word	0x51eb851f

080016b0 <HAL_UART_Init>:
  if (huart == NULL)
 80016b0:	b360      	cbz	r0, 800170c <HAL_UART_Init+0x5c>
{
 80016b2:	b510      	push	{r4, lr}
 80016b4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80016b6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80016ba:	b313      	cbz	r3, 8001702 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 80016bc:	2324      	movs	r3, #36	@ 0x24
 80016be:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80016c2:	6822      	ldr	r2, [r4, #0]
 80016c4:	68d3      	ldr	r3, [r2, #12]
 80016c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80016ca:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80016cc:	4620      	mov	r0, r4
 80016ce:	f7ff ff67 	bl	80015a0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80016d2:	6822      	ldr	r2, [r4, #0]
 80016d4:	6913      	ldr	r3, [r2, #16]
 80016d6:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80016da:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80016dc:	6822      	ldr	r2, [r4, #0]
 80016de:	6953      	ldr	r3, [r2, #20]
 80016e0:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80016e4:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80016e6:	6822      	ldr	r2, [r4, #0]
 80016e8:	68d3      	ldr	r3, [r2, #12]
 80016ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016ee:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016f0:	2000      	movs	r0, #0
 80016f2:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80016f4:	2320      	movs	r3, #32
 80016f6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80016fa:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80016fe:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8001700:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001702:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8001706:	f000 f84d 	bl	80017a4 <HAL_UART_MspInit>
 800170a:	e7d7      	b.n	80016bc <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800170c:	2001      	movs	r0, #1
}
 800170e:	4770      	bx	lr

08001710 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001710:	e7fe      	b.n	8001710 <NMI_Handler>

08001712 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001712:	e7fe      	b.n	8001712 <HardFault_Handler>

08001714 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001714:	e7fe      	b.n	8001714 <MemManage_Handler>

08001716 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001716:	e7fe      	b.n	8001716 <BusFault_Handler>

08001718 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001718:	e7fe      	b.n	8001718 <UsageFault_Handler>

0800171a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800171a:	4770      	bx	lr

0800171c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800171c:	4770      	bx	lr

0800171e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800171e:	4770      	bx	lr

08001720 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001720:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001722:	f7ff f963 	bl	80009ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001726:	bd08      	pop	{r3, pc}

08001728 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001728:	4a03      	ldr	r2, [pc, #12]	@ (8001738 <SystemInit+0x10>)
 800172a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800172e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001732:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001736:	4770      	bx	lr
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800173c:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800173e:	480a      	ldr	r0, [pc, #40]	@ (8001768 <MX_USART1_UART_Init+0x2c>)
 8001740:	4b0a      	ldr	r3, [pc, #40]	@ (800176c <MX_USART1_UART_Init+0x30>)
 8001742:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8001744:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001748:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800174a:	2300      	movs	r3, #0
 800174c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800174e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001750:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001752:	220c      	movs	r2, #12
 8001754:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001756:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001758:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800175a:	f7ff ffa9 	bl	80016b0 <HAL_UART_Init>
 800175e:	b900      	cbnz	r0, 8001762 <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001760:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001762:	f7fe ffe3 	bl	800072c <Error_Handler>
}
 8001766:	e7fb      	b.n	8001760 <MX_USART1_UART_Init+0x24>
 8001768:	2000014c 	.word	0x2000014c
 800176c:	40011000 	.word	0x40011000

08001770 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001770:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001772:	480a      	ldr	r0, [pc, #40]	@ (800179c <MX_USART2_UART_Init+0x2c>)
 8001774:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <MX_USART2_UART_Init+0x30>)
 8001776:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8001778:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800177c:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800177e:	2300      	movs	r3, #0
 8001780:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001782:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001784:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001786:	220c      	movs	r2, #12
 8001788:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800178c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800178e:	f7ff ff8f 	bl	80016b0 <HAL_UART_Init>
 8001792:	b900      	cbnz	r0, 8001796 <MX_USART2_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001794:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001796:	f7fe ffc9 	bl	800072c <Error_Handler>
}
 800179a:	e7fb      	b.n	8001794 <MX_USART2_UART_Init+0x24>
 800179c:	20000104 	.word	0x20000104
 80017a0:	40004400 	.word	0x40004400

080017a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017a4:	b500      	push	{lr}
 80017a6:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	2300      	movs	r3, #0
 80017aa:	9305      	str	r3, [sp, #20]
 80017ac:	9306      	str	r3, [sp, #24]
 80017ae:	9307      	str	r3, [sp, #28]
 80017b0:	9308      	str	r3, [sp, #32]
 80017b2:	9309      	str	r3, [sp, #36]	@ 0x24
  if(uartHandle->Instance==USART1)
 80017b4:	6803      	ldr	r3, [r0, #0]
 80017b6:	4a28      	ldr	r2, [pc, #160]	@ (8001858 <HAL_UART_MspInit+0xb4>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d005      	beq.n	80017c8 <HAL_UART_MspInit+0x24>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 80017bc:	4a27      	ldr	r2, [pc, #156]	@ (800185c <HAL_UART_MspInit+0xb8>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d026      	beq.n	8001810 <HAL_UART_MspInit+0x6c>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80017c2:	b00b      	add	sp, #44	@ 0x2c
 80017c4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80017c8:	2100      	movs	r1, #0
 80017ca:	9101      	str	r1, [sp, #4]
 80017cc:	4b24      	ldr	r3, [pc, #144]	@ (8001860 <HAL_UART_MspInit+0xbc>)
 80017ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80017d0:	f042 0210 	orr.w	r2, r2, #16
 80017d4:	645a      	str	r2, [r3, #68]	@ 0x44
 80017d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80017d8:	f002 0210 	and.w	r2, r2, #16
 80017dc:	9201      	str	r2, [sp, #4]
 80017de:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e0:	9102      	str	r1, [sp, #8]
 80017e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017e4:	f042 0201 	orr.w	r2, r2, #1
 80017e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80017ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ec:	f003 0301 	and.w	r3, r3, #1
 80017f0:	9302      	str	r3, [sp, #8]
 80017f2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80017f4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80017f8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fa:	2302      	movs	r3, #2
 80017fc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fe:	2303      	movs	r3, #3
 8001800:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001802:	2307      	movs	r3, #7
 8001804:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001806:	a905      	add	r1, sp, #20
 8001808:	4816      	ldr	r0, [pc, #88]	@ (8001864 <HAL_UART_MspInit+0xc0>)
 800180a:	f7ff fa11 	bl	8000c30 <HAL_GPIO_Init>
 800180e:	e7d8      	b.n	80017c2 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001810:	2100      	movs	r1, #0
 8001812:	9103      	str	r1, [sp, #12]
 8001814:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <HAL_UART_MspInit+0xbc>)
 8001816:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001818:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800181c:	641a      	str	r2, [r3, #64]	@ 0x40
 800181e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001820:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8001824:	9203      	str	r2, [sp, #12]
 8001826:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001828:	9104      	str	r1, [sp, #16]
 800182a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800182c:	f042 0201 	orr.w	r2, r2, #1
 8001830:	631a      	str	r2, [r3, #48]	@ 0x30
 8001832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	9304      	str	r3, [sp, #16]
 800183a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800183c:	230c      	movs	r3, #12
 800183e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001840:	2302      	movs	r3, #2
 8001842:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001844:	2303      	movs	r3, #3
 8001846:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001848:	2307      	movs	r3, #7
 800184a:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184c:	a905      	add	r1, sp, #20
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <HAL_UART_MspInit+0xc0>)
 8001850:	f7ff f9ee 	bl	8000c30 <HAL_GPIO_Init>
}
 8001854:	e7b5      	b.n	80017c2 <HAL_UART_MspInit+0x1e>
 8001856:	bf00      	nop
 8001858:	40011000 	.word	0x40011000
 800185c:	40004400 	.word	0x40004400
 8001860:	40023800 	.word	0x40023800
 8001864:	40020000 	.word	0x40020000

08001868 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001868:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800186c:	f7ff ff5c 	bl	8001728 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001870:	480c      	ldr	r0, [pc, #48]	@ (80018a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001872:	490d      	ldr	r1, [pc, #52]	@ (80018a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001874:	4a0d      	ldr	r2, [pc, #52]	@ (80018ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001878:	e002      	b.n	8001880 <LoopCopyDataInit>

0800187a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800187a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800187c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800187e:	3304      	adds	r3, #4

08001880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001884:	d3f9      	bcc.n	800187a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001886:	4a0a      	ldr	r2, [pc, #40]	@ (80018b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001888:	4c0a      	ldr	r4, [pc, #40]	@ (80018b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800188c:	e001      	b.n	8001892 <LoopFillZerobss>

0800188e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800188e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001890:	3204      	adds	r2, #4

08001892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001894:	d3fb      	bcc.n	800188e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001896:	f7fe fcbb 	bl	8000210 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800189a:	f7fe ff9d 	bl	80007d8 <main>
  bx  lr    
 800189e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80018a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80018ac:	080018fc 	.word	0x080018fc
  ldr r2, =_sbss
 80018b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80018b4:	20000194 	.word	0x20000194

080018b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018b8:	e7fe      	b.n	80018b8 <ADC_IRQHandler>
	...

080018bc <_init>:
 80018bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018be:	bf00      	nop
 80018c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018c2:	bc08      	pop	{r3}
 80018c4:	469e      	mov	lr, r3
 80018c6:	4770      	bx	lr

080018c8 <_fini>:
 80018c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018ca:	bf00      	nop
 80018cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018ce:	bc08      	pop	{r3}
 80018d0:	469e      	mov	lr, r3
 80018d2:	4770      	bx	lr
