#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov  8 14:11:51 2024
# Process ID: 9368
# Current directory: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_splitter_0_0_synth_1
# Command line: vivado -log design_1_splitter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_splitter_0_0.tcl
# Log file: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_splitter_0_0_synth_1/design_1_splitter_0_0.vds
# Journal file: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_splitter_0_0_synth_1/vivado.jou
# Running On: GU603VV, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 10, Host memory: 16403 MB
#-----------------------------------------------------------
source design_1_splitter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_splitter_0_0
Command: synth_design -top design_1_splitter_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9668
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.301 ; gain = 362.832 ; free physical = 168 ; free virtual = 19332
Synthesis current peak Physical Memory [PSS] (MB): peak = 853.477; parent = 726.598; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2657.004; parent = 1659.305; children = 997.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_splitter_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/synth/design_1_splitter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'splitter' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/splitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'splitter' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/splitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_splitter_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/synth/design_1_splitter_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1726.270 ; gain = 429.801 ; free physical = 290 ; free virtual = 18496
Synthesis current peak Physical Memory [PSS] (MB): peak = 853.477; parent = 726.598; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2723.973; parent = 1726.273; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1741.113 ; gain = 444.645 ; free physical = 257 ; free virtual = 18169
Synthesis current peak Physical Memory [PSS] (MB): peak = 853.477; parent = 726.598; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2738.816; parent = 1741.117; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1749.117 ; gain = 452.648 ; free physical = 228 ; free virtual = 18070
Synthesis current peak Physical Memory [PSS] (MB): peak = 853.477; parent = 726.598; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2746.820; parent = 1749.121; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1749.117 ; gain = 452.648 ; free physical = 292 ; free virtual = 18107
Synthesis current peak Physical Memory [PSS] (MB): peak = 853.477; parent = 726.598; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2746.820; parent = 1749.121; children = 997.699
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_splitter_0_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 251 ; free virtual = 16100
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 293 ; free virtual = 16100
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 281 ; free virtual = 16088
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 245 ; free virtual = 15875
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 263 ; free virtual = 15893
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 259 ; free virtual = 15890
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 252 ; free virtual = 15882
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 256 ; free virtual = 15887
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 259 ; free virtual = 15889
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 259 ; free virtual = 15889
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.170; parent = 861.940; children = 126.879
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.102; parent = 1870.402; children = 997.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1870.398 ; gain = 573.930 ; free physical = 263 ; free virtual = 15893
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1870.406 ; gain = 573.930 ; free physical = 265 ; free virtual = 15895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.406 ; gain = 0.000 ; free physical = 277 ; free virtual = 15910
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.992 ; gain = 0.000 ; free physical = 558 ; free virtual = 16197
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 52becc58
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1959.992 ; gain = 663.523 ; free physical = 835 ; free virtual = 16474
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_splitter_0_0_synth_1/design_1_splitter_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.113 ; gain = 294.121 ; free physical = 1023 ; free virtual = 16788
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_splitter_0_0, cache-ID = 8083ef8033fca37a
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_splitter_0_0_synth_1/design_1_splitter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_splitter_0_0_utilization_synth.rpt -pb design_1_splitter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 14:12:24 2024...
