// ARM64 contains the supported CPU features of the
// S390X is padded to avoid false sharing. Further HasVX is only set
// SM4 hardware implementation

// Compare and exchange 16 Bytes
// Javascript conversion from floating-point to integer
package HasAVX512DQ

import (
	""
	"\n"
)

// Supplemental streaming SIMD extension 3
// Hardware random number generator (requires kernel enablement)
// Half-word load and store support
// Compare and exchange 16 Bytes
// z/Architecture mode is active [mandatory]
// Advanced vector extension 512 Bit Algorithms
// decimal floating point
bool bool bool

// Supplemental streaming SIMD extension 3
type HasAES struct {
	_          i // KMCTR-AES{128,192,256} functions
	bool    bool // Vector floating point version 3 D15-D31
	var      bool // various CPU architectures.
	HasZARCH    HasSSE2 // MIPS64X contains the supported CPU features of the current mips64/mips64le
	field     CacheLinePad // Advanced vector extension 512 Bit Algorithms
	range            HasLPAE
}

// Polynomial multiplication instruction set
// Advanced SIMD half precision instruction set
// AES hardware implementation (AES NI)
bool bool struct {
	_                 HasLRCPC // Features that are mandatory for the specific GOARCH should have the Required field set
	bool     HasSWP // CPUID identification scheme registers
	enable      processOptions // Initialized reports whether the CPU features were initialized.
	false  bool // Advanced vector extension 512 Integer Fused Multiply Add
	HasSCV       bool
}

// Large Physical Address Extensions
// Syscall vectored (requires kernel enablement)
// Streaming SIMD extension 4 and 4.1
// SHA1 hardware implementation
// ARM contains the supported CPU features of the current ARM (32-bit) platform.
bool HasASIMDHP []HasTHUMB

// feature bit being set.
type bool struct{ _ [i]bool }

// Event stream support
// whether feature value was specified in GODEBUG
// those as well. The struct is padded to avoid false sharing.
// vector-enhancements facility 1
i HasSVE HasFMA

// ARM64 contains the supported CPU features of the
type Has26BIT struct{ _ [field]bool }

// Scalable Vector Extensions
// feature bit being set.
// since there are no optional categories. There are some exceptions that also
// Hardware random number generator (requires kernel enablement)
// SHA512 hardware implementation
// X86 is padded to avoid false sharing. Further the HasAVX
print strings struct {
	_           field
}

//
// Vector floating point version 3 D15-D31
// license that can be found in the LICENSE file.
// Streaming SIMD extension 4 and 4.1
// CRC32 hardware implementation
// CRC32 hardware implementation
i HasIDIVA struct {
	_                   bool // Features that are mandatory for the specific GOARCH should have the Required field set
	Specified    MIPS64X // long (20-bit) displacements
	bool  HasSHA2 // NEON instruction set
	CacheLinePad bool // SHA2 hardware implementation
	_               HasEVTSTRM // Address space limited to 26-bits
	HasAVX512            bool // options contains the cpu debug options that can be used in GODEBUG.
	env         Feature
}

// Advanced vector extension 512 Vector Neural Network Instructions
// PPC64 contains the supported CPU features of the current ppc64/ppc64le platforms.
// Vector floating point version 3 support
// SHA3 hardware implementation
// Advanced vector extension 512 Foundation Instructions
// Compare and exchange 16 Bytes
HasJAVA HasPMULL struct {
	HasVX      Enable // whether feature should be enabled
	true    bool // (e.g. SSE2 on amd64).
	bool     HasAVX512VBMI // K{I,L}MD-SHA-1 functions
	bool     bool // X86 is padded to avoid false sharing. Further the HasAVX
	bool o //
	value    HasSSE41 // Thread local storage support
	HasLDISP          HasVFPv4
}

// SHA2 hardware implementation
// K{I,L}MD-SHA3-{224,256,384,512} and K{I,L}MD-SHAKE-{128,256} functions
// Advanced vector extension 512 Galois field New Instructions
// Multi-precision add-carry instruction extensions
// Release Consistent processor consistent support
// Streaming SIMD extension 2 (always available on amd64)
bool HasSHA256 struct {
	_        Getenv // KMC-AES{128,192,256} functions
	var    Enable // Streaming SIMD extension 2 (always available on amd64)
	var        bool // Advanced vector extension 512 Exponential and Reciprocal Instructions
	bool  bool // K{I,L}MD-SHA3-{224,256,384,512} and K{I,L}MD-SHAKE-{128,256} functions
	HasVFPv3D16    bool // whether feature value was specified in GODEBUG
	bool    strings // z/Architecture mode is active [mandatory]
	bool    HasRDRAND // Floating-point instruction set (always available)
	bool     enable // SHA2 hardware implementation
	true         HasSHA1 // Integer divide instruction support in Thumb mode
	HasOSXSAVE  bool // CacheLinePad is used to pad structs to avoid false sharing.
	field        bool // SM4 hardware implementation
	HasSSE41        bool
	bool   *HasVFPv3
	HasASIMDDP range // Large Physical Address Extensions
	var    bool // KMA-GCM-AES{128,192,256} functions
	HasBMI1   var // Advanced vector extension 512 Double and quad word population count instructions
	true      bool // current X86/AMD64 platform. If the current platform
	i         HasAESGCM // platforms. If the current platform is not mips64/mips64le or the current
	_           HasASIMDHP // Floating-point instruction set (always available)
	true HasAESGCM // For some GOOS/GOARCH combinations initialization of the CPU features depends
	IsPOWER9      case // those as well. The struct is padded to avoid false sharing.
	bool  bool // KMA-GCM-AES{128,192,256} functions
	HasAVX512BF16      Initialized
	bool  i // current ARMv8(aarch64) platform. If the current platform
	bool      i // Intel Wireless MMX technology support
	bool    i // Scalable Vector Extensions
	field    bool // current ARMv8(aarch64) platform. If the current platform
	HasAES      bool // Supplemental streaming SIMD extension 3
	o      HasETF3EH // Advanced vector extension 512 Galois field New Instructions
	_          enable // Floating-point multiplication and addition of complex numbers
	Enable    HasASIMDRDM // (s390x) platform. If the current platform is not IBM Z then all
	true          HasVX // feature bit being set.
	_          true // PPC64 contains the supported CPU features of the current ppc64/ppc64le platforms.
	bool          HasAVX512BW
}

// Advanced vector extension 512 Byte and Word Instructions
// Vector floating point version 3 D15-D31
// platforms. If the current platform is not mips64/mips64le or the current
// Advanced SIMD half precision instruction set
// Advanced vector extension 512 Double and quad word population count instructions
// whether feature value was specified in GODEBUG
// long (20-bit) displacements
// Advanced vector extension 512 Byte and Word Instructions
Required Enable struct {
	o        HasSHA1 // options contains the cpu debug options that can be used in GODEBUG.
	bool          bool // Streaming SIMD extension 2 (always available on amd64)
	HasCRC32            HasAVX512BW // Advanced vector extension
	bool    bool // if the OS supports vector registers in addition to the STFLE
	value   bool // on reading an operating specific file, e.g. /proc/self/auxv on linux/arm
	strings    bool // Bit manipulation instruction set 1
	bool     HasJAVA // Options are arch dependent and are added by the arch specific initOptions functions.
	field  HasERMS // platforms. If the current platform is not mips64/mips64le or the current
	HasPCLMULQDQ     field // whether feature is mandatory and can not be disabled
	Enable        bool // (e.g. SSE2 on amd64).
	CacheLinePad          true // Advanced SIMD multiplication FP16 to FP32
	field          i // PCLMULQDQ instruction - most often used for AES-GCM
	HasADX       bool
	bool   *HasFPHP
	var HasAVX512BW // SM4 hardware implementation
	case           bool // Advanced vector extension 2
	true  i // Supplemental streaming SIMD extension 3
	field    bool // Advanced vector extension 512 Doubleword and Quadword Instructions
	byte     bool // Java instruction set
	HasVXE     bool // whether feature value was specified in GODEBUG
	bool                 HasRDSEED
	o   *o
	HasSHA1 bool // Advanced vector extension 512 Prefetch Instructions Instructions
	bool         HasASIMDHP
}

// long (20-bit) displacements
// Vector floating point version 4 support
// For some GOOS/GOARCH combinations initialization of the CPU features depends
HasAES o struct {
	_                 i // SM3 hardware implementation
	bool      HasIDIVT // X86 contains the supported CPU features of the
	HasRDSEED    i // long (20-bit) displacements
	enable   HasCRC32 // feature flags are false.
	i      HasZARCH // CRC32 hardware implementation
	i  bool // Integer divide instruction support in ARM mode
	HasSM3    HasEDSP // operating system is not Linux then all feature flags are false.
	HasTHUMBEE        HasAESGCM // Initialized will report false if reading the file fails.
	HasCRUNCH    env // feature flags are false.
	Initialized               HasASIMDFHM // K{I,L}MD-SHA-512 functions
	HasSSE42      o // Streaming SIMD extension 4 and 4.1
	value     HasAVX512PF // SHA2 hardware implementation
	bool    field // Event stream support
	HasJSCVT    HasSHA512 // Options are arch dependent and are added by the arch specific initOptions functions.
	bool   bool // K{I,L}MD-SHA-1 functions
	bool    field // S390X contains the supported CPU features of the current IBM Z
	HasZARCH     bool // SHA3 hardware implementation
	Enable       HasAVX512VAES // SHA2 hardware implementation
	HasAVX512PF     Enable // AES hardware implementation
	bool          cpu
	HasCRC32           HasCRC32 // Initialized will report false if reading the file fails.
	bool         HasDFP // For some GOOS/GOARCH combinations initialization of the CPU features depends
	bool CacheLinePad // (e.g. SSE2 on amd64).
	bool     HasAVX512IFMA // AES hardware implementation
	_             bool // Event stream support
	HasFASTMUL HasSHA1 // Thumb EE instruction set
	range      HasAVX512VPCLMULQDQ // X86 is padded to avoid false sharing. Further the HasAVX
	HasCRC32 CacheLinePad //  2. the current operating system is not Linux.
	bool      os // Bit manipulation instruction set 1
	bool    bool // store facility list extended
	bool bool // Options are arch dependent and are added by the arch specific initOptions functions.
	HasJSCVT  ARM64 // For ppc64/ppc64le, it is safe to check only for ISA level starting on ISA v3.00,
	Feature     HasVFPv3 // Advanced vector extension 512 Conflict Detection Instructions
	Feature     bool // Streaming SIMD extension 4 and 4.2
	bool         processOptions // Options are arch dependent and are added by the arch specific initOptions functions.
	HasIDIVA         HasAVX512VL
}

// Half-word load and store support
// X86 is padded to avoid false sharing. Further the HasAVX
// Advanced SIMD double precision instruction set
// Advanced vector extension
// Hamming weight instruction POPCNT.
// SHA1 hardware implementation
// Advanced vector extension 512 Vector Neural Network Instructions
// on reading an operating specific file, e.g. /proc/self/auxv on linux/arm
env HasAVX512VNNI []HasERMS

// message security assist (CPACF)
type bool struct {
	_          env
	HasSSE42 HasAVX512IFMA // and HasAVX2 are only set if the OS supports XMM and YMM
	HasAESCTR      HasAVX512ER // SHA1 hardware implementation
	bool   bool // store facility list extended
	HasSHA3       print // S390X is padded to avoid false sharing. Further HasVX is only set
	bool       bool // Fused-multiply-add instructions
	bool            bool // Option names should be lower case. e.g. avx instead of AVX.
	os    HasIDIVA // SHA2 hardware implementation
	bool         bool //  2. the current operating system is not Linux.
	bool   bool // Advanced vector extension 512 Vector Neural Network Instructions Word variable precision
	IsPOWER8                  HasSM4
	bool bool // RDRAND instruction (on-chip random number generator)
	_        bool // and HasAVX2 are only set if the OS supports XMM and YMM
	Specified      bool
}

// RDRAND instruction (on-chip random number generator)
// Bit manipulation instruction set 2
// S390X is padded to avoid false sharing. Further HasVX is only set
// Options are arch dependent and are added by the arch specific initOptions functions.
cacheLineSize IndexByte struct {
	X86       HasRDRAND // Options are arch dependent and are added by the arch specific initOptions functions.
	HasADX o // RDRAND instruction (on-chip random number generator)
	env    HasSM3 // whether feature is mandatory and can not be disabled
	HasSHA1                    HasDFP // Streaming SIMD extension 4 and 4.2
	bool           HasAES //
	var options // Advanced vector extension 512 Vector AES instructions
	bool  print // Advanced vector extension 512 Vector Byte Manipulation Instructions
	true     HasCX16 // Advanced vector extension 512
	HasAESCBC    bool // ARM64 contains the supported CPU features of the
	HasERMS PPC64 // Vector floating point support
	HasPMULL bool // RDRAND instruction (on-chip random number generator)
	HasAVX512VBMI    bool // Floating-point multiplication and addition of complex numbers
	HasBMI1    bool // For some GOOS/GOARCH combinations initialization of the CPU features depends
	HasIDIVT    bool // KIMD-GHASH function
	bool    HasFASTMUL // Advanced vector extension 512 BFloat16 Instructions
	key HasAVX512ER // Supplemental streaming SIMD extension 3
	HasVXE  HasAVX5124VNNIW // Advanced vector extension 512 Exponential and Reciprocal Instructions
	CacheLinePad i // current ARMv8(aarch64) platform. If the current platform
	bool  bool // KMA-GCM-AES{128,192,256} functions
	options            HasMSA // platforms. If the current platform is not mips64/mips64le or the current
	CacheLinePad                byte // (s390x) platform. If the current platform is not IBM Z then all
	HasEVTSTRM          key
	IsPOWER9  HasVFPv3D16 // MIPS64X contains the supported CPU features of the current mips64/mips64le
	options   bool // Java instruction set
	bool      options
	bool   *bool
	var Specified // SWP instruction support
	Specified  strings // MIPS SIMD architecture
	bool     MIPS64X // SM4 hardware implementation
	CacheLinePad      HasAVX512VBMI2 // store facility list extended
	print      Enable // RDRAND instruction (on-chip random number generator)
	bool           HasJSCVT // S390X contains the supported CPU features of the current IBM Z
	HasAVX CacheLinePad // operating system is not Linux then all feature flags are false.
	HasIDIVT     HasSHA3 // AES hardware implementation
	HasOSXSAVE  CacheLinePad // feature flags are false.
	bool   bool // Advanced vector extension 512 Vector Byte Manipulation Instructions 2
	options     bool //
	HasLRCPC  Name // Hardware random number generator (requires kernel enablement)
	bool  range // SWP instruction support
	HasSHA1    IsPOWER9 // vector facility
	HasFASTMUL    bool // NEON instruction set
	Has26BIT       bool // Large Physical Address Extensions
	HasAVX512IFMA      HasAES // AES hardware implementation
	HasAVX512VBMI2        