

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Tue Aug 13 16:03:52 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1000.00|    875.00|      125.00|
    +--------+---------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10007|  10007|  10007|  10007|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  9984|  9984|       156|          -|          -|    64|    no    |
        | + Loop 1.1  |   137|   137|        12|          2|          1|    64|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 2, D = 12, States = { 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / (!exitcond_flatten2)
25 --> 
	26  / true
26 --> 
	38  / (exitcond_flatten3)
	27  / (!exitcond_flatten3)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	26  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	24  / true

* FSM state operations: 

 <State 1> : 14.01ns
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%feature_out_precisio = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %feature_out_precision_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%feature_out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%W_precision_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %W_precision_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%W_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%feature_in_precision = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %feature_in_precision_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%feature_in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%relu_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %relu_en_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%CHout_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHout_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %feature_out_V_read, i32 4, i32 31)"
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %W_V_read, i32 4, i32 31)"
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %feature_in_V_read, i32 4, i32 31)"
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i16 %CHin_V_read to i17" [conv_core/conv_core.cpp:35]
ST_1 : Operation 74 [1/1] (2.07ns)   --->   "%r_V_1_tr = add i17 7, %lhs_V_cast" [conv_core/conv_core.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%CHin_div_K_V = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %r_V_1_tr, i32 3, i32 16)" [conv_core/conv_core.cpp:35]
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_V = zext i4 %feature_in_precision to i5" [conv_core/conv_core.cpp:37]
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%rhs_V = zext i4 %W_precision_V_read to i5" [conv_core/conv_core.cpp:37]
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %feature_out_precisio to i5" [conv_core/conv_core.cpp:37]
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V = add i5 %rhs_V, %lhs_V" [conv_core/conv_core.cpp:37]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 80 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%out_truncate_V = sub i5 %r_V, %tmp_3" [conv_core/conv_core.cpp:37]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i8 %Kx_V_read to i9" [conv_core/conv_core.cpp:45]
ST_1 : Operation 82 [1/1] (1.91ns)   --->   "%r_V_3_tr = add i9 -1, %tmp_13_cast" [conv_core/conv_core.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_3_tr, i32 8)" [conv_core/conv_core.cpp:45]
ST_1 : Operation 84 [1/1] (1.91ns)   --->   "%p_neg1 = sub i9 1, %tmp_13_cast" [conv_core/conv_core.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg1, i32 1, i32 8)" [conv_core/conv_core.cpp:45]
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_3_tr, i32 1, i32 8)" [conv_core/conv_core.cpp:45]
ST_1 : Operation 87 [1/1] (1.91ns)   --->   "%tmp_9 = sub i8 0, %tmp_4" [conv_core/conv_core.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%pad_x_V = select i1 %tmp_5, i8 %tmp_9, i8 %tmp_8" [conv_core/conv_core.cpp:45]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i8 %Ky_V_read to i9" [conv_core/conv_core.cpp:45]
ST_1 : Operation 90 [1/1] (1.91ns)   --->   "%r_V_4_tr = add i9 -1, %tmp_24_cast" [conv_core/conv_core.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_4_tr, i32 8)" [conv_core/conv_core.cpp:45]
ST_1 : Operation 92 [1/1] (1.91ns)   --->   "%p_neg2 = sub i9 1, %tmp_24_cast" [conv_core/conv_core.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg2, i32 1, i32 8)" [conv_core/conv_core.cpp:45]
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_4_tr, i32 1, i32 8)" [conv_core/conv_core.cpp:45]
ST_1 : Operation 95 [1/1] (1.91ns)   --->   "%tmp_13 = sub i8 0, %tmp_11" [conv_core/conv_core.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%pad_y_V = select i1 %tmp_6, i8 %tmp_13, i8 %tmp_12" [conv_core/conv_core.cpp:45]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_1 = select i1 %mode_V_read, i8 %pad_x_V, i8 0" [conv_core/conv_core.cpp:45]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_2 = select i1 %mode_V_read, i8 %pad_y_V, i8 0" [conv_core/conv_core.cpp:45]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_1, i1 false)" [conv_core/conv_core.cpp:48]
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%r_V_5_cast = zext i9 %r_V_5 to i17" [conv_core/conv_core.cpp:48]
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_V_5_cast = zext i16 %Win_V_read to i17" [conv_core/conv_core.cpp:48]
ST_1 : Operation 102 [1/1] (2.07ns)   --->   "%r_V_6 = add i17 %lhs_V_5_cast, %r_V_5_cast" [conv_core/conv_core.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%r_V_6_cast = zext i17 %r_V_6 to i18" [conv_core/conv_core.cpp:48]
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = zext i8 %Kx_V_read to i18" [conv_core/conv_core.cpp:48]
ST_1 : Operation 105 [1/1] (2.10ns)   --->   "%r_V_7 = sub i18 %r_V_6_cast, %rhs_V_3_cast" [conv_core/conv_core.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%r_V_7_cast = sext i18 %r_V_7 to i19" [conv_core/conv_core.cpp:48]
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1_tr = zext i8 %Sx_V_read to i19" [conv_core/conv_core.cpp:48]
ST_1 : Operation 108 [23/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_2, i1 false)" [conv_core/conv_core.cpp:49]
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_9_cast = zext i9 %r_V_9 to i17" [conv_core/conv_core.cpp:49]
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_V_7_cast = zext i16 %Hin_V_read to i17" [conv_core/conv_core.cpp:49]
ST_1 : Operation 112 [1/1] (2.07ns)   --->   "%r_V_s = add i17 %lhs_V_7_cast, %r_V_9_cast" [conv_core/conv_core.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%r_V_cast = zext i17 %r_V_s to i18" [conv_core/conv_core.cpp:49]
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_V_6_cast = zext i8 %Ky_V_read to i18" [conv_core/conv_core.cpp:49]
ST_1 : Operation 115 [1/1] (2.10ns)   --->   "%r_V_1 = sub i18 %r_V_cast, %rhs_V_6_cast" [conv_core/conv_core.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i18 %r_V_1 to i19" [conv_core/conv_core.cpp:49]
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_4_tr = zext i8 %Sy_V_read to i19" [conv_core/conv_core.cpp:49]
ST_1 : Operation 118 [23/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 3.75ns
ST_2 : Operation 119 [22/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [22/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.75ns
ST_3 : Operation 121 [21/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [21/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 3.75ns
ST_4 : Operation 123 [20/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [20/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 3.75ns
ST_5 : Operation 125 [19/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [19/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.75ns
ST_6 : Operation 127 [18/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [18/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.75ns
ST_7 : Operation 129 [17/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [17/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.75ns
ST_8 : Operation 131 [16/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [16/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.75ns
ST_9 : Operation 133 [15/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [15/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.75ns
ST_10 : Operation 135 [14/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [14/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.75ns
ST_11 : Operation 137 [13/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [13/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.75ns
ST_12 : Operation 139 [12/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [12/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 3.75ns
ST_13 : Operation 141 [11/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [11/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.75ns
ST_14 : Operation 143 [10/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [10/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.75ns
ST_15 : Operation 145 [9/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [9/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.75ns
ST_16 : Operation 147 [8/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [8/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.75ns
ST_17 : Operation 149 [7/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [7/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.75ns
ST_18 : Operation 151 [6/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [6/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.75ns
ST_19 : Operation 153 [5/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [5/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.75ns
ST_20 : Operation 155 [4/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [4/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 3.75ns
ST_21 : Operation 157 [3/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 158 [3/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 3.75ns
ST_22 : Operation 159 [2/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [2/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 20.72ns
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_cast = zext i28 %tmp to i46"
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i28 %tmp_1 to i46"
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i28 %tmp_2 to i47"
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem), !map !193"
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !199"
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !205"
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !209"
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHout_V), !map !213"
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !217"
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !221"
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !225"
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !229"
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !233"
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu_en_V), !map !237"
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %feature_in_precision_V), !map !241"
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %W_precision_V), !map !245"
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %feature_out_precision_V), !map !249"
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind"
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:14]
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %feature_out_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:15]
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %feature_in_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:16]
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:17]
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:18]
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:19]
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:20]
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:21]
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %W_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:22]
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %relu_en_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:23]
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:24]
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:25]
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:26]
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHout_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:27]
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:29]
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %W_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:30]
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:31]
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:31]
ST_23 : Operation 197 [1/23] (3.74ns)   --->   "%tmp_14 = sdiv i19 %r_V_7_cast, %tmp_1_tr" [conv_core/conv_core.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i19 %tmp_14 to i16" [conv_core/conv_core.cpp:48]
ST_23 : Operation 199 [1/1] (2.07ns)   --->   "%Wout_V = add i16 1, %tmp_15" [conv_core/conv_core.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 200 [1/23] (3.74ns)   --->   "%tmp_16 = sdiv i19 %r_V_1_cast, %tmp_4_tr" [conv_core/conv_core.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 22> <II = 16> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i19 %tmp_16 to i16" [conv_core/conv_core.cpp:49]
ST_23 : Operation 202 [1/1] (2.07ns)   --->   "%Hout_V = add i16 1, %tmp_17" [conv_core/conv_core.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %p_2 to i16" [conv_core/conv_core.cpp:67]
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_7 = zext i8 %p_1 to i16" [conv_core/conv_core.cpp:68]
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%rhs_V_12_cast1_cast = zext i14 %CHin_div_K_V to i22" [conv_core/conv_core.cpp:110]
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%rhs_V_12_cast_cast = zext i14 %CHin_div_K_V to i30" [conv_core/conv_core.cpp:110]
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_10 = zext i5 %out_truncate_V to i40" [conv_core/conv_core.cpp:110]
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%rhs_V_2_cast1 = zext i16 %Wout_V to i32" [conv_core/conv_core.cpp:123]
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%rhs_V_2_cast_cast = zext i16 %Wout_V to i29" [conv_core/conv_core.cpp:48]
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = zext i16 %Hout_V to i45" [conv_core/conv_core.cpp:49]
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_18 = zext i8 %Sy_V_read to i16" [conv_core/conv_core.cpp:67]
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_19 = zext i8 %Sx_V_read to i16" [conv_core/conv_core.cpp:68]
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i16 %Win_V_read to i32" [conv_core/conv_core.cpp:78]
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%rhs_V_8_cast = zext i16 %Hin_V_read to i30" [conv_core/conv_core.cpp:80]
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%rhs_V_9_cast = zext i16 %Win_V_read to i45" [conv_core/conv_core.cpp:81]
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%rhs_V_10_cast1_cast = zext i8 %Kx_V_read to i30" [conv_core/conv_core.cpp:81]
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%rhs_V_10_cast_cast = zext i8 %Kx_V_read to i38" [conv_core/conv_core.cpp:51]
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%rhs_V_11_cast = zext i8 %Ky_V_read to i45" [conv_core/conv_core.cpp:51]
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_20 = zext i14 %CHin_div_K_V to i21" [conv_core/conv_core.cpp:81]
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%cast = zext i8 %Kx_V_read to i22"
ST_23 : Operation 221 [1/1] (6.38ns)   --->   "%bound = mul i22 %cast, %rhs_V_12_cast1_cast" [conv_core/conv_core.cpp:110]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%cast2 = zext i8 %Ky_V_read to i30"
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%cast3 = zext i22 %bound to i30" [conv_core/conv_core.cpp:110]
ST_23 : Operation 224 [1/1] (6.38ns)   --->   "%bound4 = mul i30 %cast2, %cast3" [conv_core/conv_core.cpp:110]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%cast4 = zext i16 %Hout_V to i32" [conv_core/conv_core.cpp:49]
ST_23 : Operation 226 [1/1] (6.38ns)   --->   "%bound1 = mul i32 %cast4, %rhs_V_2_cast1" [conv_core/conv_core.cpp:49]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%cast5 = zext i16 %CHout_V_read to i48"
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%cast6 = zext i32 %bound1 to i48" [conv_core/conv_core.cpp:49]
ST_23 : Operation 229 [1/1] (8.51ns)   --->   "%bound2 = mul i48 %cast5, %cast6" [conv_core/conv_core.cpp:49]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [1/1] (2.42ns)   --->   "%exitcond2_mid = icmp eq i16 %Wout_V, 0" [conv_core/conv_core.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/1] (2.20ns)   --->   "%exitcond3_mid = icmp eq i14 %CHin_div_K_V, 0" [conv_core/conv_core.cpp:70]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (1.76ns)   --->   "br label %0" [conv_core/conv_core.cpp:51]

 <State 24> : 26.33ns
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i48 [ 0, %_ifconv1 ], [ %indvar_flatten_next2, %_ifconv ]"
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%i_op_assign_s = phi i16 [ 0, %_ifconv1 ], [ %r_V_4_mid2_v_v_v_v_v, %_ifconv ]" [conv_core/conv_core.cpp:123]
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i32 [ 0, %_ifconv1 ], [ %indvar_flatten_next1, %_ifconv ]" [conv_core/conv_core.cpp:49]
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%i_op_assign_6 = phi i16 [ 0, %_ifconv1 ], [ %i_op_assign_6_mid2, %_ifconv ]" [conv_core/conv_core.cpp:57]
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%i_op_assign_8 = phi i16 [ 0, %_ifconv1 ], [ %j, %_ifconv ]"
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%i_op_assign_8_cast = zext i16 %i_op_assign_6 to i32" [conv_core/conv_core.cpp:54]
ST_24 : Operation 239 [1/1] (6.38ns)   --->   "%r_V_8 = mul i32 %i_op_assign_8_cast, %rhs_V_2_cast1" [conv_core/conv_core.cpp:123]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 240 [1/1] (2.83ns)   --->   "%exitcond_flatten2 = icmp eq i48 %indvar_flatten1, %bound2" [conv_core/conv_core.cpp:49]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (3.10ns)   --->   "%indvar_flatten_next2 = add i48 %indvar_flatten1, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %3, label %.reset54" [conv_core/conv_core.cpp:49]
ST_24 : Operation 243 [1/1] (2.47ns)   --->   "%exitcond_flatten = icmp eq i32 %indvar_flatten2, %bound1" [conv_core/conv_core.cpp:49]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 244 [1/1] (2.07ns)   --->   "%cout = add i16 1, %i_op_assign_s" [conv_core/conv_core.cpp:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (0.80ns)   --->   "%r_V_4_mid2_v_v_v_v_v = select i1 %exitcond_flatten, i16 %cout, i16 %i_op_assign_s" [conv_core/conv_core.cpp:123]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_22 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %r_V_4_mid2_v_v_v_v_v, i32 3, i32 15)" [conv_core/conv_core.cpp:123]
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%r_V_4_mid2_v_v_v_cas = zext i13 %tmp_22 to i29" [conv_core/conv_core.cpp:123]
ST_24 : Operation 248 [1/1] (6.38ns)   --->   "%r_V_4_mid2_v_v = mul i29 %rhs_V_2_cast_cast, %r_V_4_mid2_v_v_v_cas" [conv_core/conv_core.cpp:123]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%r_V_4_mid2_v = zext i29 %r_V_4_mid2_v_v to i45" [conv_core/conv_core.cpp:123]
ST_24 : Operation 250 [1/1] (7.71ns)   --->   "%r_V_4_mid2 = mul i45 %rhs_V_5_cast, %r_V_4_mid2_v" [conv_core/conv_core.cpp:123]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i16 %r_V_4_mid2_v_v_v_v_v to i3" [conv_core/conv_core.cpp:123]
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%r_V_13_mid2_v_v_v_v_s = zext i16 %r_V_4_mid2_v_v_v_v_v to i30" [conv_core/conv_core.cpp:81]
ST_24 : Operation 253 [1/1] (6.38ns)   --->   "%r_V_13_mid2_v_v_v_v = mul i30 %rhs_V_12_cast_cast, %r_V_13_mid2_v_v_v_v_s" [conv_core/conv_core.cpp:81]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%r_V_13_mid2_v_v_v_ca = zext i30 %r_V_13_mid2_v_v_v_v to i38" [conv_core/conv_core.cpp:81]
ST_24 : Operation 255 [1/1] (7.97ns)   --->   "%r_V_13_mid2_v_v = mul i38 %rhs_V_10_cast_cast, %r_V_13_mid2_v_v_v_ca" [conv_core/conv_core.cpp:81]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%r_V_13_mid2_v = zext i38 %r_V_13_mid2_v_v to i45" [conv_core/conv_core.cpp:81]
ST_24 : Operation 257 [1/1] (8.69ns)   --->   "%r_V_13_mid2 = mul i45 %rhs_V_11_cast, %r_V_13_mid2_v" [conv_core/conv_core.cpp:81]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %i_op_assign_8, %Wout_V" [conv_core/conv_core.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (0.99ns)   --->   "%exitcond2_mid1 = select i1 %exitcond_flatten, i1 %exitcond2_mid, i1 %exitcond" [conv_core/conv_core.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node i_op_assign_8_mid2)   --->   "%tmp_26 = or i1 %exitcond2_mid1, %exitcond_flatten" [conv_core/conv_core.cpp:57]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 261 [1/1] (0.97ns) (out node of the LUT)   --->   "%i_op_assign_8_mid2 = select i1 %tmp_26, i16 0, i16 %i_op_assign_8" [conv_core/conv_core.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (3.36ns)   --->   "%tmp_28 = mul i16 %tmp_19, %i_op_assign_8_mid2" [conv_core/conv_core.cpp:68]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 263 [1/1] (3.02ns)   --->   "%tmp_29 = sub i16 %tmp_28, %tmp_7" [conv_core/conv_core.cpp:68]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "ret void" [conv_core/conv_core.cpp:127]

 <State 25> : 11.34ns
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_25 : Operation 266 [1/1] (0.80ns)   --->   "%i_op_assign_6_mid = select i1 %exitcond_flatten, i16 0, i16 %i_op_assign_6" [conv_core/conv_core.cpp:49]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%Lo_assign_cast_mid2_s = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_24, i4 0)" [conv_core/conv_core.cpp:123]
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%Hi_assign_cast_mid2_s = or i7 %Lo_assign_cast_mid2_s, 15" [conv_core/conv_core.cpp:123]
ST_25 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node r_V_8_mid2)   --->   "%r_V_8_mid = select i1 %exitcond_flatten, i32 0, i32 %r_V_8" [conv_core/conv_core.cpp:123]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 270 [1/1] (6.38ns)   --->   "%tmp_25 = mul i16 %i_op_assign_6, %tmp_18" [conv_core/conv_core.cpp:67]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_mid2)   --->   "%tmp_28_mid264_v = select i1 %exitcond_flatten, i16 0, i16 %tmp_25" [conv_core/conv_core.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 272 [1/1] (2.07ns)   --->   "%i = add i16 1, %i_op_assign_6_mid" [conv_core/conv_core.cpp:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%i_op_assign_8_cast_m = zext i16 %i to i32" [conv_core/conv_core.cpp:54]
ST_25 : Operation 274 [1/1] (6.38ns)   --->   "%r_V_8_mid1 = mul i32 %rhs_V_2_cast1, %i_op_assign_8_cast_m" [conv_core/conv_core.cpp:123]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 275 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_V_8_mid2 = select i1 %exitcond2_mid1, i32 %r_V_8_mid1, i32 %r_V_8_mid" [conv_core/conv_core.cpp:123]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 276 [1/1] (6.38ns)   --->   "%tmp_27_mid1 = mul i16 %tmp_18, %i" [conv_core/conv_core.cpp:67]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_mid2)   --->   "%tmp_28_mid2_v = select i1 %exitcond2_mid1, i16 %tmp_27_mid1, i16 %tmp_28_mid264_v" [conv_core/conv_core.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 278 [1/1] (2.07ns) (out node of the LUT)   --->   "%tmp_28_mid2 = sub i16 %tmp_28_mid2_v, %tmp_s" [conv_core/conv_core.cpp:67]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 279 [1/1] (0.80ns)   --->   "%i_op_assign_6_mid2 = select i1 %exitcond2_mid1, i16 %i, i16 %i_op_assign_6_mid" [conv_core/conv_core.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%i_op_assign_10_cast = zext i16 %i_op_assign_8_mid2 to i32" [conv_core/conv_core.cpp:57]
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [conv_core/conv_core.cpp:58]
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_36_cast_mid = sext i16 %tmp_29 to i17" [conv_core/conv_core.cpp:80]
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_37_cast_mid = sext i16 %tmp_29 to i32" [conv_core/conv_core.cpp:81]
ST_25 : Operation 284 [1/1] (2.42ns)   --->   "%slt1 = icmp slt i17 %tmp_36_cast_mid, %lhs_V_5_cast" [conv_core/conv_core.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 285 [1/1] (0.97ns)   --->   "%rev = xor i1 %slt1, true" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 286 [1/1] (1.76ns)   --->   "br label %1" [conv_core/conv_core.cpp:61]

 <State 26> : 24.84ns
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i30 [ 0, %.reset54 ], [ %indvar_flatten_next3, %.preheader.preheader ]"
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%i_op_assign_7 = phi i8 [ 0, %.reset54 ], [ %tmp4_mid2_v_v_v_v_v_s, %.preheader.preheader ]" [conv_core/conv_core.cpp:81]
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i22 [ 0, %.reset54 ], [ %indvar_flatten_next, %.preheader.preheader ]" [conv_core/conv_core.cpp:110]
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%i_op_assign_9 = phi i8 [ 0, %.reset54 ], [ %i_op_assign_9_mid2, %.preheader.preheader ]" [conv_core/conv_core.cpp:70]
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%p_0807_2 = phi i40 [ 0, %.reset54 ], [ %sum_V_7, %.preheader.preheader ]" [conv_core/conv_core.cpp:96]
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%i_op_assign = phi i14 [ 0, %.reset54 ], [ %cin, %.preheader.preheader ]"
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_21 = zext i8 %i_op_assign_7 to i16" [conv_core/conv_core.cpp:67]
ST_26 : Operation 294 [1/1] (2.07ns)   --->   "%h_V = add i16 %tmp_21, %tmp_28_mid2" [conv_core/conv_core.cpp:67]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 295 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %h_V to i32" [conv_core/conv_core.cpp:78]
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%lhs_V_10_cast = sext i16 %h_V to i17" [conv_core/conv_core.cpp:80]
ST_26 : Operation 297 [1/1] (6.38ns)   --->   "%r_V_2 = mul nsw i32 %lhs_V_1, %rhs_V_1" [conv_core/conv_core.cpp:80]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 298 [1/1] (2.42ns)   --->   "%slt = icmp slt i17 %lhs_V_10_cast, %lhs_V_7_cast" [conv_core/conv_core.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 299 [1/1] (0.97ns)   --->   "%rev1 = xor i1 %slt, true" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_30 = zext i8 %i_op_assign_9 to i16" [conv_core/conv_core.cpp:68]
ST_26 : Operation 301 [1/1] (2.07ns)   --->   "%w_V = add i16 %tmp_30, %tmp_29" [conv_core/conv_core.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%tmp_31 = or i16 %w_V, %h_V" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i16 %w_V to i17" [conv_core/conv_core.cpp:80]
ST_26 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i16 %w_V to i32" [conv_core/conv_core.cpp:81]
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_33 = zext i8 %i_op_assign_9 to i21" [conv_core/conv_core.cpp:81]
ST_26 : Operation 306 [1/1] (6.38ns)   --->   "%tmp_38_cast = mul i21 %tmp_33, %tmp_20" [conv_core/conv_core.cpp:70]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_31, i32 15)" [conv_core/conv_core.cpp:78]
ST_26 : Operation 308 [1/1] (2.42ns)   --->   "%slt2 = icmp slt i17 %tmp_36_cast, %lhs_V_5_cast" [conv_core/conv_core.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%rev2 = xor i1 %slt2, true" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%tmp2 = or i1 %rev1, %rev2" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 311 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge1 = or i1 %tmp2, %tmp_34" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 312 [1/1] (2.55ns)   --->   "%tmp3 = add i32 %r_V_2, %tmp_37_cast" [conv_core/conv_core.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 313 [1/1] (2.46ns)   --->   "%exitcond_flatten3 = icmp eq i30 %indvar_flatten3, %bound4" [conv_core/conv_core.cpp:110]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 314 [1/1] (2.49ns)   --->   "%indvar_flatten_next3 = add i30 %indvar_flatten3, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %_ifconv, label %.reset6" [conv_core/conv_core.cpp:110]
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_26 : Operation 317 [1/1] (2.44ns)   --->   "%exitcond_flatten1 = icmp eq i22 %indvar_flatten, %bound" [conv_core/conv_core.cpp:110]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 318 [1/1] (1.24ns)   --->   "%i_op_assign_9_mid = select i1 %exitcond_flatten1, i8 0, i8 %i_op_assign_9" [conv_core/conv_core.cpp:110]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 319 [1/1] (1.91ns)   --->   "%ii8 = add i8 %i_op_assign_7, 1" [conv_core/conv_core.cpp:61]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_21_mid1 = zext i8 %ii8 to i16" [conv_core/conv_core.cpp:67]
ST_26 : Operation 321 [1/1] (2.07ns)   --->   "%h_V_mid1 = add i16 %tmp_21_mid1, %tmp_28_mid2" [conv_core/conv_core.cpp:67]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%h_V_mid2 = select i1 %exitcond_flatten1, i16 %h_V_mid1, i16 %h_V" [conv_core/conv_core.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%lhs_V_1_mid1 = sext i16 %h_V_mid1 to i32" [conv_core/conv_core.cpp:78]
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%lhs_V_10_cast_mid1 = sext i16 %h_V_mid1 to i17" [conv_core/conv_core.cpp:80]
ST_26 : Operation 325 [1/1] (6.38ns)   --->   "%r_V_16_mid1 = mul nsw i32 %lhs_V_1_mid1, %rhs_V_1" [conv_core/conv_core.cpp:80]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node tmp3_mid1)   --->   "%r_V_16_mid2 = select i1 %exitcond_flatten1, i32 %r_V_16_mid1, i32 %r_V_2" [conv_core/conv_core.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 327 [1/1] (2.42ns)   --->   "%slt3 = icmp slt i17 %lhs_V_10_cast_mid1, %lhs_V_7_cast" [conv_core/conv_core.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [1/1] (0.97ns)   --->   "%rev3 = xor i1 %slt3, true" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node brmerge1_mid1)   --->   "%tmp_42_not_mid2 = select i1 %exitcond_flatten1, i1 %rev3, i1 %rev1" [conv_core/conv_core.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 330 [1/1] (1.24ns)   --->   "%tmp4_mid2_v_v_v_v_v_s = select i1 %exitcond_flatten1, i8 %ii8, i8 %i_op_assign_7" [conv_core/conv_core.cpp:81]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%tmp4_mid2_v_v_v_v_v_1 = zext i8 %tmp4_mid2_v_v_v_v_v_s to i22" [conv_core/conv_core.cpp:81]
ST_26 : Operation 332 [1/1] (6.38ns)   --->   "%tmp4_mid2_v_v_v_v = mul i22 %tmp4_mid2_v_v_v_v_v_1, %rhs_V_12_cast1_cast" [conv_core/conv_core.cpp:81]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%tmp4_mid2_v_v_v_cast = zext i22 %tmp4_mid2_v_v_v_v to i30" [conv_core/conv_core.cpp:81]
ST_26 : Operation 334 [1/1] (3.36ns)   --->   "%tmp4_mid2_v_v = mul i30 %tmp4_mid2_v_v_v_cast, %rhs_V_10_cast1_cast" [conv_core/conv_core.cpp:81]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%tmp4_mid2_v = zext i30 %tmp4_mid2_v_v to i45" [conv_core/conv_core.cpp:81]
ST_26 : Operation 336 [1/1] (3.02ns)   --->   "%tmp4_mid2 = add i45 %r_V_13_mid2, %tmp4_mid2_v" [conv_core/conv_core.cpp:81]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node brmerge1_mid3)   --->   "%tmp_34_mid = or i16 %tmp_29, %h_V_mid1" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp_38_cast_mid2)   --->   "%tmp_38_cast_mid = select i1 %exitcond_flatten1, i21 0, i21 %tmp_38_cast" [conv_core/conv_core.cpp:70]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node brmerge1_mid3)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_34_mid, i32 15)" [conv_core/conv_core.cpp:78]
ST_26 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node brmerge1_mid3)   --->   "%tmp2_mid = or i1 %rev3, %rev" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node brmerge1_mid3)   --->   "%brmerge1_mid = or i1 %tmp2_mid, %tmp_63" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 342 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge1_mid3 = select i1 %exitcond_flatten1, i1 %brmerge1_mid, i1 %brmerge1" [conv_core/conv_core.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 343 [1/1] (2.55ns)   --->   "%tmp3_mid = add i32 %r_V_16_mid1, %tmp_37_cast_mid" [conv_core/conv_core.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node tmp3_cast_mid2_v)   --->   "%tmp3_cast_mid236_v = select i1 %exitcond_flatten1, i32 %tmp3_mid, i32 %tmp3" [conv_core/conv_core.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 345 [1/1] (2.20ns)   --->   "%exitcond1 = icmp eq i14 %i_op_assign, %CHin_div_K_V" [conv_core/conv_core.cpp:70]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 346 [1/1] (0.99ns)   --->   "%exitcond3_mid1 = select i1 %exitcond_flatten1, i1 %exitcond3_mid, i1 %exitcond1" [conv_core/conv_core.cpp:70]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 347 [1/1] (1.91ns)   --->   "%jj = add i8 %i_op_assign_9_mid, 1" [conv_core/conv_core.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node i_op_assign_mid2)   --->   "%tmp_36 = or i1 %exitcond3_mid1, %exitcond_flatten1" [conv_core/conv_core.cpp:70]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 349 [1/1] (0.97ns) (out node of the LUT)   --->   "%i_op_assign_mid2 = select i1 %tmp_36, i14 0, i14 %i_op_assign" [conv_core/conv_core.cpp:70]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_33_mid1 = zext i8 %jj to i16" [conv_core/conv_core.cpp:68]
ST_26 : Operation 351 [1/1] (2.07ns)   --->   "%w_V_mid1 = add i16 %tmp_33_mid1, %tmp_29" [conv_core/conv_core.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_34_mid1 = or i16 %w_V_mid1, %h_V_mid2" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_36_cast_mid1 = sext i16 %w_V_mid1 to i17" [conv_core/conv_core.cpp:80]
ST_26 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp3_mid1)   --->   "%tmp_37_cast_mid1 = sext i16 %w_V_mid1 to i32" [conv_core/conv_core.cpp:81]
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_38_mid1 = zext i8 %jj to i21" [conv_core/conv_core.cpp:81]
ST_26 : Operation 356 [1/1] (6.38ns)   --->   "%tmp_38_cast_mid1 = mul i21 %tmp_38_mid1, %tmp_20" [conv_core/conv_core.cpp:70]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 357 [1/1] (0.70ns) (out node of the LUT)   --->   "%tmp_38_cast_mid2 = select i1 %exitcond3_mid1, i21 %tmp_38_cast_mid1, i21 %tmp_38_cast_mid" [conv_core/conv_core.cpp:70]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 358 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_34_mid1, i32 15)" [conv_core/conv_core.cpp:78]
ST_26 : Operation 359 [1/1] (2.42ns)   --->   "%slt4 = icmp slt i17 %tmp_36_cast_mid1, %lhs_V_5_cast" [conv_core/conv_core.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node brmerge1_mid1)   --->   "%rev4 = xor i1 %slt4, true" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node brmerge1_mid1)   --->   "%tmp2_mid1 = or i1 %tmp_42_not_mid2, %rev4" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 362 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge1_mid1 = or i1 %tmp2_mid1, %tmp_64" [conv_core/conv_core.cpp:78]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge1_mid2 = select i1 %exitcond3_mid1, i1 %brmerge1_mid1, i1 %brmerge1_mid3" [conv_core/conv_core.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 364 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp3_mid1 = add i32 %r_V_16_mid2, %tmp_37_cast_mid1" [conv_core/conv_core.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp3_cast_mid2_v = select i1 %exitcond3_mid1, i32 %tmp3_mid1, i32 %tmp3_cast_mid236_v" [conv_core/conv_core.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "%tmp3_cast_mid2 = sext i32 %tmp3_cast_mid2_v to i46" [conv_core/conv_core.cpp:80]
ST_26 : Operation 367 [1/1] (1.24ns)   --->   "%i_op_assign_9_mid2 = select i1 %exitcond3_mid1, i8 %jj, i8 %i_op_assign_9_mid" [conv_core/conv_core.cpp:70]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [conv_core/conv_core.cpp:71]
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv_core/conv_core.cpp:72]
ST_26 : Operation 370 [1/1] (1.76ns)   --->   "br i1 %brmerge1_mid2, label %.preheader.preheader, label %2" [conv_core/conv_core.cpp:78]
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%lhs_V_12_cast = zext i14 %i_op_assign_mid2 to i30" [conv_core/conv_core.cpp:80]
ST_26 : Operation 372 [1/1] (6.38ns)   --->   "%r_V_10 = mul i30 %rhs_V_8_cast, %lhs_V_12_cast" [conv_core/conv_core.cpp:80]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 373 [1/1] (0.00ns)   --->   "%lhs_V_13_cast = zext i30 %r_V_10 to i45" [conv_core/conv_core.cpp:80]
ST_26 : Operation 374 [1/1] (7.97ns)   --->   "%r_V_11 = mul i45 %rhs_V_9_cast, %lhs_V_13_cast" [conv_core/conv_core.cpp:80]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%r_V_15_cast = zext i45 %r_V_11 to i46" [conv_core/conv_core.cpp:80]
ST_26 : Operation 376 [1/1] (3.01ns)   --->   "%tmp_38 = add i46 %r_V_15_cast, %tmp3_cast_mid2" [conv_core/conv_core.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_46_cast_cast = sext i46 %tmp_38 to i47" [conv_core/conv_core.cpp:80]
ST_26 : Operation 378 [1/1] (3.04ns)   --->   "%feature_in_V2_sum = add i47 %tmp_46_cast_cast, %tmp_11_cast" [conv_core/conv_core.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i14 %i_op_assign_mid2 to i21" [conv_core/conv_core.cpp:81]
ST_26 : Operation 380 [1/1] (2.22ns)   --->   "%tmp5 = add i21 %tmp_48_cast, %tmp_38_cast_mid2" [conv_core/conv_core.cpp:81]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 381 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i21 %tmp5 to i45" [conv_core/conv_core.cpp:81]
ST_26 : Operation 382 [1/1] (3.01ns)   --->   "%tmp_39 = add i45 %tmp4_mid2, %tmp5_cast" [conv_core/conv_core.cpp:81]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_51_cast_cast = zext i45 %tmp_39 to i46" [conv_core/conv_core.cpp:81]
ST_26 : Operation 384 [1/1] (3.01ns)   --->   "%W_V4_sum = add i46 %tmp_51_cast_cast, %tmp_6_cast" [conv_core/conv_core.cpp:81]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [1/1] (2.25ns)   --->   "%indvar_flatten_op = add i22 1, %indvar_flatten" [conv_core/conv_core.cpp:110]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 386 [1/1] (0.70ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten1, i22 1, i22 %indvar_flatten_op" [conv_core/conv_core.cpp:110]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 27> : 875.00ns
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%feature_in_V2_sum_ca = sext i47 %feature_in_V2_sum to i64" [conv_core/conv_core.cpp:80]
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i128* %gmem, i64 %feature_in_V2_sum_ca" [conv_core/conv_core.cpp:80]
ST_27 : Operation 389 [7/7] (875.ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)" [conv_core/conv_core.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 390 [1/1] (1.81ns)   --->   "%cin = add i14 1, %i_op_assign_mid2" [conv_core/conv_core.cpp:70]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 875.00ns
ST_28 : Operation 391 [6/7] (875.ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)" [conv_core/conv_core.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 392 [1/1] (0.00ns)   --->   "%W_V4_sum_cast = zext i46 %W_V4_sum to i64" [conv_core/conv_core.cpp:81]
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i128* %gmem, i64 %W_V4_sum_cast" [conv_core/conv_core.cpp:81]
ST_28 : Operation 394 [7/7] (875.ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 875.00ns
ST_29 : Operation 395 [5/7] (875.ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)" [conv_core/conv_core.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 396 [6/7] (875.ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 875.00ns
ST_30 : Operation 397 [4/7] (875.ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)" [conv_core/conv_core.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 398 [5/7] (875.ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 875.00ns
ST_31 : Operation 399 [3/7] (875.ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)" [conv_core/conv_core.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 400 [4/7] (875.ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 875.00ns
ST_32 : Operation 401 [2/7] (875.ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)" [conv_core/conv_core.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 402 [3/7] (875.ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 875.00ns
ST_33 : Operation 403 [1/7] (875.ns)   --->   "%dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_1, i32 1)" [conv_core/conv_core.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 404 [2/7] (875.ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 875.00ns
ST_34 : Operation 405 [1/1] (875.ns)   --->   "%dat_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %gmem_addr_1)" [conv_core/conv_core.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 406 [1/7] (875.ns)   --->   "%wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr_2, i32 1)" [conv_core/conv_core.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 875.00ns
ST_35 : Operation 407 [1/1] (875.ns)   --->   "%wt_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %gmem_addr_2)" [conv_core/conv_core.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 8.15ns
ST_36 : Operation 408 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [conv_core/conv_core.cpp:83]
ST_36 : Operation 409 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i128 [ %wt_V, %2 ], [ 0, %.reset6 ]"
ST_36 : Operation 410 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i128 [ %dat_V, %2 ], [ 0, %.reset6 ]"
ST_36 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i128 %p_Val2_1 to i16" [conv_core/conv_core.cpp:92]
ST_36 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i128 %p_Val2_2 to i16" [conv_core/conv_core.cpp:92]
ST_36 : Operation 413 [1/1] (0.00ns)   --->   "%p_Result_5_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 16, i32 31)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 414 [1/1] (0.00ns)   --->   "%p_Result_6_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 16, i32 31)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 415 [1/1] (0.00ns)   --->   "%lhs_V_22_1 = sext i16 %p_Result_5_1 to i32" [conv_core/conv_core.cpp:92]
ST_36 : Operation 416 [1/1] (0.00ns)   --->   "%rhs_V_15_1 = sext i16 %p_Result_6_1 to i32" [conv_core/conv_core.cpp:92]
ST_36 : Operation 417 [1/1] (6.38ns)   --->   "%r_V_29_1 = mul nsw i32 %lhs_V_22_1, %rhs_V_15_1" [conv_core/conv_core.cpp:92]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_5_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 32, i32 47)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 419 [1/1] (0.00ns)   --->   "%p_Result_6_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 32, i32 47)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 420 [1/1] (0.00ns)   --->   "%p_Result_5_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 48, i32 63)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 421 [1/1] (0.00ns)   --->   "%p_Result_6_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 48, i32 63)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 422 [1/1] (0.00ns)   --->   "%p_Result_5_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 64, i32 79)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 423 [1/1] (0.00ns)   --->   "%p_Result_6_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 64, i32 79)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 424 [1/1] (0.00ns)   --->   "%p_Result_5_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 80, i32 95)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 425 [1/1] (0.00ns)   --->   "%p_Result_6_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 80, i32 95)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 426 [1/1] (0.00ns)   --->   "%p_Result_5_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 96, i32 111)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 427 [1/1] (0.00ns)   --->   "%p_Result_6_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 96, i32 111)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 428 [1/1] (0.00ns)   --->   "%p_Result_5_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 112, i32 127)" [conv_core/conv_core.cpp:92]
ST_36 : Operation 429 [1/1] (0.00ns)   --->   "%p_Result_6_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 112, i32 127)" [conv_core/conv_core.cpp:92]

 <State 37> : 17.50ns
ST_37 : Operation 430 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i16 %tmp_65 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 431 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i16 %tmp_66 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 432 [1/1] (3.36ns)   --->   "%r_V_12 = mul nsw i32 %lhs_V_s, %rhs_V_s" [conv_core/conv_core.cpp:92]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 433 [1/1] (0.00ns)   --->   "%lhs_V_22_2 = sext i16 %p_Result_5_2 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 434 [1/1] (0.00ns)   --->   "%rhs_V_15_2 = sext i16 %p_Result_6_2 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 435 [1/1] (3.36ns)   --->   "%r_V_29_2 = mul nsw i32 %lhs_V_22_2, %rhs_V_15_2" [conv_core/conv_core.cpp:92]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 436 [1/1] (0.00ns)   --->   "%lhs_V_22_3 = sext i16 %p_Result_5_3 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 437 [1/1] (0.00ns)   --->   "%rhs_V_15_3 = sext i16 %p_Result_6_3 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 438 [1/1] (6.38ns)   --->   "%r_V_29_3 = mul nsw i32 %lhs_V_22_3, %rhs_V_15_3" [conv_core/conv_core.cpp:92]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 439 [1/1] (0.00ns)   --->   "%lhs_V_22_4 = sext i16 %p_Result_5_4 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 440 [1/1] (0.00ns)   --->   "%rhs_V_15_4 = sext i16 %p_Result_6_4 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 441 [1/1] (3.36ns)   --->   "%r_V_29_4 = mul nsw i32 %lhs_V_22_4, %rhs_V_15_4" [conv_core/conv_core.cpp:92]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 442 [1/1] (0.00ns)   --->   "%lhs_V_22_5 = sext i16 %p_Result_5_5 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 443 [1/1] (0.00ns)   --->   "%rhs_V_15_5 = sext i16 %p_Result_6_5 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 444 [1/1] (6.38ns)   --->   "%r_V_29_5 = mul nsw i32 %lhs_V_22_5, %rhs_V_15_5" [conv_core/conv_core.cpp:92]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 445 [1/1] (0.00ns)   --->   "%lhs_V_22_6 = sext i16 %p_Result_5_6 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 446 [1/1] (0.00ns)   --->   "%rhs_V_15_6 = sext i16 %p_Result_6_6 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 447 [1/1] (3.36ns)   --->   "%r_V_29_6 = mul nsw i32 %lhs_V_22_6, %rhs_V_15_6" [conv_core/conv_core.cpp:92]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 448 [1/1] (0.00ns)   --->   "%lhs_V_22_7 = sext i16 %p_Result_5_7 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 449 [1/1] (0.00ns)   --->   "%rhs_V_15_7 = sext i16 %p_Result_6_7 to i32" [conv_core/conv_core.cpp:92]
ST_37 : Operation 450 [1/1] (6.38ns)   --->   "%r_V_29_7 = mul nsw i32 %lhs_V_22_7, %rhs_V_15_7" [conv_core/conv_core.cpp:92]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_67_cast = sext i32 %r_V_12 to i33" [conv_core/conv_core.cpp:96]
ST_37 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_53_1_cast = sext i32 %r_V_29_1 to i33" [conv_core/conv_core.cpp:96]
ST_37 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_53_2_cast = sext i32 %r_V_29_2 to i33" [conv_core/conv_core.cpp:96]
ST_37 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_53_3_cast = sext i32 %r_V_29_3 to i33" [conv_core/conv_core.cpp:96]
ST_37 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_53_4_cast = sext i32 %r_V_29_4 to i33" [conv_core/conv_core.cpp:96]
ST_37 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_53_5_cast = sext i32 %r_V_29_5 to i33" [conv_core/conv_core.cpp:96]
ST_37 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_53_6_cast = sext i32 %r_V_29_6 to i33" [conv_core/conv_core.cpp:96]
ST_37 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_53_7_cast = sext i32 %r_V_29_7 to i33" [conv_core/conv_core.cpp:96]
ST_37 : Operation 459 [1/1] (3.02ns)   --->   "%tmp7 = add i33 %tmp_53_1_cast, %tmp_67_cast" [conv_core/conv_core.cpp:96]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 460 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i33 %tmp7 to i34" [conv_core/conv_core.cpp:96]
ST_37 : Operation 461 [1/1] (3.02ns)   --->   "%tmp8 = add i33 %tmp_53_3_cast, %tmp_53_2_cast" [conv_core/conv_core.cpp:96]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 462 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i33 %tmp8 to i34" [conv_core/conv_core.cpp:96]
ST_37 : Operation 463 [1/1] (2.59ns)   --->   "%tmp6 = add i34 %tmp7_cast, %tmp8_cast" [conv_core/conv_core.cpp:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 464 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i34 %tmp6 to i35" [conv_core/conv_core.cpp:96]
ST_37 : Operation 465 [1/1] (3.02ns)   --->   "%tmp10 = add i33 %tmp_53_5_cast, %tmp_53_4_cast" [conv_core/conv_core.cpp:96]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 466 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i33 %tmp10 to i34" [conv_core/conv_core.cpp:96]
ST_37 : Operation 467 [1/1] (3.02ns)   --->   "%tmp11 = add i33 %tmp_53_7_cast, %tmp_53_6_cast" [conv_core/conv_core.cpp:96]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 468 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i33 %tmp11 to i34" [conv_core/conv_core.cpp:96]
ST_37 : Operation 469 [1/1] (2.59ns)   --->   "%tmp9 = add i34 %tmp10_cast, %tmp11_cast" [conv_core/conv_core.cpp:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 470 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i34 %tmp9 to i35" [conv_core/conv_core.cpp:96]
ST_37 : Operation 471 [1/1] (2.63ns)   --->   "%tmp_40 = add i35 %tmp6_cast, %tmp9_cast" [conv_core/conv_core.cpp:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 472 [1/1] (0.00ns)   --->   "%p_cast = sext i35 %tmp_40 to i40" [conv_core/conv_core.cpp:96]
ST_37 : Operation 473 [1/1] (2.87ns)   --->   "%sum_V_7 = add nsw i40 %p_cast, %p_0807_2" [conv_core/conv_core.cpp:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 474 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_37)" [conv_core/conv_core.cpp:100]
ST_37 : Operation 475 [1/1] (0.00ns)   --->   "br label %1" [conv_core/conv_core.cpp:70]

 <State 38> : 8.59ns
ST_38 : Operation 476 [1/1] (2.55ns)   --->   "%tmp12 = add i32 %r_V_8_mid2, %i_op_assign_10_cast" [conv_core/conv_core.cpp:123]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 477 [1/1] (0.00ns)   --->   "%tmp12_cast = zext i32 %tmp12 to i45" [conv_core/conv_core.cpp:123]
ST_38 : Operation 478 [1/1] (3.01ns)   --->   "%tmp_35 = add i45 %tmp12_cast, %r_V_4_mid2" [conv_core/conv_core.cpp:123]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_40_cast_cast = zext i45 %tmp_35 to i46" [conv_core/conv_core.cpp:123]
ST_38 : Operation 480 [1/1] (3.01ns)   --->   "%feature_out_V6_sum = add i46 %tmp_40_cast_cast, %tmp_cast" [conv_core/conv_core.cpp:123]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 481 [1/1] (2.07ns)   --->   "%j = add i16 %i_op_assign_8_mid2, 1" [conv_core/conv_core.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 482 [1/1] (2.55ns)   --->   "%indvar_flatten47_op = add i32 %indvar_flatten2, 1" [conv_core/conv_core.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 483 [1/1] (0.69ns)   --->   "%indvar_flatten_next1 = select i1 %exitcond_flatten, i32 1, i32 %indvar_flatten47_op" [conv_core/conv_core.cpp:49]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 39> : 875.00ns
ST_39 : Operation 484 [1/1] (0.00ns)   --->   "%feature_out_V6_sum_c = zext i46 %feature_out_V6_sum to i64" [conv_core/conv_core.cpp:123]
ST_39 : Operation 485 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128* %gmem, i64 %feature_out_V6_sum_c" [conv_core/conv_core.cpp:123]
ST_39 : Operation 486 [7/7] (875.ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 875.00ns
ST_40 : Operation 487 [6/7] (875.ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 875.00ns
ST_41 : Operation 488 [5/7] (875.ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 875.00ns
ST_42 : Operation 489 [4/7] (875.ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 875.00ns
ST_43 : Operation 490 [3/7] (875.ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 875.00ns
ST_44 : Operation 491 [2/7] (875.ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 875.00ns
ST_45 : Operation 492 [1/7] (875.ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 875.00ns
ST_46 : Operation 493 [1/1] (875.ns)   --->   "%p_Val2_s = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %gmem_addr)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 875.00ns
ST_47 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_0807_2, i32 39)" [conv_core/conv_core.cpp:107]
ST_47 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_3 = and i1 %tmp_41, %relu_en_V_read" [conv_core/conv_core.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%p_s = select i1 %r_V_3, i40 0, i40 %p_0807_2" [conv_core/conv_core.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 497 [1/1] (4.63ns) (out node of the LUT)   --->   "%r_V_13 = ashr i40 %p_s, %tmp_10" [conv_core/conv_core.cpp:110]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_42 = call i25 @_ssdm_op_PartSelect.i25.i40.i32.i32(i40 %r_V_13, i32 15, i32 39)" [conv_core/conv_core.cpp:113]
ST_47 : Operation 499 [1/1] (2.45ns)   --->   "%icmp = icmp sgt i25 %tmp_42, 0" [conv_core/conv_core.cpp:113]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 500 [1/1] (2.53ns)   --->   "%tmp_23 = icmp slt i40 %r_V_13, -32768" [conv_core/conv_core.cpp:116]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%p_cast_35 = select i1 %icmp, i40 32767, i40 -32768" [conv_core/conv_core.cpp:113]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%tmp_32 = or i1 %icmp, %tmp_23" [conv_core/conv_core.cpp:113]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%p_0247_1 = select i1 %tmp_32, i40 %p_cast_35, i40 %r_V_13" [conv_core/conv_core.cpp:113]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%loc_V = sext i40 %p_0247_1 to i128" [conv_core/conv_core.cpp:123]
ST_47 : Operation 505 [1/1] (1.48ns)   --->   "%tmp_43 = icmp ugt i7 %Lo_assign_cast_mid2_s, %Hi_assign_cast_mid2_s" [conv_core/conv_core.cpp:123]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_44 = zext i7 %Lo_assign_cast_mid2_s to i8" [conv_core/conv_core.cpp:123]
ST_47 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_45 = zext i7 %Hi_assign_cast_mid2_s to i8" [conv_core/conv_core.cpp:123]
ST_47 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_46 = xor i8 %tmp_44, 127" [conv_core/conv_core.cpp:123]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_47 = select i1 %tmp_43, i8 %tmp_44, i8 %tmp_45" [conv_core/conv_core.cpp:123]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_48 = select i1 %tmp_43, i8 %tmp_45, i8 %tmp_44" [conv_core/conv_core.cpp:123]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 511 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_49 = select i1 %tmp_43, i8 %tmp_46, i8 %tmp_44" [conv_core/conv_core.cpp:123]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_50 = xor i8 %tmp_47, 127" [conv_core/conv_core.cpp:123]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%tmp_51 = zext i8 %tmp_49 to i128" [conv_core/conv_core.cpp:123]
ST_47 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_52 = zext i8 %tmp_48 to i128" [conv_core/conv_core.cpp:123]
ST_47 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_53 = zext i8 %tmp_50 to i128" [conv_core/conv_core.cpp:123]
ST_47 : Operation 516 [1/1] (4.63ns) (out node of the LUT)   --->   "%tmp_54 = shl i128 %loc_V, %tmp_51" [conv_core/conv_core.cpp:123]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_55 = call i128 @llvm.part.select.i128(i128 %tmp_54, i32 127, i32 0)" [conv_core/conv_core.cpp:123]
ST_47 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_56 = select i1 %tmp_43, i128 %tmp_55, i128 %tmp_54" [conv_core/conv_core.cpp:123]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_57 = shl i128 -1, %tmp_52" [conv_core/conv_core.cpp:123]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_58 = lshr i128 -1, %tmp_53" [conv_core/conv_core.cpp:123]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 521 [1/1] (3.14ns) (out node of the LUT)   --->   "%p_demorgan = and i128 %tmp_57, %tmp_58" [conv_core/conv_core.cpp:123]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_59 = xor i128 %p_demorgan, -1" [conv_core/conv_core.cpp:123]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_60 = and i128 %p_Val2_s, %tmp_59" [conv_core/conv_core.cpp:123]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_61 = and i128 %tmp_56, %p_demorgan" [conv_core/conv_core.cpp:123]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 525 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_s = or i128 %tmp_60, %tmp_61" [conv_core/conv_core.cpp:123]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 526 [1/1] (875.ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_addr, i32 1)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 875.00ns
ST_48 : Operation 527 [1/1] (875.ns)   --->   "call void @_ssdm_op_Write.m_axi.i128P(i128* %gmem_addr, i128 %p_Result_s, i16 -1)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 875.00ns
ST_49 : Operation 528 [5/5] (875.ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 50> : 875.00ns
ST_50 : Operation 529 [4/5] (875.ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 51> : 875.00ns
ST_51 : Operation 530 [3/5] (875.ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 875.00ns
ST_52 : Operation 531 [2/5] (875.ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 53> : 875.00ns
ST_53 : Operation 532 [1/5] (875.ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_addr)" [conv_core/conv_core.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 533 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_27)" [conv_core/conv_core.cpp:124]
ST_53 : Operation 534 [1/1] (0.00ns)   --->   "br label %0" [conv_core/conv_core.cpp:57]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+03ns, clock uncertainty: 125ns.

 <State 1>: 14ns
The critical path consists of the following:
	s_axi read on port 'Ky_V' [28]  (1 ns)
	'sub' operation ('p_neg2', conv_core/conv_core.cpp:45) [92]  (1.92 ns)
	'sub' operation ('tmp_13', conv_core/conv_core.cpp:45) [95]  (1.92 ns)
	'select' operation ('pad_y.V', conv_core/conv_core.cpp:45) [96]  (0 ns)
	'select' operation ('p_2', conv_core/conv_core.cpp:45) [98]  (1.25 ns)
	'add' operation ('r_V_s', conv_core/conv_core.cpp:49) [114]  (2.08 ns)
	'sub' operation ('r_V_1', conv_core/conv_core.cpp:49) [117]  (2.11 ns)
	'sdiv' operation ('tmp_16', conv_core/conv_core.cpp:49) [120]  (3.75 ns)

 <State 2>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 3>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 4>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 5>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 6>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 7>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 8>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 9>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 10>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 11>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 12>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 13>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 14>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 15>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 16>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 17>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 18>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 19>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 20>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 21>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 22>: 3.75ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)

 <State 23>: 20.7ns
The critical path consists of the following:
	'sdiv' operation ('tmp_14', conv_core/conv_core.cpp:48) [108]  (3.75 ns)
	'add' operation ('Wout.V', conv_core/conv_core.cpp:48) [110]  (2.08 ns)
	'mul' operation ('bound1', conv_core/conv_core.cpp:49) [146]  (6.38 ns)
	'mul' operation ('bound2', conv_core/conv_core.cpp:49) [149]  (8.51 ns)

 <State 24>: 26.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten2', conv_core/conv_core.cpp:49) with incoming values : ('indvar_flatten_next1', conv_core/conv_core.cpp:49) [156]  (0 ns)
	'icmp' operation ('exitcond_flatten', conv_core/conv_core.cpp:49) [166]  (2.47 ns)
	'select' operation ('r_V_4_mid2_v_v_v_v_v', conv_core/conv_core.cpp:123) [169]  (0.805 ns)
	'mul' operation ('r_V_13_mid2_v_v_v_v', conv_core/conv_core.cpp:81) [179]  (6.38 ns)
	'mul' operation ('r_V_13_mid2_v_v', conv_core/conv_core.cpp:81) [181]  (7.98 ns)
	'mul' operation ('r_V_13_mid2', conv_core/conv_core.cpp:81) [183]  (8.69 ns)

 <State 25>: 11.3ns
The critical path consists of the following:
	'select' operation ('i_op_assign_6_mid', conv_core/conv_core.cpp:49) [167]  (0.805 ns)
	'add' operation ('i', conv_core/conv_core.cpp:54) [189]  (2.08 ns)
	'mul' operation ('tmp_27_mid1', conv_core/conv_core.cpp:67) [195]  (6.38 ns)
	'select' operation ('tmp_28_mid2_v', conv_core/conv_core.cpp:67) [196]  (0 ns)
	'sub' operation ('tmp_28_mid2', conv_core/conv_core.cpp:67) [197]  (2.08 ns)

 <State 26>: 24.8ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', conv_core/conv_core.cpp:110) with incoming values : ('indvar_flatten_next', conv_core/conv_core.cpp:110) [211]  (0 ns)
	'icmp' operation ('exitcond_flatten1', conv_core/conv_core.cpp:110) [240]  (2.45 ns)
	'select' operation ('exitcond3_mid1', conv_core/conv_core.cpp:70) [269]  (0.993 ns)
	'or' operation ('tmp_36', conv_core/conv_core.cpp:70) [271]  (0 ns)
	'select' operation ('i_op_assign_mid2', conv_core/conv_core.cpp:70) [272]  (0.978 ns)
	'mul' operation ('r.V', conv_core/conv_core.cpp:80) [296]  (6.38 ns)
	'mul' operation ('r.V', conv_core/conv_core.cpp:80) [298]  (7.98 ns)
	'add' operation ('tmp_38', conv_core/conv_core.cpp:80) [300]  (3.02 ns)
	'add' operation ('feature_in_V2_sum', conv_core/conv_core.cpp:80) [302]  (3.05 ns)

 <State 27>: 875ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', conv_core/conv_core.cpp:80) [304]  (0 ns)
	bus request on port 'gmem' (conv_core/conv_core.cpp:80) [305]  (875 ns)

 <State 28>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:80) [305]  (875 ns)

 <State 29>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:80) [305]  (875 ns)

 <State 30>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:80) [305]  (875 ns)

 <State 31>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:80) [305]  (875 ns)

 <State 32>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:80) [305]  (875 ns)

 <State 33>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:80) [305]  (875 ns)

 <State 34>: 875ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_core/conv_core.cpp:80) [306]  (875 ns)

 <State 35>: 875ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_core/conv_core.cpp:81) [316]  (875 ns)

 <State 36>: 8.15ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('wt.V') with incoming values : ('wt.V', conv_core/conv_core.cpp:81) [319]  (1.77 ns)
	'phi' operation ('wt.V') with incoming values : ('wt.V', conv_core/conv_core.cpp:81) [319]  (0 ns)
	'mul' operation ('r_V_29_1', conv_core/conv_core.cpp:92) [330]  (6.38 ns)

 <State 37>: 17.5ns
The critical path consists of the following:
	'mul' operation ('r_V_29_3', conv_core/conv_core.cpp:92) [340]  (6.38 ns)
	'add' operation ('tmp8', conv_core/conv_core.cpp:96) [371]  (3.02 ns)
	'add' operation ('tmp6', conv_core/conv_core.cpp:96) [373]  (2.59 ns)
	'add' operation ('tmp_40', conv_core/conv_core.cpp:96) [381]  (2.63 ns)
	'add' operation ('sum_V_7', conv_core/conv_core.cpp:96) [383]  (2.88 ns)

 <State 38>: 8.59ns
The critical path consists of the following:
	'add' operation ('tmp12', conv_core/conv_core.cpp:123) [400]  (2.55 ns)
	'add' operation ('tmp_35', conv_core/conv_core.cpp:123) [402]  (3.02 ns)
	'add' operation ('feature_out_V6_sum', conv_core/conv_core.cpp:123) [405]  (3.02 ns)

 <State 39>: 875ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', conv_core/conv_core.cpp:123) [407]  (0 ns)
	bus request on port 'gmem' (conv_core/conv_core.cpp:123) [408]  (875 ns)

 <State 40>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:123) [408]  (875 ns)

 <State 41>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:123) [408]  (875 ns)

 <State 42>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:123) [408]  (875 ns)

 <State 43>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:123) [408]  (875 ns)

 <State 44>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:123) [408]  (875 ns)

 <State 45>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:123) [408]  (875 ns)

 <State 46>: 875ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_core/conv_core.cpp:123) [409]  (875 ns)

 <State 47>: 875ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_core/conv_core.cpp:123) [431]  (875 ns)

 <State 48>: 875ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_core/conv_core.cpp:123) [432]  (875 ns)

 <State 49>: 875ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:123) [433]  (875 ns)

 <State 50>: 875ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:123) [433]  (875 ns)

 <State 51>: 875ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:123) [433]  (875 ns)

 <State 52>: 875ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:123) [433]  (875 ns)

 <State 53>: 875ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_core/conv_core.cpp:123) [433]  (875 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
