Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Apr 22 21:09:57 2018
| Host         : JFW1702-WS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: GCLK (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.477        0.000                      0                   55        0.160        0.000                      0                   55        2.898        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
vga/clk_wiz_0_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 3.398}        6.796           147.138         
  clkfbout_clk_wiz_0          {0.000 45.000}       90.000          11.111          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga/clk_wiz_0_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                2.477        0.000                      0                   55        0.160        0.000                      0                   55        2.898        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                           10.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga/clk_wiz_0_0/inst/clk_in1
  To Clock:  vga/clk_wiz_0_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/clk_wiz_0_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/clk_wiz_0_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.966ns (25.261%)  route 2.858ns (74.739%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 8.484 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.636     4.997    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     5.121 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.564     5.685    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X110Y28        FDRE                                         r  vga/counter_line_sig_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.687     8.484    vga/clk
    SLICE_X110Y28        FDRE                                         r  vga/counter_line_sig_reg[7]/C
                         clock pessimism              0.155     8.638    
                         clock uncertainty           -0.271     8.367    
    SLICE_X110Y28        FDRE (Setup_fdre_C_CE)      -0.205     8.162    vga/counter_line_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.966ns (25.261%)  route 2.858ns (74.739%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 8.484 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.636     4.997    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     5.121 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.564     5.685    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X110Y28        FDRE                                         r  vga/counter_line_sig_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.687     8.484    vga/clk
    SLICE_X110Y28        FDRE                                         r  vga/counter_line_sig_reg[8]/C
                         clock pessimism              0.155     8.638    
                         clock uncertainty           -0.271     8.367    
    SLICE_X110Y28        FDRE (Setup_fdre_C_CE)      -0.205     8.162    vga/counter_line_sig_reg[8]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.966ns (25.261%)  route 2.858ns (74.739%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 8.484 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.636     4.997    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     5.121 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.564     5.685    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X110Y28        FDRE                                         r  vga/counter_line_sig_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.687     8.484    vga/clk
    SLICE_X110Y28        FDRE                                         r  vga/counter_line_sig_reg[9]/C
                         clock pessimism              0.155     8.638    
                         clock uncertainty           -0.271     8.367    
    SLICE_X110Y28        FDRE (Setup_fdre_C_CE)      -0.205     8.162    vga/counter_line_sig_reg[9]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/vsync_outp_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.966ns (25.414%)  route 2.835ns (74.586%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 8.484 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.589     4.951    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X113Y28        LUT6 (Prop_lut6_I0_O)        0.124     5.075 r  vga/vsync_outp_i_1/O
                         net (fo=1, routed)           0.587     5.662    vga/vsync_outp_i_1_n_0
    SLICE_X113Y28        FDRE                                         r  vga/vsync_outp_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.687     8.484    vga/clk
    SLICE_X113Y28        FDRE                                         r  vga/vsync_outp_reg/C
                         clock pessimism              0.155     8.638    
                         clock uncertainty           -0.271     8.367    
    SLICE_X113Y28        FDRE (Setup_fdre_C_CE)      -0.205     8.162    vga/vsync_outp_reg
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.966ns (25.856%)  route 2.770ns (74.144%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 8.485 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.636     4.997    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     5.121 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.476     5.597    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.688     8.485    vga/clk
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[3]/C
                         clock pessimism              0.155     8.639    
                         clock uncertainty           -0.271     8.368    
    SLICE_X111Y29        FDRE (Setup_fdre_C_CE)      -0.205     8.163    vga/counter_line_sig_reg[3]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.966ns (25.856%)  route 2.770ns (74.144%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 8.485 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.636     4.997    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     5.121 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.476     5.597    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.688     8.485    vga/clk
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[4]/C
                         clock pessimism              0.155     8.639    
                         clock uncertainty           -0.271     8.368    
    SLICE_X111Y29        FDRE (Setup_fdre_C_CE)      -0.205     8.163    vga/counter_line_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.966ns (25.856%)  route 2.770ns (74.144%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 8.485 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.636     4.997    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     5.121 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.476     5.597    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.688     8.485    vga/clk
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[5]/C
                         clock pessimism              0.155     8.639    
                         clock uncertainty           -0.271     8.368    
    SLICE_X111Y29        FDRE (Setup_fdre_C_CE)      -0.205     8.163    vga/counter_line_sig_reg[5]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.966ns (25.856%)  route 2.770ns (74.144%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 8.485 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.636     4.997    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     5.121 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.476     5.597    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.688     8.485    vga/clk
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[6]/C
                         clock pessimism              0.155     8.639    
                         clock uncertainty           -0.271     8.368    
    SLICE_X111Y29        FDRE (Setup_fdre_C_CE)      -0.205     8.163    vga/counter_line_sig_reg[6]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.966ns (26.454%)  route 2.686ns (73.546%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 8.484 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.636     4.997    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     5.121 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.391     5.513    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.687     8.484    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[0]/C
                         clock pessimism              0.155     8.638    
                         clock uncertainty           -0.271     8.367    
    SLICE_X112Y28        FDRE (Setup_fdre_C_CE)      -0.169     8.198    vga/counter_line_sig_reg[0]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.966ns (26.454%)  route 2.686ns (73.546%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 8.484 - 6.796 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.861     1.861    vga/clk
    SLICE_X113Y26        FDRE                                         r  vga/counter_pixel_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  vga/counter_pixel_sig_reg[2]/Q
                         net (fo=10, routed)          1.013     3.293    vga/hcnt[2]
    SLICE_X110Y25        LUT4 (Prop_lut4_I0_O)        0.299     3.592 f  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.645     4.237    vga/hsync_outp_i_3_n_0
    SLICE_X111Y25        LUT4 (Prop_lut4_I1_O)        0.124     4.361 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.636     4.997    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     5.121 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.391     5.513    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.687     8.484    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[10]/C
                         clock pessimism              0.155     8.638    
                         clock uncertainty           -0.271     8.367    
    SLICE_X112Y28        FDRE (Setup_fdre_C_CE)      -0.169     8.198    vga/counter_line_sig_reg[10]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  2.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.629     0.629    vga/reset_synchronizer_0/dest_clk
    SLICE_X108Y28        FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDRE (Prop_fdre_C_Q)         0.164     0.793 r  vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.848    vga/reset_synchronizer_0/syncstages_ff[0]
    SLICE_X108Y28        FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     0.898    vga/reset_synchronizer_0/dest_clk
    SLICE_X108Y28        FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.629    
    SLICE_X108Y28        FDRE (Hold_fdre_C_D)         0.060     0.689    vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.382%)  route 0.176ns (48.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     0.631    vga/clk
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  vga/counter_line_sig_reg[6]/Q
                         net (fo=13, routed)          0.176     0.948    vga/vcnt[6]
    SLICE_X112Y28        LUT6 (Prop_lut6_I3_O)        0.045     0.993 r  vga/counter_line_sig[10]_i_2/O
                         net (fo=1, routed)           0.000     0.993    vga/counter_line_sig[10]
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.899     0.899    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[10]/C
                         clock pessimism             -0.255     0.644    
    SLICE_X112Y28        FDRE (Hold_fdre_C_D)         0.121     0.765    vga/counter_line_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.550%)  route 0.181ns (46.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.630     0.630    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y28        FDRE (Prop_fdre_C_Q)         0.164     0.794 f  vga/counter_line_sig_reg[10]/Q
                         net (fo=9, routed)           0.181     0.975    vga/vcnt[10]
    SLICE_X112Y28        LUT5 (Prop_lut5_I0_O)        0.045     1.020 r  vga/counter_line_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.020    vga/counter_line_sig[0]
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.899     0.899    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[0]/C
                         clock pessimism             -0.269     0.630    
    SLICE_X112Y28        FDRE (Hold_fdre_C_D)         0.121     0.751    vga/counter_line_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.630     0.630    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y28        FDRE (Prop_fdre_C_Q)         0.164     0.794 r  vga/counter_line_sig_reg[1]/Q
                         net (fo=7, routed)           0.198     0.991    vga/vcnt[1]
    SLICE_X112Y28        LUT5 (Prop_lut5_I0_O)        0.043     1.034 r  vga/counter_line_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.034    vga/counter_line_sig[2]
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.899     0.899    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[2]/C
                         clock pessimism             -0.269     0.630    
    SLICE_X112Y28        FDRE (Hold_fdre_C_D)         0.131     0.761    vga/counter_line_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/video_active_outp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.321%)  route 0.169ns (44.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.630     0.630    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y28        FDRE (Prop_fdre_C_Q)         0.164     0.794 f  vga/counter_line_sig_reg[1]/Q
                         net (fo=7, routed)           0.169     0.962    vga/vcnt[1]
    SLICE_X111Y27        LUT6 (Prop_lut6_I4_O)        0.045     1.007 r  vga/video_active_outp_i_1/O
                         net (fo=1, routed)           0.000     1.007    vga/video_active_outp0
    SLICE_X111Y27        FDRE                                         r  vga/video_active_outp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.898     0.898    vga/clk
    SLICE_X111Y27        FDRE                                         r  vga/video_active_outp_reg/C
                         clock pessimism             -0.255     0.643    
    SLICE_X111Y27        FDRE (Hold_fdre_C_D)         0.091     0.734    vga/video_active_outp_reg
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     0.631    vga/clk
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  vga/counter_line_sig_reg[3]/Q
                         net (fo=13, routed)          0.181     0.952    vga/vcnt[3]
    SLICE_X111Y29        LUT6 (Prop_lut6_I1_O)        0.045     0.997 r  vga/counter_line_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.997    vga/counter_line_sig[3]
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.900     0.900    vga/clk
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[3]/C
                         clock pessimism             -0.269     0.631    
    SLICE_X111Y29        FDRE (Hold_fdre_C_D)         0.091     0.722    vga/counter_line_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.631     0.631    vga/clk
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  vga/counter_line_sig_reg[6]/Q
                         net (fo=13, routed)          0.182     0.954    vga/vcnt[6]
    SLICE_X111Y29        LUT6 (Prop_lut6_I5_O)        0.045     0.999 r  vga/counter_line_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.999    vga/counter_line_sig[6]
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.900     0.900    vga/clk
    SLICE_X111Y29        FDRE                                         r  vga/counter_line_sig_reg[6]/C
                         clock pessimism             -0.269     0.631    
    SLICE_X111Y29        FDRE (Hold_fdre_C_D)         0.092     0.723    vga/counter_line_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.630     0.630    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y28        FDRE (Prop_fdre_C_Q)         0.164     0.794 r  vga/counter_line_sig_reg[1]/Q
                         net (fo=7, routed)           0.198     0.991    vga/vcnt[1]
    SLICE_X112Y28        LUT5 (Prop_lut5_I3_O)        0.045     1.036 r  vga/counter_line_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.036    vga/counter_line_sig[1]
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.899     0.899    vga/clk
    SLICE_X112Y28        FDRE                                         r  vga/counter_line_sig_reg[1]/C
                         clock pessimism             -0.269     0.630    
    SLICE_X112Y28        FDRE (Hold_fdre_C_D)         0.120     0.750    vga/counter_line_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_pixel_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.627     0.627    vga/clk
    SLICE_X110Y25        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25        FDRE (Prop_fdre_C_Q)         0.141     0.768 f  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=3, routed)           0.196     0.964    vga/hcnt[0]
    SLICE_X110Y25        LUT1 (Prop_lut1_I0_O)        0.045     1.009 r  vga/counter_pixel_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.009    vga/counter_pixel_sig[0]
    SLICE_X110Y25        FDRE                                         r  vga/counter_pixel_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.895     0.895    vga/clk
    SLICE_X110Y25        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
                         clock pessimism             -0.268     0.627    
    SLICE_X110Y25        FDRE (Hold_fdre_C_D)         0.091     0.718    vga/counter_pixel_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.183ns (44.313%)  route 0.230ns (55.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.630     0.630    vga/clk
    SLICE_X110Y28        FDRE                                         r  vga/counter_line_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y28        FDRE (Prop_fdre_C_Q)         0.141     0.771 r  vga/counter_line_sig_reg[8]/Q
                         net (fo=11, routed)          0.230     1.001    vga/vcnt[8]
    SLICE_X110Y28        LUT4 (Prop_lut4_I2_O)        0.042     1.043 r  vga/counter_line_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     1.043    vga/counter_line_sig[9]
    SLICE_X110Y28        FDRE                                         r  vga/counter_line_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.899     0.899    vga/clk
    SLICE_X110Y28        FDRE                                         r  vga/counter_line_sig_reg[9]/C
                         clock pessimism             -0.269     0.630    
    SLICE_X110Y28        FDRE (Hold_fdre_C_D)         0.107     0.737    vga/counter_line_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.398 }
Period(ns):         6.796
Sources:            { vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.796       4.641      BUFGCTRL_X0Y1    vga/clk_wiz_0_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.796       5.547      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X112Y28    vga/counter_line_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X112Y28    vga/counter_line_sig_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X112Y28    vga/counter_line_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X112Y28    vga/counter_line_sig_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X111Y29    vga/counter_line_sig_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X111Y29    vga/counter_line_sig_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X111Y29    vga/counter_line_sig_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X111Y29    vga/counter_line_sig_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.796       206.564    MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X111Y29    vga/counter_line_sig_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X111Y29    vga/counter_line_sig_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X111Y29    vga/counter_line_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X111Y29    vga/counter_line_sig_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y25    vga/counter_pixel_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X113Y25    vga/counter_pixel_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X113Y25    vga/counter_pixel_sig_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X113Y25    vga/counter_pixel_sig_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X113Y25    vga/counter_pixel_sig_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X113Y25    vga/counter_pixel_sig_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X112Y28    vga/counter_line_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X112Y28    vga/counter_line_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X112Y28    vga/counter_line_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X112Y28    vga/counter_line_sig_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y28    vga/counter_line_sig_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y28    vga/counter_line_sig_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y28    vga/counter_line_sig_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X113Y28    vga/vsync_outp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X111Y29    vga/counter_line_sig_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X111Y29    vga/counter_line_sig_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y2    vga/clk_wiz_0_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT



