
                                 PrimeTime (R)

              Version N-2017.12-SP3-2 for linux64 - Aug 10, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Warning: Cannot use command line editor for terminal type 'screen'. (CLE-100)
if {[catch {getenv "TSMC180_HOME"} msg]} {
 echo "ERROR: Enviroment variable TSMC180_HOME should point at a tsmc180 lib installation "
 exit
}
set tech 180nm
180nm
set grtechlibdir [getenv {TSMC180_HOME}]
/opt/libs/tsmc180/extracted
set cell_path "${grtechlibdir}/tsmc/cl018g/sc9_base_rvt/2008q3v01/"
/opt/libs/tsmc180/extracted/tsmc/cl018g/sc9_base_rvt/2008q3v01/
set cell_lib_path "$cell_path/db/"
/opt/libs/tsmc180/extracted/tsmc/cl018g/sc9_base_rvt/2008q3v01//db/
set io_path "${grtechlibdir}/gpio/TPZ018NV/TS02IG502/fb_tpz018nv_280a_r6p0-02eac0/" 
/opt/libs/tsmc180/extracted/gpio/TPZ018NV/TS02IG502/fb_tpz018nv_280a_r6p0-02eac0/
set io_lib_path "$io_path/timing_power_noise/NLDM/tpz018nv_280a/"
/opt/libs/tsmc180/extracted/gpio/TPZ018NV/TS02IG502/fb_tpz018nv_280a_r6p0-02eac0//timing_power_noise/NLDM/tpz018nv_280a/
set memory_path "/home/bilgiday/sram_new" 
/home/bilgiday/sram_new
set memory_lib_path "$memory_path/db/" 
/home/bilgiday/sram_new/db/
set grtechlibpath ". $cell_lib_path $io_lib_path $memory_lib_path"
. /opt/libs/tsmc180/extracted/tsmc/cl018g/sc9_base_rvt/2008q3v01//db/ /opt/libs/tsmc180/extracted/gpio/TPZ018NV/TS02IG502/fb_tpz018nv_280a_r6p0-02eac0//timing_power_noise/NLDM/tpz018nv_280a/ /home/bilgiday/sram_new/db/
set grtechlibpath ". $cell_lib_path $io_lib_path $memory_path"
. /opt/libs/tsmc180/extracted/tsmc/cl018g/sc9_base_rvt/2008q3v01//db/ /opt/libs/tsmc180/extracted/gpio/TPZ018NV/TS02IG502/fb_tpz018nv_280a_r6p0-02eac0//timing_power_noise/NLDM/tpz018nv_280a/ /home/bilgiday/sram_new
# Target library - worst case condition - 1.62V 125C
set grtechtargetlib "sage-x_tsmc_cl018g_rvt_ss_1p62v_125c.db"
sage-x_tsmc_cl018g_rvt_ss_1p62v_125c.db
# IO libary - worst case (wc)
set iolib "tpz018nvwc.db"
tpz018nvwc.db
# Memory Library - worst case (slow)
set memlib "/home/bilgiday/sram_new/db/sram12x8_slow_syn.db /home/bilgiday/sram_new/db/sram6x26_slow_syn.db /home/bilgiday/sram_new/db/sram8x25_slow_syn.db /home/bilgiday/sram_new/db/sram9x32_slow_syn.db /home/bilgiday/sram_new/db/sram6x32_slow_syn.db /home/bilgiday/sram_new/db/sram8x32_slow_syn.db /home/bilgiday/sram_new/db/sram2p8x32_slow_syn.db /home/bilgiday/sram_new/db/sram13x8_slow_syn.db"
/home/bilgiday/sram_new/db/sram12x8_slow_syn.db /home/bilgiday/sram_new/db/sram6x26_slow_syn.db /home/bilgiday/sram_new/db/sram8x25_slow_syn.db /home/bilgiday/sram_new/db/sram9x32_slow_syn.db /home/bilgiday/sram_new/db/sram6x32_slow_syn.db /home/bilgiday/sram_new/db/sram8x32_slow_syn.db /home/bilgiday/sram_new/db/sram2p8x32_slow_syn.db /home/bilgiday/sram_new/db/sram13x8_slow_syn.db
# Link library - worst case condition - wc
set grtechlinklib "* $grtechtargetlib $iolib $memlib"
* sage-x_tsmc_cl018g_rvt_ss_1p62v_125c.db tpz018nvwc.db /home/bilgiday/sram_new/db/sram12x8_slow_syn.db /home/bilgiday/sram_new/db/sram6x26_slow_syn.db /home/bilgiday/sram_new/db/sram8x25_slow_syn.db /home/bilgiday/sram_new/db/sram9x32_slow_syn.db /home/bilgiday/sram_new/db/sram6x32_slow_syn.db /home/bilgiday/sram_new/db/sram8x32_slow_syn.db /home/bilgiday/sram_new/db/sram2p8x32_slow_syn.db /home/bilgiday/sram_new/db/sram13x8_slow_syn.db
set search_path    $grtechlibpath
. /opt/libs/tsmc180/extracted/tsmc/cl018g/sc9_base_rvt/2008q3v01//db/ /opt/libs/tsmc180/extracted/gpio/TPZ018NV/TS02IG502/fb_tpz018nv_280a_r6p0-02eac0//timing_power_noise/NLDM/tpz018nv_280a/ /home/bilgiday/sram_new
set target_library $grtechtargetlib
sage-x_tsmc_cl018g_rvt_ss_1p62v_125c.db
set link_library   $grtechlinklib
* sage-x_tsmc_cl018g_rvt_ss_1p62v_125c.db tpz018nvwc.db /home/bilgiday/sram_new/db/sram12x8_slow_syn.db /home/bilgiday/sram_new/db/sram6x26_slow_syn.db /home/bilgiday/sram_new/db/sram8x25_slow_syn.db /home/bilgiday/sram_new/db/sram9x32_slow_syn.db /home/bilgiday/sram_new/db/sram6x32_slow_syn.db /home/bilgiday/sram_new/db/sram8x32_slow_syn.db /home/bilgiday/sram_new/db/sram2p8x32_slow_syn.db /home/bilgiday/sram_new/db/sram13x8_slow_syn.db
# Technology File
set technology_file_path "$cell_path/milkyway/"
/opt/libs/tsmc180/extracted/tsmc/cl018g/sc9_base_rvt/2008q3v01//milkyway/
set technology_file "$technology_file_path/tech_sage-x_tsmc_cl018g_6lm.tf"
/opt/libs/tsmc180/extracted/tsmc/cl018g/sc9_base_rvt/2008q3v01//milkyway//tech_sage-x_tsmc_cl018g_6lm.tf
#read_ddc /home/dtatest/DTA-aes/workdir/aes_synthesis.ddc
read_ddc /home/dtatest/DTA-aes/workdir/wddl_aes.ddc
1
set power_enable_analysis "true"
true
link
Loading db file '/opt/libs/tsmc180/extracted/tsmc/cl018g/sc9_base_rvt/2008q3v01/db/sage-x_tsmc_cl018g_rvt_ss_1p62v_125c.db'
Loading db file '/opt/libs/tsmc180/extracted/gpio/TPZ018NV/TS02IG502/fb_tpz018nv_280a_r6p0-02eac0/timing_power_noise/NLDM/tpz018nv_280a/tpz018nvwc.db'
Loading db file '/home/bilgiday/sram_new/db/sram12x8_slow_syn.db'
Loading db file '/home/bilgiday/sram_new/db/sram6x26_slow_syn.db'
Loading db file '/home/bilgiday/sram_new/db/sram8x25_slow_syn.db'
Loading db file '/home/bilgiday/sram_new/db/sram9x32_slow_syn.db'
Loading db file '/home/bilgiday/sram_new/db/sram6x32_slow_syn.db'
Loading db file '/home/bilgiday/sram_new/db/sram8x32_slow_syn.db'
Loading db file '/home/bilgiday/sram_new/db/sram2p8x32_slow_syn.db'
Loading db file '/home/bilgiday/sram_new/db/sram13x8_slow_syn.db'
Linking design aes_cipher_top...
Information: 412 (87.47%) library cells are unused in library sage-x_tsmc_cl018g_rvt_ss_1p62v_125c..... (LNK-045)
Information: 129 (100.00%) library cells are unused in library tpz018nvwc..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library sram12x8..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library USERLIB..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library sram8x25..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library sram9x32..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library sram6x32..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library sram8x32..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library USERLIB..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library sram13x8..... (LNK-045)
Information: total 549 library cells are unused (LNK-046)
Design 'aes_cipher_top' was successfully linked.
Information: There are 10393 leaf cells, ports, hiers and 10965 nets in the design (LNK-047)
Information: Removing 26 unneeded designs..... (LNK-034)
1
set power_analysis_mode "time_based"
time_based
read_vcd test.vcd -strip_path /aes_cipher_top_tb/dut
Information: Checked out license 'PrimeTime-PX' (PT-019)

======================================================================
Summary:
Total number of nets = 10229
Number of annotated nets = 10229 (100.00%)
Total number of leaf cells = 9944
Number of fully annotated leaf cells = 9944 (100.00%)
======================================================================

1
#read_vcd test.vcd -strip_path /aes_cipher_top_tb/dut
#read_vcd test.vcd -strip_path /testbench/d3 -path core0_leon3core0_cp2_v0 
#set_power_analysis_options -waveform_interval 0.001 -waveform_format out -waveform_output "yuan_power" -include all_without_leaf
#set_power_analysis_options -waveform_interval 0.01 -waveform_format out -waveform_output "yuan_power" -include all_with_leaf
#set_power_analysis_options -waveform_format out -waveform_output "yuan_power" -include all_with_leaf
#set_power_analysis_options -waveform_format fsdb -waveform_output "yuan_power" -include all_with_leaf
#set_power_analysis_options -waveform_interval 0.0001 -waveform_format out -waveform_output "yuan_power" -include top
#set_power_analysis_options -waveform_interval 0.0001 -waveform_format out -waveform_output "yuan_power" -include all_with_leaf
set_power_analysis_options -waveform_interval 0.001 -waveform_format out -waveform_output "yuan_power" -include all_with_leaf
update_timing
Information: Using automatic max wire load selection group 'WireAreaCon'. (ENV-003)
Information: Using automatic min wire load selection group 'WireAreaCon'. (ENV-003)
1
update_power  
Information: Running time_based power analysis... (PWR-601)

Information: Interrupting current command. (INT-2)
Information: The waveform options are:
		File name:	yuan_power.out
		File format:	out
		Time interval:	0.001ns
		Hierarchical level:	all

Information: Power analysis is running, please wait ...

Warning: Power simulation has been interrupted.  (PWR-252)
Information: analysis is done for time window (0ns - 1.386ns)

1
pt_shell> 
Information: Interrupting current command. (INT-2)
Information: One more interrupt will exit process. (INT-3)
Information: Process terminated by interrupt. (INT-4)

Timing updates: 1 (0 implicit, 1 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 833.19 MB
CPU usage for this session: 6 seconds 
Elapsed time for this session: 5941 seconds
