// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/19/2019 22:01:53"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Registers (
	clk,
	reset,
	pc,
	writeRegister,
	writeValue,
	readRegister,
	readValue);
input 	clk;
input 	reset;
output 	[31:0] pc;
input 	[3:0] writeRegister;
input 	[31:0] writeValue;
input 	[3:0] readRegister;
output 	[31:0] readValue;

// Design Ports Information
// pc[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[16]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[17]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[18]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[19]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[20]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[21]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[22]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[23]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[24]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[25]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[26]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[27]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[28]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[29]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[30]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[31]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[0]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[3]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[4]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[5]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[6]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[8]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[9]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[10]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[11]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[12]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[13]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[14]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[15]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[16]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[17]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[18]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[19]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[20]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[21]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[22]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[23]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[24]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[25]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[26]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[27]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[28]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[29]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[30]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readValue[31]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRegister[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRegister[1]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRegister[2]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRegister[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[1]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[3]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[4]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[5]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[6]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[7]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[8]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[9]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[10]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[11]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[12]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[13]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[14]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[15]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[16]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[17]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[18]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[19]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[20]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[21]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[22]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[23]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[24]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[25]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[26]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[27]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[28]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[29]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[30]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeValue[31]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegister[0]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegister[1]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegister[2]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegister[3]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \writeValue[0]~input_o ;
wire \writeRegister[2]~input_o ;
wire \writeRegister[3]~input_o ;
wire \writeRegister[1]~input_o ;
wire \writeRegister[0]~input_o ;
wire \Decoder0~0_combout ;
wire \RegisterBank[15][0]~q ;
wire \writeValue[1]~input_o ;
wire \RegisterBank[15][1]~feeder_combout ;
wire \RegisterBank[15][1]~q ;
wire \writeValue[2]~input_o ;
wire \RegisterBank[15][2]~q ;
wire \writeValue[3]~input_o ;
wire \RegisterBank[15][3]~q ;
wire \writeValue[4]~input_o ;
wire \RegisterBank[15][4]~q ;
wire \writeValue[5]~input_o ;
wire \RegisterBank[15][5]~q ;
wire \writeValue[6]~input_o ;
wire \RegisterBank[15][6]~q ;
wire \writeValue[7]~input_o ;
wire \RegisterBank[15][7]~feeder_combout ;
wire \RegisterBank[15][7]~q ;
wire \writeValue[8]~input_o ;
wire \RegisterBank[15][8]~feeder_combout ;
wire \RegisterBank[15][8]~q ;
wire \writeValue[9]~input_o ;
wire \RegisterBank[15][9]~feeder_combout ;
wire \RegisterBank[15][9]~q ;
wire \writeValue[10]~input_o ;
wire \RegisterBank[15][10]~feeder_combout ;
wire \RegisterBank[15][10]~q ;
wire \writeValue[11]~input_o ;
wire \RegisterBank[15][11]~q ;
wire \writeValue[12]~input_o ;
wire \RegisterBank[15][12]~q ;
wire \writeValue[13]~input_o ;
wire \RegisterBank[15][13]~q ;
wire \writeValue[14]~input_o ;
wire \RegisterBank[15][14]~q ;
wire \writeValue[15]~input_o ;
wire \RegisterBank[15][15]~q ;
wire \writeValue[16]~input_o ;
wire \RegisterBank[15][16]~q ;
wire \writeValue[17]~input_o ;
wire \RegisterBank[15][17]~q ;
wire \writeValue[18]~input_o ;
wire \RegisterBank[15][18]~q ;
wire \writeValue[19]~input_o ;
wire \RegisterBank[15][19]~feeder_combout ;
wire \RegisterBank[15][19]~q ;
wire \writeValue[20]~input_o ;
wire \RegisterBank[15][20]~q ;
wire \writeValue[21]~input_o ;
wire \RegisterBank[15][21]~q ;
wire \writeValue[22]~input_o ;
wire \RegisterBank[15][22]~q ;
wire \writeValue[23]~input_o ;
wire \RegisterBank[15][23]~q ;
wire \writeValue[24]~input_o ;
wire \RegisterBank[15][24]~q ;
wire \writeValue[25]~input_o ;
wire \RegisterBank[15][25]~q ;
wire \writeValue[26]~input_o ;
wire \RegisterBank[15][26]~q ;
wire \writeValue[27]~input_o ;
wire \RegisterBank[15][27]~feeder_combout ;
wire \RegisterBank[15][27]~q ;
wire \writeValue[28]~input_o ;
wire \RegisterBank[15][28]~q ;
wire \writeValue[29]~input_o ;
wire \RegisterBank[15][29]~q ;
wire \writeValue[30]~input_o ;
wire \RegisterBank[15][30]~q ;
wire \writeValue[31]~input_o ;
wire \RegisterBank[15][31]~q ;
wire \readRegister[3]~input_o ;
wire \readRegister[0]~input_o ;
wire \readRegister[1]~input_o ;
wire \RegisterBank[9][0]~feeder_combout ;
wire \Decoder0~10_combout ;
wire \reset~input_o ;
wire \RegisterBank[9][5]~9_combout ;
wire \RegisterBank[9][0]~q ;
wire \RegisterBank[8][0]~feeder_combout ;
wire \Decoder0~9_combout ;
wire \RegisterBank[8][2]~8_combout ;
wire \RegisterBank[8][0]~q ;
wire \Decoder0~12_combout ;
wire \RegisterBank[11][16]~11_combout ;
wire \RegisterBank[11][0]~q ;
wire \Decoder0~11_combout ;
wire \RegisterBank[10][4]~10_combout ;
wire \RegisterBank[10][0]~q ;
wire \Mux31~2_combout ;
wire \readRegister[2]~input_o ;
wire \Decoder0~15_combout ;
wire \RegisterBank[14][26]~14_combout ;
wire \RegisterBank[14][0]~q ;
wire \RegisterBank[12][0]~feeder_combout ;
wire \Decoder0~13_combout ;
wire \RegisterBank[12][2]~12_combout ;
wire \RegisterBank[12][0]~q ;
wire \RegisterBank[13][0]~feeder_combout ;
wire \Decoder0~14_combout ;
wire \RegisterBank[13][29]~13_combout ;
wire \RegisterBank[13][0]~q ;
wire \Mux31~3_combout ;
wire \RegisterBank[7][0]~feeder_combout ;
wire \Decoder0~8_combout ;
wire \RegisterBank[7][3]~7_combout ;
wire \RegisterBank[7][0]~q ;
wire \RegisterBank[4][0]~feeder_combout ;
wire \Decoder0~5_combout ;
wire \RegisterBank[4][23]~4_combout ;
wire \RegisterBank[4][0]~q ;
wire \Decoder0~6_combout ;
wire \RegisterBank[5][18]~5_combout ;
wire \RegisterBank[5][0]~q ;
wire \RegisterBank[6][0]~feeder_combout ;
wire \Decoder0~7_combout ;
wire \RegisterBank[6][28]~6_combout ;
wire \RegisterBank[6][0]~q ;
wire \Mux31~1_combout ;
wire \RegisterBank[1][0]~feeder_combout ;
wire \Decoder0~2_combout ;
wire \RegisterBank[1][28]~1_combout ;
wire \RegisterBank[1][0]~q ;
wire \Decoder0~4_combout ;
wire \RegisterBank[3][17]~3_combout ;
wire \RegisterBank[3][0]~q ;
wire \RegisterBank[2][0]~feeder_combout ;
wire \Decoder0~3_combout ;
wire \RegisterBank[2][25]~2_combout ;
wire \RegisterBank[2][0]~q ;
wire \RegisterBank[0][0]~feeder_combout ;
wire \Decoder0~1_combout ;
wire \RegisterBank[0][23]~0_combout ;
wire \RegisterBank[0][0]~q ;
wire \Mux31~0_combout ;
wire \Mux31~4_combout ;
wire \readValue[0]~reg0_q ;
wire \RegisterBank[3][1]~q ;
wire \RegisterBank[11][1]~q ;
wire \RegisterBank[7][1]~feeder_combout ;
wire \RegisterBank[7][1]~q ;
wire \Mux30~3_combout ;
wire \RegisterBank[0][1]~q ;
wire \RegisterBank[4][1]~q ;
wire \RegisterBank[12][1]~feeder_combout ;
wire \RegisterBank[12][1]~q ;
wire \RegisterBank[8][1]~feeder_combout ;
wire \RegisterBank[8][1]~q ;
wire \Mux30~0_combout ;
wire \RegisterBank[2][1]~feeder_combout ;
wire \RegisterBank[2][1]~q ;
wire \RegisterBank[6][1]~feeder_combout ;
wire \RegisterBank[6][1]~q ;
wire \RegisterBank[14][1]~q ;
wire \RegisterBank[10][1]~q ;
wire \Mux30~2_combout ;
wire \RegisterBank[13][1]~q ;
wire \RegisterBank[9][1]~feeder_combout ;
wire \RegisterBank[9][1]~q ;
wire \RegisterBank[1][1]~q ;
wire \RegisterBank[5][1]~q ;
wire \Mux30~1_combout ;
wire \Mux30~4_combout ;
wire \readValue[1]~reg0_q ;
wire \RegisterBank[11][2]~q ;
wire \RegisterBank[8][2]~feeder_combout ;
wire \RegisterBank[8][2]~q ;
wire \RegisterBank[9][2]~feeder_combout ;
wire \RegisterBank[9][2]~q ;
wire \RegisterBank[10][2]~feeder_combout ;
wire \RegisterBank[10][2]~q ;
wire \Mux29~2_combout ;
wire \RegisterBank[13][2]~feeder_combout ;
wire \RegisterBank[13][2]~q ;
wire \RegisterBank[12][2]~q ;
wire \RegisterBank[14][2]~q ;
wire \Mux29~3_combout ;
wire \RegisterBank[7][2]~q ;
wire \RegisterBank[6][2]~q ;
wire \RegisterBank[4][2]~q ;
wire \RegisterBank[5][2]~q ;
wire \Mux29~1_combout ;
wire \RegisterBank[1][2]~q ;
wire \RegisterBank[3][2]~feeder_combout ;
wire \RegisterBank[3][2]~q ;
wire \RegisterBank[2][2]~feeder_combout ;
wire \RegisterBank[2][2]~q ;
wire \RegisterBank[0][2]~feeder_combout ;
wire \RegisterBank[0][2]~q ;
wire \Mux29~0_combout ;
wire \Mux29~4_combout ;
wire \readValue[2]~reg0_q ;
wire \RegisterBank[10][3]~q ;
wire \RegisterBank[2][3]~feeder_combout ;
wire \RegisterBank[2][3]~q ;
wire \RegisterBank[6][3]~q ;
wire \RegisterBank[14][3]~q ;
wire \Mux28~2_combout ;
wire \RegisterBank[7][3]~q ;
wire \RegisterBank[3][3]~feeder_combout ;
wire \RegisterBank[3][3]~q ;
wire \RegisterBank[11][3]~feeder_combout ;
wire \RegisterBank[11][3]~q ;
wire \Mux28~3_combout ;
wire \RegisterBank[5][3]~feeder_combout ;
wire \RegisterBank[5][3]~q ;
wire \RegisterBank[13][3]~feeder_combout ;
wire \RegisterBank[13][3]~q ;
wire \RegisterBank[9][3]~feeder_combout ;
wire \RegisterBank[9][3]~q ;
wire \RegisterBank[1][3]~feeder_combout ;
wire \RegisterBank[1][3]~q ;
wire \Mux28~1_combout ;
wire \RegisterBank[8][3]~q ;
wire \RegisterBank[12][3]~feeder_combout ;
wire \RegisterBank[12][3]~q ;
wire \RegisterBank[4][3]~q ;
wire \RegisterBank[0][3]~q ;
wire \Mux28~0_combout ;
wire \Mux28~4_combout ;
wire \readValue[3]~reg0_q ;
wire \RegisterBank[14][4]~q ;
wire \RegisterBank[12][4]~feeder_combout ;
wire \RegisterBank[12][4]~q ;
wire \RegisterBank[13][4]~q ;
wire \Mux27~3_combout ;
wire \RegisterBank[11][4]~q ;
wire \RegisterBank[8][4]~feeder_combout ;
wire \RegisterBank[8][4]~q ;
wire \RegisterBank[9][4]~q ;
wire \RegisterBank[10][4]~feeder_combout ;
wire \RegisterBank[10][4]~q ;
wire \Mux27~2_combout ;
wire \RegisterBank[7][4]~q ;
wire \RegisterBank[4][4]~feeder_combout ;
wire \RegisterBank[4][4]~q ;
wire \RegisterBank[5][4]~q ;
wire \RegisterBank[6][4]~feeder_combout ;
wire \RegisterBank[6][4]~q ;
wire \Mux27~1_combout ;
wire \RegisterBank[1][4]~feeder_combout ;
wire \RegisterBank[1][4]~q ;
wire \RegisterBank[3][4]~q ;
wire \RegisterBank[2][4]~feeder_combout ;
wire \RegisterBank[2][4]~q ;
wire \RegisterBank[0][4]~feeder_combout ;
wire \RegisterBank[0][4]~q ;
wire \Mux27~0_combout ;
wire \Mux27~4_combout ;
wire \readValue[4]~reg0_q ;
wire \RegisterBank[2][5]~q ;
wire \RegisterBank[10][5]~q ;
wire \RegisterBank[14][5]~q ;
wire \RegisterBank[6][5]~feeder_combout ;
wire \RegisterBank[6][5]~q ;
wire \Mux26~2_combout ;
wire \RegisterBank[11][5]~q ;
wire \RegisterBank[7][5]~q ;
wire \RegisterBank[3][5]~feeder_combout ;
wire \RegisterBank[3][5]~q ;
wire \Mux26~3_combout ;
wire \RegisterBank[4][5]~q ;
wire \RegisterBank[12][5]~q ;
wire \RegisterBank[0][5]~q ;
wire \RegisterBank[8][5]~feeder_combout ;
wire \RegisterBank[8][5]~q ;
wire \Mux26~0_combout ;
wire \RegisterBank[13][5]~q ;
wire \RegisterBank[5][5]~q ;
wire \RegisterBank[9][5]~q ;
wire \RegisterBank[1][5]~q ;
wire \Mux26~1_combout ;
wire \Mux26~4_combout ;
wire \readValue[5]~reg0_q ;
wire \RegisterBank[12][6]~feeder_combout ;
wire \RegisterBank[12][6]~q ;
wire \RegisterBank[14][6]~q ;
wire \RegisterBank[13][6]~q ;
wire \Mux25~3_combout ;
wire \RegisterBank[9][6]~feeder_combout ;
wire \RegisterBank[9][6]~q ;
wire \RegisterBank[11][6]~q ;
wire \RegisterBank[8][6]~q ;
wire \RegisterBank[10][6]~feeder_combout ;
wire \RegisterBank[10][6]~q ;
wire \Mux25~2_combout ;
wire \RegisterBank[6][6]~feeder_combout ;
wire \RegisterBank[6][6]~q ;
wire \RegisterBank[7][6]~feeder_combout ;
wire \RegisterBank[7][6]~q ;
wire \RegisterBank[4][6]~feeder_combout ;
wire \RegisterBank[4][6]~q ;
wire \RegisterBank[5][6]~q ;
wire \Mux25~1_combout ;
wire \RegisterBank[1][6]~q ;
wire \RegisterBank[2][6]~q ;
wire \RegisterBank[3][6]~feeder_combout ;
wire \RegisterBank[3][6]~q ;
wire \RegisterBank[0][6]~feeder_combout ;
wire \RegisterBank[0][6]~q ;
wire \Mux25~0_combout ;
wire \Mux25~4_combout ;
wire \readValue[6]~reg0_q ;
wire \RegisterBank[2][7]~feeder_combout ;
wire \RegisterBank[2][7]~q ;
wire \RegisterBank[6][7]~q ;
wire \RegisterBank[14][7]~q ;
wire \RegisterBank[10][7]~q ;
wire \Mux24~2_combout ;
wire \RegisterBank[3][7]~feeder_combout ;
wire \RegisterBank[3][7]~q ;
wire \RegisterBank[11][7]~q ;
wire \RegisterBank[7][7]~feeder_combout ;
wire \RegisterBank[7][7]~q ;
wire \Mux24~3_combout ;
wire \RegisterBank[8][7]~feeder_combout ;
wire \RegisterBank[8][7]~q ;
wire \RegisterBank[0][7]~feeder_combout ;
wire \RegisterBank[0][7]~q ;
wire \RegisterBank[4][7]~feeder_combout ;
wire \RegisterBank[4][7]~q ;
wire \RegisterBank[12][7]~feeder_combout ;
wire \RegisterBank[12][7]~q ;
wire \Mux24~0_combout ;
wire \RegisterBank[1][7]~q ;
wire \RegisterBank[5][7]~feeder_combout ;
wire \RegisterBank[5][7]~q ;
wire \RegisterBank[9][7]~feeder_combout ;
wire \RegisterBank[9][7]~q ;
wire \RegisterBank[13][7]~q ;
wire \Mux24~1_combout ;
wire \Mux24~4_combout ;
wire \readValue[7]~reg0_q ;
wire \RegisterBank[13][8]~q ;
wire \RegisterBank[12][8]~feeder_combout ;
wire \RegisterBank[12][8]~q ;
wire \RegisterBank[14][8]~q ;
wire \Mux23~3_combout ;
wire \RegisterBank[11][8]~q ;
wire \RegisterBank[8][8]~q ;
wire \RegisterBank[10][8]~feeder_combout ;
wire \RegisterBank[10][8]~q ;
wire \RegisterBank[9][8]~feeder_combout ;
wire \RegisterBank[9][8]~q ;
wire \Mux23~2_combout ;
wire \RegisterBank[7][8]~feeder_combout ;
wire \RegisterBank[7][8]~q ;
wire \RegisterBank[5][8]~q ;
wire \RegisterBank[4][8]~q ;
wire \RegisterBank[6][8]~feeder_combout ;
wire \RegisterBank[6][8]~q ;
wire \Mux23~1_combout ;
wire \RegisterBank[1][8]~feeder_combout ;
wire \RegisterBank[1][8]~q ;
wire \RegisterBank[2][8]~q ;
wire \RegisterBank[0][8]~q ;
wire \RegisterBank[3][8]~feeder_combout ;
wire \RegisterBank[3][8]~q ;
wire \Mux23~0_combout ;
wire \Mux23~4_combout ;
wire \readValue[8]~reg0_q ;
wire \RegisterBank[7][9]~feeder_combout ;
wire \RegisterBank[7][9]~q ;
wire \RegisterBank[3][9]~feeder_combout ;
wire \RegisterBank[3][9]~q ;
wire \RegisterBank[11][9]~q ;
wire \Mux22~3_combout ;
wire \RegisterBank[9][9]~feeder_combout ;
wire \RegisterBank[9][9]~q ;
wire \RegisterBank[1][9]~q ;
wire \RegisterBank[13][9]~q ;
wire \RegisterBank[5][9]~q ;
wire \Mux22~1_combout ;
wire \RegisterBank[0][9]~feeder_combout ;
wire \RegisterBank[0][9]~q ;
wire \RegisterBank[8][9]~q ;
wire \RegisterBank[12][9]~feeder_combout ;
wire \RegisterBank[12][9]~q ;
wire \RegisterBank[4][9]~q ;
wire \Mux22~0_combout ;
wire \RegisterBank[2][9]~feeder_combout ;
wire \RegisterBank[2][9]~q ;
wire \RegisterBank[14][9]~q ;
wire \RegisterBank[6][9]~feeder_combout ;
wire \RegisterBank[6][9]~q ;
wire \RegisterBank[10][9]~feeder_combout ;
wire \RegisterBank[10][9]~q ;
wire \Mux22~2_combout ;
wire \Mux22~4_combout ;
wire \readValue[9]~reg0_q ;
wire \RegisterBank[11][10]~q ;
wire \RegisterBank[8][10]~feeder_combout ;
wire \RegisterBank[8][10]~q ;
wire \RegisterBank[9][10]~q ;
wire \RegisterBank[10][10]~feeder_combout ;
wire \RegisterBank[10][10]~q ;
wire \Mux21~2_combout ;
wire \RegisterBank[4][10]~q ;
wire \RegisterBank[6][10]~q ;
wire \RegisterBank[7][10]~feeder_combout ;
wire \RegisterBank[7][10]~q ;
wire \RegisterBank[5][10]~feeder_combout ;
wire \RegisterBank[5][10]~q ;
wire \Mux21~1_combout ;
wire \RegisterBank[14][10]~feeder_combout ;
wire \RegisterBank[14][10]~q ;
wire \RegisterBank[12][10]~q ;
wire \RegisterBank[13][10]~q ;
wire \Mux21~3_combout ;
wire \RegisterBank[1][10]~q ;
wire \RegisterBank[2][10]~q ;
wire \RegisterBank[3][10]~q ;
wire \RegisterBank[0][10]~feeder_combout ;
wire \RegisterBank[0][10]~q ;
wire \Mux21~0_combout ;
wire \Mux21~4_combout ;
wire \readValue[10]~reg0_q ;
wire \RegisterBank[7][11]~feeder_combout ;
wire \RegisterBank[7][11]~q ;
wire \RegisterBank[11][11]~q ;
wire \RegisterBank[3][11]~feeder_combout ;
wire \RegisterBank[3][11]~q ;
wire \Mux20~3_combout ;
wire \RegisterBank[1][11]~q ;
wire \RegisterBank[9][11]~feeder_combout ;
wire \RegisterBank[9][11]~q ;
wire \RegisterBank[13][11]~q ;
wire \RegisterBank[5][11]~q ;
wire \Mux20~1_combout ;
wire \RegisterBank[4][11]~q ;
wire \RegisterBank[0][11]~feeder_combout ;
wire \RegisterBank[0][11]~q ;
wire \RegisterBank[12][11]~q ;
wire \RegisterBank[8][11]~feeder_combout ;
wire \RegisterBank[8][11]~q ;
wire \Mux20~0_combout ;
wire \RegisterBank[14][11]~q ;
wire \RegisterBank[10][11]~feeder_combout ;
wire \RegisterBank[10][11]~q ;
wire \RegisterBank[2][11]~feeder_combout ;
wire \RegisterBank[2][11]~q ;
wire \RegisterBank[6][11]~feeder_combout ;
wire \RegisterBank[6][11]~q ;
wire \Mux20~2_combout ;
wire \Mux20~4_combout ;
wire \readValue[11]~reg0_q ;
wire \RegisterBank[1][12]~q ;
wire \RegisterBank[0][12]~feeder_combout ;
wire \RegisterBank[0][12]~q ;
wire \RegisterBank[3][12]~feeder_combout ;
wire \RegisterBank[3][12]~q ;
wire \RegisterBank[2][12]~feeder_combout ;
wire \RegisterBank[2][12]~q ;
wire \Mux19~0_combout ;
wire \RegisterBank[12][12]~feeder_combout ;
wire \RegisterBank[12][12]~q ;
wire \RegisterBank[14][12]~q ;
wire \RegisterBank[13][12]~feeder_combout ;
wire \RegisterBank[13][12]~q ;
wire \Mux19~3_combout ;
wire \RegisterBank[6][12]~feeder_combout ;
wire \RegisterBank[6][12]~q ;
wire \RegisterBank[4][12]~q ;
wire \RegisterBank[7][12]~q ;
wire \RegisterBank[5][12]~q ;
wire \Mux19~1_combout ;
wire \RegisterBank[9][12]~feeder_combout ;
wire \RegisterBank[9][12]~q ;
wire \RegisterBank[10][12]~q ;
wire \RegisterBank[11][12]~q ;
wire \RegisterBank[8][12]~q ;
wire \Mux19~2_combout ;
wire \Mux19~4_combout ;
wire \readValue[12]~reg0_q ;
wire \RegisterBank[7][13]~feeder_combout ;
wire \RegisterBank[7][13]~q ;
wire \RegisterBank[3][13]~feeder_combout ;
wire \RegisterBank[3][13]~q ;
wire \RegisterBank[11][13]~q ;
wire \Mux18~3_combout ;
wire \RegisterBank[13][13]~q ;
wire \RegisterBank[9][13]~q ;
wire \RegisterBank[1][13]~feeder_combout ;
wire \RegisterBank[1][13]~q ;
wire \RegisterBank[5][13]~q ;
wire \Mux18~1_combout ;
wire \RegisterBank[0][13]~feeder_combout ;
wire \RegisterBank[0][13]~q ;
wire \RegisterBank[8][13]~feeder_combout ;
wire \RegisterBank[8][13]~q ;
wire \RegisterBank[12][13]~feeder_combout ;
wire \RegisterBank[12][13]~q ;
wire \RegisterBank[4][13]~q ;
wire \Mux18~0_combout ;
wire \RegisterBank[2][13]~q ;
wire \RegisterBank[14][13]~q ;
wire \RegisterBank[6][13]~q ;
wire \RegisterBank[10][13]~q ;
wire \Mux18~2_combout ;
wire \Mux18~4_combout ;
wire \readValue[13]~reg0_q ;
wire \RegisterBank[8][14]~feeder_combout ;
wire \RegisterBank[8][14]~q ;
wire \RegisterBank[9][14]~q ;
wire \RegisterBank[10][14]~feeder_combout ;
wire \RegisterBank[10][14]~q ;
wire \RegisterBank[11][14]~feeder_combout ;
wire \RegisterBank[11][14]~q ;
wire \Mux17~2_combout ;
wire \RegisterBank[12][14]~feeder_combout ;
wire \RegisterBank[12][14]~q ;
wire \RegisterBank[14][14]~q ;
wire \RegisterBank[13][14]~q ;
wire \Mux17~3_combout ;
wire \RegisterBank[5][14]~feeder_combout ;
wire \RegisterBank[5][14]~q ;
wire \RegisterBank[6][14]~feeder_combout ;
wire \RegisterBank[6][14]~q ;
wire \RegisterBank[7][14]~q ;
wire \RegisterBank[4][14]~feeder_combout ;
wire \RegisterBank[4][14]~q ;
wire \Mux17~1_combout ;
wire \RegisterBank[3][14]~q ;
wire \RegisterBank[0][14]~q ;
wire \RegisterBank[1][14]~q ;
wire \RegisterBank[2][14]~feeder_combout ;
wire \RegisterBank[2][14]~q ;
wire \Mux17~0_combout ;
wire \Mux17~4_combout ;
wire \readValue[14]~reg0_q ;
wire \RegisterBank[3][15]~feeder_combout ;
wire \RegisterBank[3][15]~q ;
wire \RegisterBank[11][15]~q ;
wire \RegisterBank[7][15]~q ;
wire \Mux16~3_combout ;
wire \RegisterBank[0][15]~feeder_combout ;
wire \RegisterBank[0][15]~q ;
wire \RegisterBank[12][15]~feeder_combout ;
wire \RegisterBank[12][15]~q ;
wire \RegisterBank[4][15]~q ;
wire \RegisterBank[8][15]~q ;
wire \Mux16~0_combout ;
wire \RegisterBank[13][15]~q ;
wire \RegisterBank[1][15]~q ;
wire \RegisterBank[9][15]~q ;
wire \RegisterBank[5][15]~q ;
wire \Mux16~1_combout ;
wire \RegisterBank[6][15]~q ;
wire \RegisterBank[14][15]~q ;
wire \RegisterBank[2][15]~q ;
wire \RegisterBank[10][15]~feeder_combout ;
wire \RegisterBank[10][15]~q ;
wire \Mux16~2_combout ;
wire \Mux16~4_combout ;
wire \readValue[15]~reg0_q ;
wire \RegisterBank[14][16]~q ;
wire \RegisterBank[12][16]~q ;
wire \RegisterBank[13][16]~feeder_combout ;
wire \RegisterBank[13][16]~q ;
wire \Mux15~3_combout ;
wire \RegisterBank[11][16]~q ;
wire \RegisterBank[8][16]~feeder_combout ;
wire \RegisterBank[8][16]~q ;
wire \RegisterBank[9][16]~q ;
wire \RegisterBank[10][16]~feeder_combout ;
wire \RegisterBank[10][16]~q ;
wire \Mux15~2_combout ;
wire \RegisterBank[4][16]~q ;
wire \RegisterBank[7][16]~feeder_combout ;
wire \RegisterBank[7][16]~q ;
wire \RegisterBank[5][16]~q ;
wire \RegisterBank[6][16]~q ;
wire \Mux15~1_combout ;
wire \RegisterBank[2][16]~feeder_combout ;
wire \RegisterBank[2][16]~q ;
wire \RegisterBank[1][16]~q ;
wire \RegisterBank[3][16]~feeder_combout ;
wire \RegisterBank[3][16]~q ;
wire \RegisterBank[0][16]~q ;
wire \Mux15~0_combout ;
wire \Mux15~4_combout ;
wire \readValue[16]~reg0_q ;
wire \RegisterBank[11][17]~q ;
wire \RegisterBank[3][17]~feeder_combout ;
wire \RegisterBank[3][17]~q ;
wire \RegisterBank[7][17]~feeder_combout ;
wire \RegisterBank[7][17]~q ;
wire \Mux14~3_combout ;
wire \RegisterBank[0][17]~q ;
wire \RegisterBank[12][17]~feeder_combout ;
wire \RegisterBank[12][17]~q ;
wire \RegisterBank[4][17]~q ;
wire \RegisterBank[8][17]~feeder_combout ;
wire \RegisterBank[8][17]~q ;
wire \Mux14~0_combout ;
wire \RegisterBank[1][17]~q ;
wire \RegisterBank[9][17]~q ;
wire \RegisterBank[5][17]~q ;
wire \RegisterBank[13][17]~feeder_combout ;
wire \RegisterBank[13][17]~q ;
wire \Mux14~1_combout ;
wire \RegisterBank[10][17]~feeder_combout ;
wire \RegisterBank[10][17]~q ;
wire \RegisterBank[14][17]~q ;
wire \RegisterBank[2][17]~feeder_combout ;
wire \RegisterBank[2][17]~q ;
wire \RegisterBank[6][17]~feeder_combout ;
wire \RegisterBank[6][17]~q ;
wire \Mux14~2_combout ;
wire \Mux14~4_combout ;
wire \readValue[17]~reg0_q ;
wire \RegisterBank[7][18]~feeder_combout ;
wire \RegisterBank[7][18]~q ;
wire \RegisterBank[4][18]~feeder_combout ;
wire \RegisterBank[4][18]~q ;
wire \RegisterBank[6][18]~feeder_combout ;
wire \RegisterBank[6][18]~q ;
wire \RegisterBank[5][18]~feeder_combout ;
wire \RegisterBank[5][18]~q ;
wire \Mux13~1_combout ;
wire \RegisterBank[1][18]~q ;
wire \RegisterBank[2][18]~feeder_combout ;
wire \RegisterBank[2][18]~q ;
wire \RegisterBank[0][18]~feeder_combout ;
wire \RegisterBank[0][18]~q ;
wire \RegisterBank[3][18]~feeder_combout ;
wire \RegisterBank[3][18]~q ;
wire \Mux13~0_combout ;
wire \RegisterBank[12][18]~feeder_combout ;
wire \RegisterBank[12][18]~q ;
wire \RegisterBank[14][18]~q ;
wire \RegisterBank[13][18]~q ;
wire \Mux13~3_combout ;
wire \RegisterBank[11][18]~feeder_combout ;
wire \RegisterBank[11][18]~q ;
wire \RegisterBank[8][18]~feeder_combout ;
wire \RegisterBank[8][18]~q ;
wire \RegisterBank[9][18]~feeder_combout ;
wire \RegisterBank[9][18]~q ;
wire \RegisterBank[10][18]~feeder_combout ;
wire \RegisterBank[10][18]~q ;
wire \Mux13~2_combout ;
wire \Mux13~4_combout ;
wire \readValue[18]~reg0_q ;
wire \RegisterBank[9][19]~feeder_combout ;
wire \RegisterBank[9][19]~q ;
wire \RegisterBank[1][19]~feeder_combout ;
wire \RegisterBank[1][19]~q ;
wire \RegisterBank[5][19]~q ;
wire \RegisterBank[13][19]~feeder_combout ;
wire \RegisterBank[13][19]~q ;
wire \Mux12~1_combout ;
wire \RegisterBank[7][19]~feeder_combout ;
wire \RegisterBank[7][19]~q ;
wire \RegisterBank[3][19]~q ;
wire \RegisterBank[11][19]~q ;
wire \Mux12~3_combout ;
wire \RegisterBank[14][19]~q ;
wire \RegisterBank[2][19]~q ;
wire \RegisterBank[6][19]~feeder_combout ;
wire \RegisterBank[6][19]~q ;
wire \RegisterBank[10][19]~feeder_combout ;
wire \RegisterBank[10][19]~q ;
wire \Mux12~2_combout ;
wire \RegisterBank[12][19]~feeder_combout ;
wire \RegisterBank[12][19]~q ;
wire \RegisterBank[4][19]~q ;
wire \RegisterBank[0][19]~feeder_combout ;
wire \RegisterBank[0][19]~q ;
wire \RegisterBank[8][19]~feeder_combout ;
wire \RegisterBank[8][19]~q ;
wire \Mux12~0_combout ;
wire \Mux12~4_combout ;
wire \readValue[19]~reg0_q ;
wire \RegisterBank[2][20]~q ;
wire \RegisterBank[0][20]~q ;
wire \RegisterBank[1][20]~q ;
wire \RegisterBank[3][20]~feeder_combout ;
wire \RegisterBank[3][20]~q ;
wire \Mux11~0_combout ;
wire \RegisterBank[4][20]~q ;
wire \RegisterBank[7][20]~feeder_combout ;
wire \RegisterBank[7][20]~q ;
wire \RegisterBank[6][20]~q ;
wire \RegisterBank[5][20]~q ;
wire \Mux11~1_combout ;
wire \RegisterBank[14][20]~q ;
wire \RegisterBank[13][20]~feeder_combout ;
wire \RegisterBank[13][20]~q ;
wire \RegisterBank[12][20]~feeder_combout ;
wire \RegisterBank[12][20]~q ;
wire \Mux11~3_combout ;
wire \RegisterBank[11][20]~q ;
wire \RegisterBank[10][20]~q ;
wire \RegisterBank[9][20]~q ;
wire \RegisterBank[8][20]~q ;
wire \Mux11~2_combout ;
wire \Mux11~4_combout ;
wire \readValue[20]~reg0_q ;
wire \RegisterBank[7][21]~q ;
wire \RegisterBank[3][21]~q ;
wire \RegisterBank[11][21]~q ;
wire \Mux10~3_combout ;
wire \RegisterBank[4][21]~q ;
wire \RegisterBank[0][21]~q ;
wire \RegisterBank[12][21]~feeder_combout ;
wire \RegisterBank[12][21]~q ;
wire \RegisterBank[8][21]~feeder_combout ;
wire \RegisterBank[8][21]~q ;
wire \Mux10~0_combout ;
wire \RegisterBank[1][21]~q ;
wire \RegisterBank[9][21]~q ;
wire \RegisterBank[5][21]~q ;
wire \RegisterBank[13][21]~feeder_combout ;
wire \RegisterBank[13][21]~q ;
wire \Mux10~1_combout ;
wire \RegisterBank[2][21]~feeder_combout ;
wire \RegisterBank[2][21]~q ;
wire \RegisterBank[10][21]~feeder_combout ;
wire \RegisterBank[10][21]~q ;
wire \RegisterBank[14][21]~feeder_combout ;
wire \RegisterBank[14][21]~q ;
wire \RegisterBank[6][21]~q ;
wire \Mux10~2_combout ;
wire \Mux10~4_combout ;
wire \readValue[21]~reg0_q ;
wire \RegisterBank[6][22]~feeder_combout ;
wire \RegisterBank[6][22]~q ;
wire \RegisterBank[5][22]~q ;
wire \RegisterBank[4][22]~feeder_combout ;
wire \RegisterBank[4][22]~q ;
wire \RegisterBank[7][22]~feeder_combout ;
wire \RegisterBank[7][22]~q ;
wire \Mux9~1_combout ;
wire \RegisterBank[9][22]~feeder_combout ;
wire \RegisterBank[9][22]~q ;
wire \RegisterBank[8][22]~feeder_combout ;
wire \RegisterBank[8][22]~q ;
wire \RegisterBank[10][22]~q ;
wire \RegisterBank[11][22]~q ;
wire \Mux9~2_combout ;
wire \RegisterBank[2][22]~feeder_combout ;
wire \RegisterBank[2][22]~q ;
wire \RegisterBank[3][22]~feeder_combout ;
wire \RegisterBank[3][22]~q ;
wire \RegisterBank[0][22]~q ;
wire \RegisterBank[1][22]~q ;
wire \Mux9~0_combout ;
wire \RegisterBank[14][22]~q ;
wire \RegisterBank[12][22]~feeder_combout ;
wire \RegisterBank[12][22]~q ;
wire \RegisterBank[13][22]~q ;
wire \Mux9~3_combout ;
wire \Mux9~4_combout ;
wire \readValue[22]~reg0_q ;
wire \RegisterBank[9][23]~feeder_combout ;
wire \RegisterBank[9][23]~q ;
wire \RegisterBank[1][23]~feeder_combout ;
wire \RegisterBank[1][23]~q ;
wire \RegisterBank[13][23]~feeder_combout ;
wire \RegisterBank[13][23]~q ;
wire \RegisterBank[5][23]~q ;
wire \Mux8~1_combout ;
wire \RegisterBank[7][23]~feeder_combout ;
wire \RegisterBank[7][23]~q ;
wire \RegisterBank[3][23]~feeder_combout ;
wire \RegisterBank[3][23]~q ;
wire \RegisterBank[11][23]~q ;
wire \Mux8~3_combout ;
wire \RegisterBank[12][23]~feeder_combout ;
wire \RegisterBank[12][23]~q ;
wire \RegisterBank[8][23]~feeder_combout ;
wire \RegisterBank[8][23]~q ;
wire \RegisterBank[0][23]~feeder_combout ;
wire \RegisterBank[0][23]~q ;
wire \RegisterBank[4][23]~q ;
wire \Mux8~0_combout ;
wire \RegisterBank[2][23]~q ;
wire \RegisterBank[14][23]~q ;
wire \RegisterBank[6][23]~feeder_combout ;
wire \RegisterBank[6][23]~q ;
wire \RegisterBank[10][23]~feeder_combout ;
wire \RegisterBank[10][23]~q ;
wire \Mux8~2_combout ;
wire \Mux8~4_combout ;
wire \readValue[23]~reg0_q ;
wire \RegisterBank[0][24]~feeder_combout ;
wire \RegisterBank[0][24]~q ;
wire \RegisterBank[3][24]~feeder_combout ;
wire \RegisterBank[3][24]~q ;
wire \RegisterBank[2][24]~q ;
wire \RegisterBank[1][24]~q ;
wire \Mux7~0_combout ;
wire \RegisterBank[14][24]~q ;
wire \RegisterBank[13][24]~q ;
wire \RegisterBank[12][24]~feeder_combout ;
wire \RegisterBank[12][24]~q ;
wire \Mux7~3_combout ;
wire \RegisterBank[6][24]~feeder_combout ;
wire \RegisterBank[6][24]~q ;
wire \RegisterBank[4][24]~feeder_combout ;
wire \RegisterBank[4][24]~q ;
wire \RegisterBank[7][24]~q ;
wire \RegisterBank[5][24]~q ;
wire \Mux7~1_combout ;
wire \RegisterBank[11][24]~q ;
wire \RegisterBank[8][24]~feeder_combout ;
wire \RegisterBank[8][24]~q ;
wire \RegisterBank[9][24]~feeder_combout ;
wire \RegisterBank[9][24]~q ;
wire \RegisterBank[10][24]~feeder_combout ;
wire \RegisterBank[10][24]~q ;
wire \Mux7~2_combout ;
wire \Mux7~4_combout ;
wire \readValue[24]~reg0_q ;
wire \RegisterBank[7][25]~feeder_combout ;
wire \RegisterBank[7][25]~q ;
wire \RegisterBank[3][25]~feeder_combout ;
wire \RegisterBank[3][25]~q ;
wire \RegisterBank[11][25]~q ;
wire \Mux6~3_combout ;
wire \RegisterBank[8][25]~q ;
wire \RegisterBank[12][25]~q ;
wire \RegisterBank[4][25]~q ;
wire \RegisterBank[0][25]~feeder_combout ;
wire \RegisterBank[0][25]~q ;
wire \Mux6~0_combout ;
wire \RegisterBank[9][25]~q ;
wire \RegisterBank[13][25]~q ;
wire \RegisterBank[5][25]~q ;
wire \RegisterBank[1][25]~feeder_combout ;
wire \RegisterBank[1][25]~q ;
wire \Mux6~1_combout ;
wire \RegisterBank[14][25]~q ;
wire \RegisterBank[2][25]~feeder_combout ;
wire \RegisterBank[2][25]~q ;
wire \RegisterBank[6][25]~feeder_combout ;
wire \RegisterBank[6][25]~q ;
wire \RegisterBank[10][25]~feeder_combout ;
wire \RegisterBank[10][25]~q ;
wire \Mux6~2_combout ;
wire \Mux6~4_combout ;
wire \readValue[25]~reg0_q ;
wire \RegisterBank[14][26]~q ;
wire \RegisterBank[13][26]~q ;
wire \RegisterBank[12][26]~feeder_combout ;
wire \RegisterBank[12][26]~q ;
wire \Mux5~3_combout ;
wire \RegisterBank[8][26]~feeder_combout ;
wire \RegisterBank[8][26]~q ;
wire \RegisterBank[11][26]~feeder_combout ;
wire \RegisterBank[11][26]~q ;
wire \RegisterBank[10][26]~feeder_combout ;
wire \RegisterBank[10][26]~q ;
wire \RegisterBank[9][26]~q ;
wire \Mux5~2_combout ;
wire \RegisterBank[6][26]~feeder_combout ;
wire \RegisterBank[6][26]~q ;
wire \RegisterBank[4][26]~feeder_combout ;
wire \RegisterBank[4][26]~q ;
wire \RegisterBank[5][26]~q ;
wire \RegisterBank[7][26]~q ;
wire \Mux5~1_combout ;
wire \RegisterBank[0][26]~feeder_combout ;
wire \RegisterBank[0][26]~q ;
wire \RegisterBank[1][26]~feeder_combout ;
wire \RegisterBank[1][26]~q ;
wire \RegisterBank[3][26]~feeder_combout ;
wire \RegisterBank[3][26]~q ;
wire \RegisterBank[2][26]~q ;
wire \Mux5~0_combout ;
wire \Mux5~4_combout ;
wire \readValue[26]~reg0_q ;
wire \RegisterBank[4][27]~q ;
wire \RegisterBank[0][27]~feeder_combout ;
wire \RegisterBank[0][27]~q ;
wire \RegisterBank[8][27]~q ;
wire \RegisterBank[12][27]~q ;
wire \Mux4~0_combout ;
wire \RegisterBank[6][27]~feeder_combout ;
wire \RegisterBank[6][27]~q ;
wire \RegisterBank[2][27]~feeder_combout ;
wire \RegisterBank[2][27]~q ;
wire \RegisterBank[14][27]~q ;
wire \RegisterBank[10][27]~feeder_combout ;
wire \RegisterBank[10][27]~q ;
wire \Mux4~2_combout ;
wire \RegisterBank[5][27]~feeder_combout ;
wire \RegisterBank[5][27]~q ;
wire \RegisterBank[13][27]~q ;
wire \RegisterBank[9][27]~feeder_combout ;
wire \RegisterBank[9][27]~q ;
wire \RegisterBank[1][27]~q ;
wire \Mux4~1_combout ;
wire \RegisterBank[7][27]~feeder_combout ;
wire \RegisterBank[7][27]~q ;
wire \RegisterBank[11][27]~q ;
wire \RegisterBank[3][27]~feeder_combout ;
wire \RegisterBank[3][27]~q ;
wire \Mux4~3_combout ;
wire \Mux4~4_combout ;
wire \readValue[27]~reg0_q ;
wire \RegisterBank[14][28]~q ;
wire \RegisterBank[12][28]~feeder_combout ;
wire \RegisterBank[12][28]~q ;
wire \RegisterBank[13][28]~feeder_combout ;
wire \RegisterBank[13][28]~q ;
wire \Mux3~3_combout ;
wire \RegisterBank[3][28]~q ;
wire \RegisterBank[2][28]~feeder_combout ;
wire \RegisterBank[2][28]~q ;
wire \RegisterBank[0][28]~feeder_combout ;
wire \RegisterBank[0][28]~q ;
wire \RegisterBank[1][28]~q ;
wire \Mux3~0_combout ;
wire \RegisterBank[4][28]~q ;
wire \RegisterBank[7][28]~q ;
wire \RegisterBank[5][28]~q ;
wire \RegisterBank[6][28]~q ;
wire \Mux3~1_combout ;
wire \RegisterBank[9][28]~q ;
wire \RegisterBank[11][28]~q ;
wire \RegisterBank[10][28]~feeder_combout ;
wire \RegisterBank[10][28]~q ;
wire \RegisterBank[8][28]~feeder_combout ;
wire \RegisterBank[8][28]~q ;
wire \Mux3~2_combout ;
wire \Mux3~4_combout ;
wire \readValue[28]~reg0_q ;
wire \RegisterBank[5][29]~q ;
wire \RegisterBank[1][29]~feeder_combout ;
wire \RegisterBank[1][29]~q ;
wire \RegisterBank[9][29]~feeder_combout ;
wire \RegisterBank[9][29]~q ;
wire \RegisterBank[13][29]~q ;
wire \Mux2~1_combout ;
wire \RegisterBank[7][29]~feeder_combout ;
wire \RegisterBank[7][29]~q ;
wire \RegisterBank[11][29]~q ;
wire \RegisterBank[3][29]~feeder_combout ;
wire \RegisterBank[3][29]~q ;
wire \Mux2~3_combout ;
wire \RegisterBank[2][29]~feeder_combout ;
wire \RegisterBank[2][29]~q ;
wire \RegisterBank[14][29]~q ;
wire \RegisterBank[10][29]~feeder_combout ;
wire \RegisterBank[10][29]~q ;
wire \RegisterBank[6][29]~feeder_combout ;
wire \RegisterBank[6][29]~q ;
wire \Mux2~2_combout ;
wire \RegisterBank[12][29]~feeder_combout ;
wire \RegisterBank[12][29]~q ;
wire \RegisterBank[4][29]~q ;
wire \RegisterBank[0][29]~feeder_combout ;
wire \RegisterBank[0][29]~q ;
wire \RegisterBank[8][29]~q ;
wire \Mux2~0_combout ;
wire \Mux2~4_combout ;
wire \readValue[29]~reg0_q ;
wire \RegisterBank[14][30]~q ;
wire \RegisterBank[13][30]~feeder_combout ;
wire \RegisterBank[13][30]~q ;
wire \RegisterBank[12][30]~q ;
wire \Mux1~3_combout ;
wire \RegisterBank[2][30]~feeder_combout ;
wire \RegisterBank[2][30]~q ;
wire \RegisterBank[3][30]~feeder_combout ;
wire \RegisterBank[3][30]~q ;
wire \RegisterBank[1][30]~q ;
wire \RegisterBank[0][30]~q ;
wire \Mux1~0_combout ;
wire \RegisterBank[10][30]~q ;
wire \RegisterBank[8][30]~q ;
wire \RegisterBank[9][30]~feeder_combout ;
wire \RegisterBank[9][30]~q ;
wire \RegisterBank[11][30]~q ;
wire \Mux1~2_combout ;
wire \RegisterBank[5][30]~q ;
wire \RegisterBank[7][30]~q ;
wire \RegisterBank[4][30]~feeder_combout ;
wire \RegisterBank[4][30]~q ;
wire \RegisterBank[6][30]~feeder_combout ;
wire \RegisterBank[6][30]~q ;
wire \Mux1~1_combout ;
wire \Mux1~4_combout ;
wire \readValue[30]~reg0_q ;
wire \RegisterBank[6][31]~q ;
wire \RegisterBank[2][31]~feeder_combout ;
wire \RegisterBank[2][31]~q ;
wire \RegisterBank[10][31]~q ;
wire \RegisterBank[14][31]~q ;
wire \Mux0~2_combout ;
wire \RegisterBank[7][31]~q ;
wire \RegisterBank[11][31]~q ;
wire \RegisterBank[3][31]~feeder_combout ;
wire \RegisterBank[3][31]~q ;
wire \Mux0~3_combout ;
wire \RegisterBank[8][31]~q ;
wire \RegisterBank[0][31]~q ;
wire \RegisterBank[4][31]~q ;
wire \RegisterBank[12][31]~feeder_combout ;
wire \RegisterBank[12][31]~q ;
wire \Mux0~0_combout ;
wire \RegisterBank[9][31]~feeder_combout ;
wire \RegisterBank[9][31]~q ;
wire \RegisterBank[5][31]~q ;
wire \RegisterBank[13][31]~q ;
wire \RegisterBank[1][31]~q ;
wire \Mux0~1_combout ;
wire \Mux0~4_combout ;
wire \readValue[31]~reg0_q ;


// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \pc[0]~output (
	.i(\RegisterBank[15][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[0]),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
defparam \pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \pc[1]~output (
	.i(\RegisterBank[15][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[1]),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
defparam \pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \pc[2]~output (
	.i(\RegisterBank[15][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[2]),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
defparam \pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \pc[3]~output (
	.i(\RegisterBank[15][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[3]),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
defparam \pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \pc[4]~output (
	.i(\RegisterBank[15][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[4]),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
defparam \pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \pc[5]~output (
	.i(\RegisterBank[15][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[5]),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
defparam \pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \pc[6]~output (
	.i(\RegisterBank[15][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[6]),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
defparam \pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \pc[7]~output (
	.i(\RegisterBank[15][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[7]),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
defparam \pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \pc[8]~output (
	.i(\RegisterBank[15][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[8]),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
defparam \pc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \pc[9]~output (
	.i(\RegisterBank[15][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[9]),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
defparam \pc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \pc[10]~output (
	.i(\RegisterBank[15][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[10]),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
defparam \pc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \pc[11]~output (
	.i(\RegisterBank[15][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[11]),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
defparam \pc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \pc[12]~output (
	.i(\RegisterBank[15][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[12]),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
defparam \pc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \pc[13]~output (
	.i(\RegisterBank[15][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[13]),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
defparam \pc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \pc[14]~output (
	.i(\RegisterBank[15][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[14]),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
defparam \pc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \pc[15]~output (
	.i(\RegisterBank[15][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[15]),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
defparam \pc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \pc[16]~output (
	.i(\RegisterBank[15][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[16]),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
defparam \pc[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \pc[17]~output (
	.i(\RegisterBank[15][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[17]),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
defparam \pc[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \pc[18]~output (
	.i(\RegisterBank[15][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[18]),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
defparam \pc[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \pc[19]~output (
	.i(\RegisterBank[15][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[19]),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
defparam \pc[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \pc[20]~output (
	.i(\RegisterBank[15][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[20]),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
defparam \pc[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \pc[21]~output (
	.i(\RegisterBank[15][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[21]),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
defparam \pc[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \pc[22]~output (
	.i(\RegisterBank[15][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[22]),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
defparam \pc[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \pc[23]~output (
	.i(\RegisterBank[15][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[23]),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
defparam \pc[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \pc[24]~output (
	.i(\RegisterBank[15][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[24]),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
defparam \pc[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \pc[25]~output (
	.i(\RegisterBank[15][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[25]),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
defparam \pc[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \pc[26]~output (
	.i(\RegisterBank[15][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[26]),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
defparam \pc[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \pc[27]~output (
	.i(\RegisterBank[15][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[27]),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
defparam \pc[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \pc[28]~output (
	.i(\RegisterBank[15][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[28]),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
defparam \pc[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \pc[29]~output (
	.i(\RegisterBank[15][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[29]),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
defparam \pc[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \pc[30]~output (
	.i(\RegisterBank[15][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[30]),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
defparam \pc[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \pc[31]~output (
	.i(\RegisterBank[15][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[31]),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
defparam \pc[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \readValue[0]~output (
	.i(\readValue[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[0]),
	.obar());
// synopsys translate_off
defparam \readValue[0]~output .bus_hold = "false";
defparam \readValue[0]~output .open_drain_output = "false";
defparam \readValue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \readValue[1]~output (
	.i(\readValue[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[1]),
	.obar());
// synopsys translate_off
defparam \readValue[1]~output .bus_hold = "false";
defparam \readValue[1]~output .open_drain_output = "false";
defparam \readValue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \readValue[2]~output (
	.i(\readValue[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[2]),
	.obar());
// synopsys translate_off
defparam \readValue[2]~output .bus_hold = "false";
defparam \readValue[2]~output .open_drain_output = "false";
defparam \readValue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \readValue[3]~output (
	.i(\readValue[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[3]),
	.obar());
// synopsys translate_off
defparam \readValue[3]~output .bus_hold = "false";
defparam \readValue[3]~output .open_drain_output = "false";
defparam \readValue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \readValue[4]~output (
	.i(\readValue[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[4]),
	.obar());
// synopsys translate_off
defparam \readValue[4]~output .bus_hold = "false";
defparam \readValue[4]~output .open_drain_output = "false";
defparam \readValue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \readValue[5]~output (
	.i(\readValue[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[5]),
	.obar());
// synopsys translate_off
defparam \readValue[5]~output .bus_hold = "false";
defparam \readValue[5]~output .open_drain_output = "false";
defparam \readValue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \readValue[6]~output (
	.i(\readValue[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[6]),
	.obar());
// synopsys translate_off
defparam \readValue[6]~output .bus_hold = "false";
defparam \readValue[6]~output .open_drain_output = "false";
defparam \readValue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \readValue[7]~output (
	.i(\readValue[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[7]),
	.obar());
// synopsys translate_off
defparam \readValue[7]~output .bus_hold = "false";
defparam \readValue[7]~output .open_drain_output = "false";
defparam \readValue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \readValue[8]~output (
	.i(\readValue[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[8]),
	.obar());
// synopsys translate_off
defparam \readValue[8]~output .bus_hold = "false";
defparam \readValue[8]~output .open_drain_output = "false";
defparam \readValue[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \readValue[9]~output (
	.i(\readValue[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[9]),
	.obar());
// synopsys translate_off
defparam \readValue[9]~output .bus_hold = "false";
defparam \readValue[9]~output .open_drain_output = "false";
defparam \readValue[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \readValue[10]~output (
	.i(\readValue[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[10]),
	.obar());
// synopsys translate_off
defparam \readValue[10]~output .bus_hold = "false";
defparam \readValue[10]~output .open_drain_output = "false";
defparam \readValue[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \readValue[11]~output (
	.i(\readValue[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[11]),
	.obar());
// synopsys translate_off
defparam \readValue[11]~output .bus_hold = "false";
defparam \readValue[11]~output .open_drain_output = "false";
defparam \readValue[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \readValue[12]~output (
	.i(\readValue[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[12]),
	.obar());
// synopsys translate_off
defparam \readValue[12]~output .bus_hold = "false";
defparam \readValue[12]~output .open_drain_output = "false";
defparam \readValue[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \readValue[13]~output (
	.i(\readValue[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[13]),
	.obar());
// synopsys translate_off
defparam \readValue[13]~output .bus_hold = "false";
defparam \readValue[13]~output .open_drain_output = "false";
defparam \readValue[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \readValue[14]~output (
	.i(\readValue[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[14]),
	.obar());
// synopsys translate_off
defparam \readValue[14]~output .bus_hold = "false";
defparam \readValue[14]~output .open_drain_output = "false";
defparam \readValue[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \readValue[15]~output (
	.i(\readValue[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[15]),
	.obar());
// synopsys translate_off
defparam \readValue[15]~output .bus_hold = "false";
defparam \readValue[15]~output .open_drain_output = "false";
defparam \readValue[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \readValue[16]~output (
	.i(\readValue[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[16]),
	.obar());
// synopsys translate_off
defparam \readValue[16]~output .bus_hold = "false";
defparam \readValue[16]~output .open_drain_output = "false";
defparam \readValue[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \readValue[17]~output (
	.i(\readValue[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[17]),
	.obar());
// synopsys translate_off
defparam \readValue[17]~output .bus_hold = "false";
defparam \readValue[17]~output .open_drain_output = "false";
defparam \readValue[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \readValue[18]~output (
	.i(\readValue[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[18]),
	.obar());
// synopsys translate_off
defparam \readValue[18]~output .bus_hold = "false";
defparam \readValue[18]~output .open_drain_output = "false";
defparam \readValue[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \readValue[19]~output (
	.i(\readValue[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[19]),
	.obar());
// synopsys translate_off
defparam \readValue[19]~output .bus_hold = "false";
defparam \readValue[19]~output .open_drain_output = "false";
defparam \readValue[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \readValue[20]~output (
	.i(\readValue[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[20]),
	.obar());
// synopsys translate_off
defparam \readValue[20]~output .bus_hold = "false";
defparam \readValue[20]~output .open_drain_output = "false";
defparam \readValue[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \readValue[21]~output (
	.i(\readValue[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[21]),
	.obar());
// synopsys translate_off
defparam \readValue[21]~output .bus_hold = "false";
defparam \readValue[21]~output .open_drain_output = "false";
defparam \readValue[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \readValue[22]~output (
	.i(\readValue[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[22]),
	.obar());
// synopsys translate_off
defparam \readValue[22]~output .bus_hold = "false";
defparam \readValue[22]~output .open_drain_output = "false";
defparam \readValue[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \readValue[23]~output (
	.i(\readValue[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[23]),
	.obar());
// synopsys translate_off
defparam \readValue[23]~output .bus_hold = "false";
defparam \readValue[23]~output .open_drain_output = "false";
defparam \readValue[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \readValue[24]~output (
	.i(\readValue[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[24]),
	.obar());
// synopsys translate_off
defparam \readValue[24]~output .bus_hold = "false";
defparam \readValue[24]~output .open_drain_output = "false";
defparam \readValue[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \readValue[25]~output (
	.i(\readValue[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[25]),
	.obar());
// synopsys translate_off
defparam \readValue[25]~output .bus_hold = "false";
defparam \readValue[25]~output .open_drain_output = "false";
defparam \readValue[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \readValue[26]~output (
	.i(\readValue[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[26]),
	.obar());
// synopsys translate_off
defparam \readValue[26]~output .bus_hold = "false";
defparam \readValue[26]~output .open_drain_output = "false";
defparam \readValue[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \readValue[27]~output (
	.i(\readValue[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[27]),
	.obar());
// synopsys translate_off
defparam \readValue[27]~output .bus_hold = "false";
defparam \readValue[27]~output .open_drain_output = "false";
defparam \readValue[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \readValue[28]~output (
	.i(\readValue[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[28]),
	.obar());
// synopsys translate_off
defparam \readValue[28]~output .bus_hold = "false";
defparam \readValue[28]~output .open_drain_output = "false";
defparam \readValue[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \readValue[29]~output (
	.i(\readValue[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[29]),
	.obar());
// synopsys translate_off
defparam \readValue[29]~output .bus_hold = "false";
defparam \readValue[29]~output .open_drain_output = "false";
defparam \readValue[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \readValue[30]~output (
	.i(\readValue[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[30]),
	.obar());
// synopsys translate_off
defparam \readValue[30]~output .bus_hold = "false";
defparam \readValue[30]~output .open_drain_output = "false";
defparam \readValue[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \readValue[31]~output (
	.i(\readValue[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readValue[31]),
	.obar());
// synopsys translate_off
defparam \readValue[31]~output .bus_hold = "false";
defparam \readValue[31]~output .open_drain_output = "false";
defparam \readValue[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \writeValue[0]~input (
	.i(writeValue[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[0]~input_o ));
// synopsys translate_off
defparam \writeValue[0]~input .bus_hold = "false";
defparam \writeValue[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \writeRegister[2]~input (
	.i(writeRegister[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeRegister[2]~input_o ));
// synopsys translate_off
defparam \writeRegister[2]~input .bus_hold = "false";
defparam \writeRegister[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \writeRegister[3]~input (
	.i(writeRegister[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeRegister[3]~input_o ));
// synopsys translate_off
defparam \writeRegister[3]~input .bus_hold = "false";
defparam \writeRegister[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \writeRegister[1]~input (
	.i(writeRegister[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeRegister[1]~input_o ));
// synopsys translate_off
defparam \writeRegister[1]~input .bus_hold = "false";
defparam \writeRegister[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \writeRegister[0]~input (
	.i(writeRegister[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeRegister[0]~input_o ));
// synopsys translate_off
defparam \writeRegister[0]~input .bus_hold = "false";
defparam \writeRegister[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N15
cyclonev_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = ( \writeRegister[1]~input_o  & ( \writeRegister[0]~input_o  & ( (\writeRegister[2]~input_o  & \writeRegister[3]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\writeRegister[2]~input_o ),
	.datac(!\writeRegister[3]~input_o ),
	.datad(gnd),
	.datae(!\writeRegister[1]~input_o ),
	.dataf(!\writeRegister[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~0 .extended_lut = "off";
defparam \Decoder0~0 .lut_mask = 64'h0000000000000303;
defparam \Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N8
dffeas \RegisterBank[15][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][0] .is_wysiwyg = "true";
defparam \RegisterBank[15][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \writeValue[1]~input (
	.i(writeValue[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[1]~input_o ));
// synopsys translate_off
defparam \writeValue[1]~input .bus_hold = "false";
defparam \writeValue[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \RegisterBank[15][1]~feeder (
// Equation(s):
// \RegisterBank[15][1]~feeder_combout  = ( \writeValue[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[15][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[15][1]~feeder .extended_lut = "off";
defparam \RegisterBank[15][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[15][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N26
dffeas \RegisterBank[15][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][1] .is_wysiwyg = "true";
defparam \RegisterBank[15][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \writeValue[2]~input (
	.i(writeValue[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[2]~input_o ));
// synopsys translate_off
defparam \writeValue[2]~input .bus_hold = "false";
defparam \writeValue[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N50
dffeas \RegisterBank[15][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][2] .is_wysiwyg = "true";
defparam \RegisterBank[15][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \writeValue[3]~input (
	.i(writeValue[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[3]~input_o ));
// synopsys translate_off
defparam \writeValue[3]~input .bus_hold = "false";
defparam \writeValue[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y5_N38
dffeas \RegisterBank[15][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][3] .is_wysiwyg = "true";
defparam \RegisterBank[15][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \writeValue[4]~input (
	.i(writeValue[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[4]~input_o ));
// synopsys translate_off
defparam \writeValue[4]~input .bus_hold = "false";
defparam \writeValue[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \RegisterBank[15][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][4] .is_wysiwyg = "true";
defparam \RegisterBank[15][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \writeValue[5]~input (
	.i(writeValue[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[5]~input_o ));
// synopsys translate_off
defparam \writeValue[5]~input .bus_hold = "false";
defparam \writeValue[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y3_N38
dffeas \RegisterBank[15][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][5] .is_wysiwyg = "true";
defparam \RegisterBank[15][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \writeValue[6]~input (
	.i(writeValue[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[6]~input_o ));
// synopsys translate_off
defparam \writeValue[6]~input .bus_hold = "false";
defparam \writeValue[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N20
dffeas \RegisterBank[15][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][6] .is_wysiwyg = "true";
defparam \RegisterBank[15][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \writeValue[7]~input (
	.i(writeValue[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[7]~input_o ));
// synopsys translate_off
defparam \writeValue[7]~input .bus_hold = "false";
defparam \writeValue[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \RegisterBank[15][7]~feeder (
// Equation(s):
// \RegisterBank[15][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[15][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[15][7]~feeder .extended_lut = "off";
defparam \RegisterBank[15][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[15][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N49
dffeas \RegisterBank[15][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][7] .is_wysiwyg = "true";
defparam \RegisterBank[15][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \writeValue[8]~input (
	.i(writeValue[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[8]~input_o ));
// synopsys translate_off
defparam \writeValue[8]~input .bus_hold = "false";
defparam \writeValue[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N18
cyclonev_lcell_comb \RegisterBank[15][8]~feeder (
// Equation(s):
// \RegisterBank[15][8]~feeder_combout  = ( \writeValue[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[15][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[15][8]~feeder .extended_lut = "off";
defparam \RegisterBank[15][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[15][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N20
dffeas \RegisterBank[15][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][8] .is_wysiwyg = "true";
defparam \RegisterBank[15][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \writeValue[9]~input (
	.i(writeValue[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[9]~input_o ));
// synopsys translate_off
defparam \writeValue[9]~input .bus_hold = "false";
defparam \writeValue[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N30
cyclonev_lcell_comb \RegisterBank[15][9]~feeder (
// Equation(s):
// \RegisterBank[15][9]~feeder_combout  = ( \writeValue[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[15][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[15][9]~feeder .extended_lut = "off";
defparam \RegisterBank[15][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[15][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N32
dffeas \RegisterBank[15][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[15][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][9] .is_wysiwyg = "true";
defparam \RegisterBank[15][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \writeValue[10]~input (
	.i(writeValue[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[10]~input_o ));
// synopsys translate_off
defparam \writeValue[10]~input .bus_hold = "false";
defparam \writeValue[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \RegisterBank[15][10]~feeder (
// Equation(s):
// \RegisterBank[15][10]~feeder_combout  = ( \writeValue[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[15][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[15][10]~feeder .extended_lut = "off";
defparam \RegisterBank[15][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[15][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N25
dffeas \RegisterBank[15][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][10] .is_wysiwyg = "true";
defparam \RegisterBank[15][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \writeValue[11]~input (
	.i(writeValue[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[11]~input_o ));
// synopsys translate_off
defparam \writeValue[11]~input .bus_hold = "false";
defparam \writeValue[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N59
dffeas \RegisterBank[15][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][11] .is_wysiwyg = "true";
defparam \RegisterBank[15][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \writeValue[12]~input (
	.i(writeValue[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[12]~input_o ));
// synopsys translate_off
defparam \writeValue[12]~input .bus_hold = "false";
defparam \writeValue[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \RegisterBank[15][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][12] .is_wysiwyg = "true";
defparam \RegisterBank[15][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \writeValue[13]~input (
	.i(writeValue[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[13]~input_o ));
// synopsys translate_off
defparam \writeValue[13]~input .bus_hold = "false";
defparam \writeValue[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N55
dffeas \RegisterBank[15][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][13] .is_wysiwyg = "true";
defparam \RegisterBank[15][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \writeValue[14]~input (
	.i(writeValue[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[14]~input_o ));
// synopsys translate_off
defparam \writeValue[14]~input .bus_hold = "false";
defparam \writeValue[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N23
dffeas \RegisterBank[15][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][14] .is_wysiwyg = "true";
defparam \RegisterBank[15][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \writeValue[15]~input (
	.i(writeValue[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[15]~input_o ));
// synopsys translate_off
defparam \writeValue[15]~input .bus_hold = "false";
defparam \writeValue[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N53
dffeas \RegisterBank[15][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][15] .is_wysiwyg = "true";
defparam \RegisterBank[15][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \writeValue[16]~input (
	.i(writeValue[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[16]~input_o ));
// synopsys translate_off
defparam \writeValue[16]~input .bus_hold = "false";
defparam \writeValue[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N55
dffeas \RegisterBank[15][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][16] .is_wysiwyg = "true";
defparam \RegisterBank[15][16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \writeValue[17]~input (
	.i(writeValue[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[17]~input_o ));
// synopsys translate_off
defparam \writeValue[17]~input .bus_hold = "false";
defparam \writeValue[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y3_N46
dffeas \RegisterBank[15][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][17] .is_wysiwyg = "true";
defparam \RegisterBank[15][17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \writeValue[18]~input (
	.i(writeValue[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[18]~input_o ));
// synopsys translate_off
defparam \writeValue[18]~input .bus_hold = "false";
defparam \writeValue[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y3_N41
dffeas \RegisterBank[15][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][18] .is_wysiwyg = "true";
defparam \RegisterBank[15][18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \writeValue[19]~input (
	.i(writeValue[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[19]~input_o ));
// synopsys translate_off
defparam \writeValue[19]~input .bus_hold = "false";
defparam \writeValue[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \RegisterBank[15][19]~feeder (
// Equation(s):
// \RegisterBank[15][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[15][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[15][19]~feeder .extended_lut = "off";
defparam \RegisterBank[15][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[15][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N44
dffeas \RegisterBank[15][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[15][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][19] .is_wysiwyg = "true";
defparam \RegisterBank[15][19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \writeValue[20]~input (
	.i(writeValue[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[20]~input_o ));
// synopsys translate_off
defparam \writeValue[20]~input .bus_hold = "false";
defparam \writeValue[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N16
dffeas \RegisterBank[15][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][20] .is_wysiwyg = "true";
defparam \RegisterBank[15][20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \writeValue[21]~input (
	.i(writeValue[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[21]~input_o ));
// synopsys translate_off
defparam \writeValue[21]~input .bus_hold = "false";
defparam \writeValue[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N49
dffeas \RegisterBank[15][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][21] .is_wysiwyg = "true";
defparam \RegisterBank[15][21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \writeValue[22]~input (
	.i(writeValue[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[22]~input_o ));
// synopsys translate_off
defparam \writeValue[22]~input .bus_hold = "false";
defparam \writeValue[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \RegisterBank[15][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][22] .is_wysiwyg = "true";
defparam \RegisterBank[15][22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \writeValue[23]~input (
	.i(writeValue[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[23]~input_o ));
// synopsys translate_off
defparam \writeValue[23]~input .bus_hold = "false";
defparam \writeValue[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N19
dffeas \RegisterBank[15][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][23] .is_wysiwyg = "true";
defparam \RegisterBank[15][23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \writeValue[24]~input (
	.i(writeValue[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[24]~input_o ));
// synopsys translate_off
defparam \writeValue[24]~input .bus_hold = "false";
defparam \writeValue[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \RegisterBank[15][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][24] .is_wysiwyg = "true";
defparam \RegisterBank[15][24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \writeValue[25]~input (
	.i(writeValue[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[25]~input_o ));
// synopsys translate_off
defparam \writeValue[25]~input .bus_hold = "false";
defparam \writeValue[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N49
dffeas \RegisterBank[15][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][25] .is_wysiwyg = "true";
defparam \RegisterBank[15][25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \writeValue[26]~input (
	.i(writeValue[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[26]~input_o ));
// synopsys translate_off
defparam \writeValue[26]~input .bus_hold = "false";
defparam \writeValue[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N11
dffeas \RegisterBank[15][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][26] .is_wysiwyg = "true";
defparam \RegisterBank[15][26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \writeValue[27]~input (
	.i(writeValue[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[27]~input_o ));
// synopsys translate_off
defparam \writeValue[27]~input .bus_hold = "false";
defparam \writeValue[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \RegisterBank[15][27]~feeder (
// Equation(s):
// \RegisterBank[15][27]~feeder_combout  = ( \writeValue[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[15][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[15][27]~feeder .extended_lut = "off";
defparam \RegisterBank[15][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[15][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N14
dffeas \RegisterBank[15][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[15][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][27] .is_wysiwyg = "true";
defparam \RegisterBank[15][27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \writeValue[28]~input (
	.i(writeValue[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[28]~input_o ));
// synopsys translate_off
defparam \writeValue[28]~input .bus_hold = "false";
defparam \writeValue[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y4_N37
dffeas \RegisterBank[15][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][28] .is_wysiwyg = "true";
defparam \RegisterBank[15][28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \writeValue[29]~input (
	.i(writeValue[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[29]~input_o ));
// synopsys translate_off
defparam \writeValue[29]~input .bus_hold = "false";
defparam \writeValue[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N47
dffeas \RegisterBank[15][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][29] .is_wysiwyg = "true";
defparam \RegisterBank[15][29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \writeValue[30]~input (
	.i(writeValue[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[30]~input_o ));
// synopsys translate_off
defparam \writeValue[30]~input .bus_hold = "false";
defparam \writeValue[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y3_N4
dffeas \RegisterBank[15][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][30] .is_wysiwyg = "true";
defparam \RegisterBank[15][30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \writeValue[31]~input (
	.i(writeValue[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeValue[31]~input_o ));
// synopsys translate_off
defparam \writeValue[31]~input .bus_hold = "false";
defparam \writeValue[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N17
dffeas \RegisterBank[15][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[15][31] .is_wysiwyg = "true";
defparam \RegisterBank[15][31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \readRegister[3]~input (
	.i(readRegister[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readRegister[3]~input_o ));
// synopsys translate_off
defparam \readRegister[3]~input .bus_hold = "false";
defparam \readRegister[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \readRegister[0]~input (
	.i(readRegister[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readRegister[0]~input_o ));
// synopsys translate_off
defparam \readRegister[0]~input .bus_hold = "false";
defparam \readRegister[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \readRegister[1]~input (
	.i(readRegister[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readRegister[1]~input_o ));
// synopsys translate_off
defparam \readRegister[1]~input .bus_hold = "false";
defparam \readRegister[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N9
cyclonev_lcell_comb \RegisterBank[9][0]~feeder (
// Equation(s):
// \RegisterBank[9][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][0]~feeder .extended_lut = "off";
defparam \RegisterBank[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N45
cyclonev_lcell_comb \Decoder0~10 (
// Equation(s):
// \Decoder0~10_combout  = ( \writeRegister[3]~input_o  & ( ((!\writeRegister[0]~input_o ) # (\writeRegister[1]~input_o )) # (\writeRegister[2]~input_o ) ) ) # ( !\writeRegister[3]~input_o  )

	.dataa(!\writeRegister[2]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[0]~input_o ),
	.datad(!\writeRegister[1]~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~10 .extended_lut = "off";
defparam \Decoder0~10 .lut_mask = 64'hFFFFFFFFF5FFF5FF;
defparam \Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \RegisterBank[9][5]~9 (
// Equation(s):
// \RegisterBank[9][5]~9_combout  = ( \writeRegister[1]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( ((\writeRegister[3]~input_o  & (\writeRegister[0]~input_o  & !\writeRegister[2]~input_o ))) # (\reset~input_o ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[0]~input_o ),
	.datad(!\writeRegister[2]~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][5]~9 .extended_lut = "off";
defparam \RegisterBank[9][5]~9 .lut_mask = 64'h5755575555555555;
defparam \RegisterBank[9][5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N10
dffeas \RegisterBank[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][0] .is_wysiwyg = "true";
defparam \RegisterBank[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \RegisterBank[8][0]~feeder (
// Equation(s):
// \RegisterBank[8][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][0]~feeder .extended_lut = "off";
defparam \RegisterBank[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \Decoder0~9 (
// Equation(s):
// \Decoder0~9_combout  = ( \writeRegister[3]~input_o  & ( ((\writeRegister[2]~input_o ) # (\writeRegister[0]~input_o )) # (\writeRegister[1]~input_o ) ) ) # ( !\writeRegister[3]~input_o  )

	.dataa(!\writeRegister[1]~input_o ),
	.datab(!\writeRegister[0]~input_o ),
	.datac(!\writeRegister[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeRegister[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~9 .extended_lut = "off";
defparam \Decoder0~9 .lut_mask = 64'hFFFFFFFF7F7F7F7F;
defparam \Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \RegisterBank[8][2]~8 (
// Equation(s):
// \RegisterBank[8][2]~8_combout  = ( \writeRegister[2]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[2]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[2]~input_o  & ( !\reset~input_o  & ( (!\writeRegister[0]~input_o  & 
// (!\writeRegister[1]~input_o  & \writeRegister[3]~input_o )) ) ) )

	.dataa(!\writeRegister[0]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[1]~input_o ),
	.datad(!\writeRegister[3]~input_o ),
	.datae(!\writeRegister[2]~input_o ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][2]~8 .extended_lut = "off";
defparam \RegisterBank[8][2]~8 .lut_mask = 64'h00A00000FFFFFFFF;
defparam \RegisterBank[8][2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N50
dffeas \RegisterBank[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][0] .is_wysiwyg = "true";
defparam \RegisterBank[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \Decoder0~12 (
// Equation(s):
// \Decoder0~12_combout  = ( \writeRegister[1]~input_o  & ( ((!\writeRegister[3]~input_o ) # (!\writeRegister[0]~input_o )) # (\writeRegister[2]~input_o ) ) ) # ( !\writeRegister[1]~input_o  )

	.dataa(!\writeRegister[2]~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~12 .extended_lut = "off";
defparam \Decoder0~12 .lut_mask = 64'hFFFFFFFFFDFDFDFD;
defparam \Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \RegisterBank[11][16]~11 (
// Equation(s):
// \RegisterBank[11][16]~11_combout  = ( \writeRegister[2]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[2]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[2]~input_o  & ( !\reset~input_o  & ( (\writeRegister[0]~input_o  & 
// (\writeRegister[1]~input_o  & \writeRegister[3]~input_o )) ) ) )

	.dataa(!\writeRegister[0]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[1]~input_o ),
	.datad(!\writeRegister[3]~input_o ),
	.datae(!\writeRegister[2]~input_o ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[11][16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[11][16]~11 .extended_lut = "off";
defparam \RegisterBank[11][16]~11 .lut_mask = 64'h00050000FFFFFFFF;
defparam \RegisterBank[11][16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N32
dffeas \RegisterBank[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][0] .is_wysiwyg = "true";
defparam \RegisterBank[11][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N27
cyclonev_lcell_comb \Decoder0~11 (
// Equation(s):
// \Decoder0~11_combout  = ( \writeRegister[3]~input_o  & ( \writeRegister[0]~input_o  ) ) # ( !\writeRegister[3]~input_o  & ( \writeRegister[0]~input_o  ) ) # ( \writeRegister[3]~input_o  & ( !\writeRegister[0]~input_o  & ( (!\writeRegister[1]~input_o ) # 
// (\writeRegister[2]~input_o ) ) ) ) # ( !\writeRegister[3]~input_o  & ( !\writeRegister[0]~input_o  ) )

	.dataa(!\writeRegister[2]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[1]~input_o ),
	.datad(gnd),
	.datae(!\writeRegister[3]~input_o ),
	.dataf(!\writeRegister[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~11 .extended_lut = "off";
defparam \Decoder0~11 .lut_mask = 64'hFFFFF5F5FFFFFFFF;
defparam \Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N39
cyclonev_lcell_comb \RegisterBank[10][4]~10 (
// Equation(s):
// \RegisterBank[10][4]~10_combout  = ( \writeRegister[1]~input_o  & ( ((\writeRegister[3]~input_o  & (!\writeRegister[0]~input_o  & !\writeRegister[2]~input_o ))) # (\reset~input_o ) ) ) # ( !\writeRegister[1]~input_o  & ( \reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[0]~input_o ),
	.datad(!\writeRegister[2]~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][4]~10 .extended_lut = "off";
defparam \RegisterBank[10][4]~10 .lut_mask = 64'h5555555575557555;
defparam \RegisterBank[10][4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N43
dffeas \RegisterBank[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][0] .is_wysiwyg = "true";
defparam \RegisterBank[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \RegisterBank[11][0]~q  & ( \RegisterBank[10][0]~q  & ( ((!\readRegister[0]~input_o  & ((\RegisterBank[8][0]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[9][0]~q ))) # (\readRegister[1]~input_o ) ) ) ) # ( 
// !\RegisterBank[11][0]~q  & ( \RegisterBank[10][0]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[8][0]~q )) # (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & (\RegisterBank[9][0]~q ))) ) ) ) # ( 
// \RegisterBank[11][0]~q  & ( !\RegisterBank[10][0]~q  & ( (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & ((\RegisterBank[8][0]~q )))) # (\readRegister[0]~input_o  & (((\RegisterBank[9][0]~q )) # (\readRegister[1]~input_o ))) ) ) ) # ( 
// !\RegisterBank[11][0]~q  & ( !\RegisterBank[10][0]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[8][0]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[9][0]~q )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[9][0]~q ),
	.datad(!\RegisterBank[8][0]~q ),
	.datae(!\RegisterBank[11][0]~q ),
	.dataf(!\RegisterBank[10][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \readRegister[2]~input (
	.i(readRegister[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readRegister[2]~input_o ));
// synopsys translate_off
defparam \readRegister[2]~input .bus_hold = "false";
defparam \readRegister[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N33
cyclonev_lcell_comb \Decoder0~15 (
// Equation(s):
// \Decoder0~15_combout  = ( \writeRegister[2]~input_o  & ( \writeRegister[1]~input_o  & ( (!\writeRegister[3]~input_o ) # (\writeRegister[0]~input_o ) ) ) ) # ( !\writeRegister[2]~input_o  & ( \writeRegister[1]~input_o  ) ) # ( \writeRegister[2]~input_o  & 
// ( !\writeRegister[1]~input_o  ) ) # ( !\writeRegister[2]~input_o  & ( !\writeRegister[1]~input_o  ) )

	.dataa(!\writeRegister[0]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[3]~input_o ),
	.datad(gnd),
	.datae(!\writeRegister[2]~input_o ),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~15 .extended_lut = "off";
defparam \Decoder0~15 .lut_mask = 64'hFFFFFFFFFFFFF5F5;
defparam \Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \RegisterBank[14][26]~14 (
// Equation(s):
// \RegisterBank[14][26]~14_combout  = ( \reset~input_o  & ( \writeRegister[0]~input_o  ) ) # ( \reset~input_o  & ( !\writeRegister[0]~input_o  ) ) # ( !\reset~input_o  & ( !\writeRegister[0]~input_o  & ( (\writeRegister[1]~input_o  & 
// (\writeRegister[3]~input_o  & \writeRegister[2]~input_o )) ) ) )

	.dataa(!\writeRegister[1]~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[2]~input_o ),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\writeRegister[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[14][26]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[14][26]~14 .extended_lut = "off";
defparam \RegisterBank[14][26]~14 .lut_mask = 64'h0101FFFF0000FFFF;
defparam \RegisterBank[14][26]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N14
dffeas \RegisterBank[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][0] .is_wysiwyg = "true";
defparam \RegisterBank[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \RegisterBank[12][0]~feeder (
// Equation(s):
// \RegisterBank[12][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][0]~feeder .extended_lut = "off";
defparam \RegisterBank[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N42
cyclonev_lcell_comb \Decoder0~13 (
// Equation(s):
// \Decoder0~13_combout  = ( \writeRegister[0]~input_o  ) # ( !\writeRegister[0]~input_o  & ( ((!\writeRegister[3]~input_o ) # (!\writeRegister[2]~input_o )) # (\writeRegister[1]~input_o ) ) )

	.dataa(!\writeRegister[1]~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeRegister[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~13 .extended_lut = "off";
defparam \Decoder0~13 .lut_mask = 64'hFDFDFDFDFFFFFFFF;
defparam \Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N27
cyclonev_lcell_comb \RegisterBank[12][2]~12 (
// Equation(s):
// \RegisterBank[12][2]~12_combout  = ( \writeRegister[1]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( ((\writeRegister[3]~input_o  & (!\writeRegister[0]~input_o  & \writeRegister[2]~input_o ))) # (\reset~input_o ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[0]~input_o ),
	.datad(!\writeRegister[2]~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][2]~12 .extended_lut = "off";
defparam \RegisterBank[12][2]~12 .lut_mask = 64'h5575557555555555;
defparam \RegisterBank[12][2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N4
dffeas \RegisterBank[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][0] .is_wysiwyg = "true";
defparam \RegisterBank[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \RegisterBank[13][0]~feeder (
// Equation(s):
// \RegisterBank[13][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][0]~feeder .extended_lut = "off";
defparam \RegisterBank[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N57
cyclonev_lcell_comb \Decoder0~14 (
// Equation(s):
// \Decoder0~14_combout  = ( \writeRegister[0]~input_o  & ( \writeRegister[3]~input_o  & ( (!\writeRegister[2]~input_o ) # (\writeRegister[1]~input_o ) ) ) ) # ( !\writeRegister[0]~input_o  & ( \writeRegister[3]~input_o  ) ) # ( \writeRegister[0]~input_o  & 
// ( !\writeRegister[3]~input_o  ) ) # ( !\writeRegister[0]~input_o  & ( !\writeRegister[3]~input_o  ) )

	.dataa(!\writeRegister[1]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[2]~input_o ),
	.datad(gnd),
	.datae(!\writeRegister[0]~input_o ),
	.dataf(!\writeRegister[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~14 .extended_lut = "off";
defparam \Decoder0~14 .lut_mask = 64'hFFFFFFFFFFFFF5F5;
defparam \Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N21
cyclonev_lcell_comb \RegisterBank[13][29]~13 (
// Equation(s):
// \RegisterBank[13][29]~13_combout  = ( \writeRegister[1]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( ((\writeRegister[3]~input_o  & (\writeRegister[0]~input_o  & \writeRegister[2]~input_o ))) # (\reset~input_o ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[0]~input_o ),
	.datad(!\writeRegister[2]~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][29]~13 .extended_lut = "off";
defparam \RegisterBank[13][29]~13 .lut_mask = 64'h5557555755555555;
defparam \RegisterBank[13][29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \RegisterBank[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][0] .is_wysiwyg = "true";
defparam \RegisterBank[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N15
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( \RegisterBank[12][0]~q  & ( \RegisterBank[13][0]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\RegisterBank[14][0]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[15][0]~q )))) ) ) ) # ( 
// !\RegisterBank[12][0]~q  & ( \RegisterBank[13][0]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][0]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[15][0]~q ))))) ) ) ) # ( \RegisterBank[12][0]~q  & ( !\RegisterBank[13][0]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][0]~q )) # 
// (\readRegister[0]~input_o  & ((\RegisterBank[15][0]~q ))))) ) ) ) # ( !\RegisterBank[12][0]~q  & ( !\RegisterBank[13][0]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][0]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[15][0]~q ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[14][0]~q ),
	.datac(!\RegisterBank[15][0]~q ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\RegisterBank[12][0]~q ),
	.dataf(!\RegisterBank[13][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \RegisterBank[7][0]~feeder (
// Equation(s):
// \RegisterBank[7][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][0]~feeder .extended_lut = "off";
defparam \RegisterBank[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \Decoder0~8 (
// Equation(s):
// \Decoder0~8_combout  = ( \writeRegister[0]~input_o  & ( \writeRegister[3]~input_o  ) ) # ( !\writeRegister[0]~input_o  & ( \writeRegister[3]~input_o  ) ) # ( \writeRegister[0]~input_o  & ( !\writeRegister[3]~input_o  & ( (!\writeRegister[1]~input_o ) # 
// (!\writeRegister[2]~input_o ) ) ) ) # ( !\writeRegister[0]~input_o  & ( !\writeRegister[3]~input_o  ) )

	.dataa(!\writeRegister[1]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[2]~input_o ),
	.datad(gnd),
	.datae(!\writeRegister[0]~input_o ),
	.dataf(!\writeRegister[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~8 .extended_lut = "off";
defparam \Decoder0~8 .lut_mask = 64'hFFFFFAFAFFFFFFFF;
defparam \Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N30
cyclonev_lcell_comb \RegisterBank[7][3]~7 (
// Equation(s):
// \RegisterBank[7][3]~7_combout  = ( \reset~input_o  & ( \writeRegister[0]~input_o  ) ) # ( !\reset~input_o  & ( \writeRegister[0]~input_o  & ( (\writeRegister[1]~input_o  & (!\writeRegister[3]~input_o  & \writeRegister[2]~input_o )) ) ) ) # ( 
// \reset~input_o  & ( !\writeRegister[0]~input_o  ) )

	.dataa(!\writeRegister[1]~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[2]~input_o ),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\writeRegister[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][3]~7 .extended_lut = "off";
defparam \RegisterBank[7][3]~7 .lut_mask = 64'h0000FFFF0404FFFF;
defparam \RegisterBank[7][3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N43
dffeas \RegisterBank[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][0] .is_wysiwyg = "true";
defparam \RegisterBank[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \RegisterBank[4][0]~feeder (
// Equation(s):
// \RegisterBank[4][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][0]~feeder .extended_lut = "off";
defparam \RegisterBank[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N0
cyclonev_lcell_comb \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = ( \writeRegister[1]~input_o  ) # ( !\writeRegister[1]~input_o  & ( ((!\writeRegister[2]~input_o ) # (\writeRegister[0]~input_o )) # (\writeRegister[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[2]~input_o ),
	.datad(!\writeRegister[0]~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~5 .extended_lut = "off";
defparam \Decoder0~5 .lut_mask = 64'hF3FFF3FFFFFFFFFF;
defparam \Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N3
cyclonev_lcell_comb \RegisterBank[4][23]~4 (
// Equation(s):
// \RegisterBank[4][23]~4_combout  = ( \writeRegister[1]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( ((\writeRegister[2]~input_o  & (!\writeRegister[3]~input_o  & !\writeRegister[0]~input_o ))) # (\reset~input_o ) ) )

	.dataa(!\writeRegister[2]~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[0]~input_o ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][23]~4 .extended_lut = "off";
defparam \RegisterBank[4][23]~4 .lut_mask = 64'h40FF40FF00FF00FF;
defparam \RegisterBank[4][23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N16
dffeas \RegisterBank[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][0] .is_wysiwyg = "true";
defparam \RegisterBank[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = ( \writeRegister[1]~input_o  & ( \writeRegister[3]~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( \writeRegister[3]~input_o  ) ) # ( \writeRegister[1]~input_o  & ( !\writeRegister[3]~input_o  ) ) # ( !\writeRegister[1]~input_o  & 
// ( !\writeRegister[3]~input_o  & ( (!\writeRegister[0]~input_o ) # (!\writeRegister[2]~input_o ) ) ) )

	.dataa(!\writeRegister[0]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[2]~input_o ),
	.datad(gnd),
	.datae(!\writeRegister[1]~input_o ),
	.dataf(!\writeRegister[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~6 .extended_lut = "off";
defparam \Decoder0~6 .lut_mask = 64'hFAFAFFFFFFFFFFFF;
defparam \Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \RegisterBank[5][18]~5 (
// Equation(s):
// \RegisterBank[5][18]~5_combout  = ( \writeRegister[2]~input_o  & ( \writeRegister[3]~input_o  & ( \reset~input_o  ) ) ) # ( !\writeRegister[2]~input_o  & ( \writeRegister[3]~input_o  & ( \reset~input_o  ) ) ) # ( \writeRegister[2]~input_o  & ( 
// !\writeRegister[3]~input_o  & ( ((!\writeRegister[1]~input_o  & \writeRegister[0]~input_o )) # (\reset~input_o ) ) ) ) # ( !\writeRegister[2]~input_o  & ( !\writeRegister[3]~input_o  & ( \reset~input_o  ) ) )

	.dataa(!\writeRegister[1]~input_o ),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\writeRegister[0]~input_o ),
	.datae(!\writeRegister[2]~input_o ),
	.dataf(!\writeRegister[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[5][18]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[5][18]~5 .extended_lut = "off";
defparam \RegisterBank[5][18]~5 .lut_mask = 64'h333333BB33333333;
defparam \RegisterBank[5][18]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \RegisterBank[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][0] .is_wysiwyg = "true";
defparam \RegisterBank[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \RegisterBank[6][0]~feeder (
// Equation(s):
// \RegisterBank[6][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][0]~feeder .extended_lut = "off";
defparam \RegisterBank[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = ( \writeRegister[1]~input_o  & ( (!\writeRegister[2]~input_o ) # ((\writeRegister[3]~input_o ) # (\writeRegister[0]~input_o )) ) ) # ( !\writeRegister[1]~input_o  )

	.dataa(!\writeRegister[2]~input_o ),
	.datab(!\writeRegister[0]~input_o ),
	.datac(!\writeRegister[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~7 .extended_lut = "off";
defparam \Decoder0~7 .lut_mask = 64'hFFFFFFFFBFBFBFBF;
defparam \Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N21
cyclonev_lcell_comb \RegisterBank[6][28]~6 (
// Equation(s):
// \RegisterBank[6][28]~6_combout  = ( \writeRegister[1]~input_o  & ( \writeRegister[0]~input_o  & ( \reset~input_o  ) ) ) # ( !\writeRegister[1]~input_o  & ( \writeRegister[0]~input_o  & ( \reset~input_o  ) ) ) # ( \writeRegister[1]~input_o  & ( 
// !\writeRegister[0]~input_o  & ( ((\writeRegister[2]~input_o  & !\writeRegister[3]~input_o )) # (\reset~input_o ) ) ) ) # ( !\writeRegister[1]~input_o  & ( !\writeRegister[0]~input_o  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\writeRegister[2]~input_o ),
	.datac(!\writeRegister[3]~input_o ),
	.datad(!\reset~input_o ),
	.datae(!\writeRegister[1]~input_o ),
	.dataf(!\writeRegister[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][28]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][28]~6 .extended_lut = "off";
defparam \RegisterBank[6][28]~6 .lut_mask = 64'h00FF30FF00FF00FF;
defparam \RegisterBank[6][28]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N26
dffeas \RegisterBank[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][0] .is_wysiwyg = "true";
defparam \RegisterBank[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N3
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \RegisterBank[5][0]~q  & ( \RegisterBank[6][0]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[4][0]~q ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[7][0]~q 
// ))) ) ) ) # ( !\RegisterBank[5][0]~q  & ( \RegisterBank[6][0]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[4][0]~q )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[7][0]~q ))) ) ) ) 
// # ( \RegisterBank[5][0]~q  & ( !\RegisterBank[6][0]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[4][0]~q ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\RegisterBank[7][0]~q  & (\readRegister[0]~input_o ))) ) ) ) # ( 
// !\RegisterBank[5][0]~q  & ( !\RegisterBank[6][0]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[4][0]~q )))) # (\readRegister[1]~input_o  & (\RegisterBank[7][0]~q  & (\readRegister[0]~input_o ))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[7][0]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[4][0]~q ),
	.datae(!\RegisterBank[5][0]~q ),
	.dataf(!\RegisterBank[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \RegisterBank[1][0]~feeder (
// Equation(s):
// \RegisterBank[1][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][0]~feeder .extended_lut = "off";
defparam \RegisterBank[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = ( \writeRegister[1]~input_o  & ( \writeRegister[2]~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( \writeRegister[2]~input_o  ) ) # ( \writeRegister[1]~input_o  & ( !\writeRegister[2]~input_o  ) ) # ( !\writeRegister[1]~input_o  & 
// ( !\writeRegister[2]~input_o  & ( (!\writeRegister[0]~input_o ) # (\writeRegister[3]~input_o ) ) ) )

	.dataa(!\writeRegister[0]~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\writeRegister[1]~input_o ),
	.dataf(!\writeRegister[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~2 .extended_lut = "off";
defparam \Decoder0~2 .lut_mask = 64'hBBBBFFFFFFFFFFFF;
defparam \Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \RegisterBank[1][28]~1 (
// Equation(s):
// \RegisterBank[1][28]~1_combout  = ( \writeRegister[1]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( ((!\writeRegister[2]~input_o  & (!\writeRegister[3]~input_o  & \writeRegister[0]~input_o ))) # (\reset~input_o ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\writeRegister[2]~input_o ),
	.datac(!\writeRegister[3]~input_o ),
	.datad(!\writeRegister[0]~input_o ),
	.datae(!\writeRegister[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][28]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][28]~1 .extended_lut = "off";
defparam \RegisterBank[1][28]~1 .lut_mask = 64'h55D5555555D55555;
defparam \RegisterBank[1][28]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N38
dffeas \RegisterBank[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][0] .is_wysiwyg = "true";
defparam \RegisterBank[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = ( \writeRegister[1]~input_o  & ( \writeRegister[0]~input_o  & ( (\writeRegister[3]~input_o ) # (\writeRegister[2]~input_o ) ) ) ) # ( !\writeRegister[1]~input_o  & ( \writeRegister[0]~input_o  ) ) # ( \writeRegister[1]~input_o  & ( 
// !\writeRegister[0]~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( !\writeRegister[0]~input_o  ) )

	.dataa(!\writeRegister[2]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[3]~input_o ),
	.datad(gnd),
	.datae(!\writeRegister[1]~input_o ),
	.dataf(!\writeRegister[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~4 .extended_lut = "off";
defparam \Decoder0~4 .lut_mask = 64'hFFFFFFFFFFFF5F5F;
defparam \Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \RegisterBank[3][17]~3 (
// Equation(s):
// \RegisterBank[3][17]~3_combout  = ( \writeRegister[1]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( \reset~input_o  ) ) # ( \writeRegister[1]~input_o  & ( !\reset~input_o  & ( (!\writeRegister[3]~input_o  & 
// (\writeRegister[0]~input_o  & !\writeRegister[2]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[0]~input_o ),
	.datad(!\writeRegister[2]~input_o ),
	.datae(!\writeRegister[1]~input_o ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][17]~3 .extended_lut = "off";
defparam \RegisterBank[3][17]~3 .lut_mask = 64'h00000C00FFFFFFFF;
defparam \RegisterBank[3][17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \RegisterBank[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(vcc),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][0] .is_wysiwyg = "true";
defparam \RegisterBank[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \RegisterBank[2][0]~feeder (
// Equation(s):
// \RegisterBank[2][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][0]~feeder .extended_lut = "off";
defparam \RegisterBank[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N39
cyclonev_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = ( \writeRegister[2]~input_o  & ( \writeRegister[1]~input_o  ) ) # ( !\writeRegister[2]~input_o  & ( \writeRegister[1]~input_o  & ( (\writeRegister[3]~input_o ) # (\writeRegister[0]~input_o ) ) ) ) # ( \writeRegister[2]~input_o  & ( 
// !\writeRegister[1]~input_o  ) ) # ( !\writeRegister[2]~input_o  & ( !\writeRegister[1]~input_o  ) )

	.dataa(!\writeRegister[0]~input_o ),
	.datab(gnd),
	.datac(!\writeRegister[3]~input_o ),
	.datad(gnd),
	.datae(!\writeRegister[2]~input_o ),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~3 .extended_lut = "off";
defparam \Decoder0~3 .lut_mask = 64'hFFFFFFFF5F5FFFFF;
defparam \Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N18
cyclonev_lcell_comb \RegisterBank[2][25]~2 (
// Equation(s):
// \RegisterBank[2][25]~2_combout  = ( \writeRegister[1]~input_o  & ( ((!\writeRegister[3]~input_o  & (!\writeRegister[2]~input_o  & !\writeRegister[0]~input_o ))) # (\reset~input_o ) ) ) # ( !\writeRegister[1]~input_o  & ( \reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[2]~input_o ),
	.datad(!\writeRegister[0]~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][25]~2 .extended_lut = "off";
defparam \RegisterBank[2][25]~2 .lut_mask = 64'h55555555D555D555;
defparam \RegisterBank[2][25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \RegisterBank[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][0] .is_wysiwyg = "true";
defparam \RegisterBank[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N33
cyclonev_lcell_comb \RegisterBank[0][0]~feeder (
// Equation(s):
// \RegisterBank[0][0]~feeder_combout  = ( \writeValue[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][0]~feeder .extended_lut = "off";
defparam \RegisterBank[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N45
cyclonev_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = ( \writeRegister[0]~input_o  ) # ( !\writeRegister[0]~input_o  & ( ((\writeRegister[2]~input_o ) # (\writeRegister[3]~input_o )) # (\writeRegister[1]~input_o ) ) )

	.dataa(!\writeRegister[1]~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(gnd),
	.datad(!\writeRegister[2]~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~1 .extended_lut = "off";
defparam \Decoder0~1 .lut_mask = 64'h77FF77FFFFFFFFFF;
defparam \Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N24
cyclonev_lcell_comb \RegisterBank[0][23]~0 (
// Equation(s):
// \RegisterBank[0][23]~0_combout  = ( \writeRegister[1]~input_o  & ( \reset~input_o  ) ) # ( !\writeRegister[1]~input_o  & ( ((!\writeRegister[3]~input_o  & (!\writeRegister[2]~input_o  & !\writeRegister[0]~input_o ))) # (\reset~input_o ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\writeRegister[3]~input_o ),
	.datac(!\writeRegister[2]~input_o ),
	.datad(!\writeRegister[0]~input_o ),
	.datae(gnd),
	.dataf(!\writeRegister[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][23]~0 .extended_lut = "off";
defparam \RegisterBank[0][23]~0 .lut_mask = 64'hD555D55555555555;
defparam \RegisterBank[0][23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N34
dffeas \RegisterBank[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][0] .is_wysiwyg = "true";
defparam \RegisterBank[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \RegisterBank[2][0]~q  & ( \RegisterBank[0][0]~q  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & (\RegisterBank[1][0]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[3][0]~q )))) ) ) ) # ( 
// !\RegisterBank[2][0]~q  & ( \RegisterBank[0][0]~q  & ( (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o )) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[1][0]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[3][0]~q ))))) ) ) ) # ( \RegisterBank[2][0]~q  & ( !\RegisterBank[0][0]~q  & ( (!\readRegister[0]~input_o  & (\readRegister[1]~input_o )) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[1][0]~q )) # 
// (\readRegister[1]~input_o  & ((\RegisterBank[3][0]~q ))))) ) ) ) # ( !\RegisterBank[2][0]~q  & ( !\RegisterBank[0][0]~q  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[1][0]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[3][0]~q ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[1][0]~q ),
	.datad(!\RegisterBank[3][0]~q ),
	.datae(!\RegisterBank[2][0]~q ),
	.dataf(!\RegisterBank[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ( \Mux31~1_combout  & ( \Mux31~0_combout  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & (\Mux31~2_combout )) # (\readRegister[2]~input_o  & ((\Mux31~3_combout )))) ) ) ) # ( !\Mux31~1_combout  & ( \Mux31~0_combout  
// & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\Mux31~2_combout )) # (\readRegister[2]~input_o  & ((\Mux31~3_combout ))))) ) ) ) # ( \Mux31~1_combout  & ( 
// !\Mux31~0_combout  & ( (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\Mux31~2_combout )) # (\readRegister[2]~input_o  & ((\Mux31~3_combout ))))) ) ) ) # ( !\Mux31~1_combout  & 
// ( !\Mux31~0_combout  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\Mux31~2_combout )) # (\readRegister[2]~input_o  & ((\Mux31~3_combout ))))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\Mux31~2_combout ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\Mux31~3_combout ),
	.datae(!\Mux31~1_combout ),
	.dataf(!\Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~4 .extended_lut = "off";
defparam \Mux31~4 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N17
dffeas \readValue[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[0]~reg0 .is_wysiwyg = "true";
defparam \readValue[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N37
dffeas \RegisterBank[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(vcc),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][1] .is_wysiwyg = "true";
defparam \RegisterBank[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N2
dffeas \RegisterBank[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][1] .is_wysiwyg = "true";
defparam \RegisterBank[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N6
cyclonev_lcell_comb \RegisterBank[7][1]~feeder (
// Equation(s):
// \RegisterBank[7][1]~feeder_combout  = ( \writeValue[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][1]~feeder .extended_lut = "off";
defparam \RegisterBank[7][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N8
dffeas \RegisterBank[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][1] .is_wysiwyg = "true";
defparam \RegisterBank[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \RegisterBank[7][1]~q  & ( \RegisterBank[15][1]~q  & ( ((!\readRegister[3]~input_o  & (\RegisterBank[3][1]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[11][1]~q )))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[7][1]~q  & ( \RegisterBank[15][1]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[3][1]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[11][1]~q ))))) # (\readRegister[2]~input_o  & 
// (((\readRegister[3]~input_o )))) ) ) ) # ( \RegisterBank[7][1]~q  & ( !\RegisterBank[15][1]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[3][1]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[11][1]~q ))))) # 
// (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )))) ) ) ) # ( !\RegisterBank[7][1]~q  & ( !\RegisterBank[15][1]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[3][1]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[11][1]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[3][1]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[11][1]~q ),
	.datae(!\RegisterBank[7][1]~q ),
	.dataf(!\RegisterBank[15][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h202A707A252F757F;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N59
dffeas \RegisterBank[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][1] .is_wysiwyg = "true";
defparam \RegisterBank[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \RegisterBank[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][1] .is_wysiwyg = "true";
defparam \RegisterBank[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \RegisterBank[12][1]~feeder (
// Equation(s):
// \RegisterBank[12][1]~feeder_combout  = ( \writeValue[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][1]~feeder .extended_lut = "off";
defparam \RegisterBank[12][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N1
dffeas \RegisterBank[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][1] .is_wysiwyg = "true";
defparam \RegisterBank[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \RegisterBank[8][1]~feeder (
// Equation(s):
// \RegisterBank[8][1]~feeder_combout  = ( \writeValue[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][1]~feeder .extended_lut = "off";
defparam \RegisterBank[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N16
dffeas \RegisterBank[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][1] .is_wysiwyg = "true";
defparam \RegisterBank[8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \RegisterBank[12][1]~q  & ( \RegisterBank[8][1]~q  & ( ((!\readRegister[2]~input_o  & (\RegisterBank[0][1]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[4][1]~q )))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[12][1]~q  & ( \RegisterBank[8][1]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[0][1]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & ((\RegisterBank[4][1]~q )))) ) ) ) # ( 
// \RegisterBank[12][1]~q  & ( !\RegisterBank[8][1]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\RegisterBank[0][1]~q ))) # (\readRegister[2]~input_o  & (((\RegisterBank[4][1]~q )) # (\readRegister[3]~input_o ))) ) ) ) # ( 
// !\RegisterBank[12][1]~q  & ( !\RegisterBank[8][1]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[0][1]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[4][1]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[0][1]~q ),
	.datad(!\RegisterBank[4][1]~q ),
	.datae(!\RegisterBank[12][1]~q ),
	.dataf(!\RegisterBank[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N45
cyclonev_lcell_comb \RegisterBank[2][1]~feeder (
// Equation(s):
// \RegisterBank[2][1]~feeder_combout  = ( \writeValue[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][1]~feeder .extended_lut = "off";
defparam \RegisterBank[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N46
dffeas \RegisterBank[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][1] .is_wysiwyg = "true";
defparam \RegisterBank[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N30
cyclonev_lcell_comb \RegisterBank[6][1]~feeder (
// Equation(s):
// \RegisterBank[6][1]~feeder_combout  = ( \writeValue[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][1]~feeder .extended_lut = "off";
defparam \RegisterBank[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N31
dffeas \RegisterBank[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][1] .is_wysiwyg = "true";
defparam \RegisterBank[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N32
dffeas \RegisterBank[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][1] .is_wysiwyg = "true";
defparam \RegisterBank[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N16
dffeas \RegisterBank[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][1] .is_wysiwyg = "true";
defparam \RegisterBank[10][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \RegisterBank[14][1]~q  & ( \RegisterBank[10][1]~q  & ( ((!\readRegister[2]~input_o  & (\RegisterBank[2][1]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[6][1]~q )))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[14][1]~q  & ( \RegisterBank[10][1]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[2][1]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & ((\RegisterBank[6][1]~q )))) ) ) ) # ( 
// \RegisterBank[14][1]~q  & ( !\RegisterBank[10][1]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\RegisterBank[2][1]~q ))) # (\readRegister[2]~input_o  & (((\RegisterBank[6][1]~q )) # (\readRegister[3]~input_o ))) ) ) ) # ( 
// !\RegisterBank[14][1]~q  & ( !\RegisterBank[10][1]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[2][1]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[6][1]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[2][1]~q ),
	.datad(!\RegisterBank[6][1]~q ),
	.datae(!\RegisterBank[14][1]~q ),
	.dataf(!\RegisterBank[10][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \RegisterBank[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][1] .is_wysiwyg = "true";
defparam \RegisterBank[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \RegisterBank[9][1]~feeder (
// Equation(s):
// \RegisterBank[9][1]~feeder_combout  = ( \writeValue[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][1]~feeder .extended_lut = "off";
defparam \RegisterBank[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N25
dffeas \RegisterBank[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][1] .is_wysiwyg = "true";
defparam \RegisterBank[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N13
dffeas \RegisterBank[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][1] .is_wysiwyg = "true";
defparam \RegisterBank[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N44
dffeas \RegisterBank[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][1] .is_wysiwyg = "true";
defparam \RegisterBank[5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \RegisterBank[1][1]~q  & ( \RegisterBank[5][1]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\RegisterBank[9][1]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[13][1]~q ))) ) ) ) # ( 
// !\RegisterBank[1][1]~q  & ( \RegisterBank[5][1]~q  & ( (!\readRegister[3]~input_o  & (\readRegister[2]~input_o )) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[9][1]~q ))) # (\readRegister[2]~input_o  & 
// (\RegisterBank[13][1]~q )))) ) ) ) # ( \RegisterBank[1][1]~q  & ( !\RegisterBank[5][1]~q  & ( (!\readRegister[3]~input_o  & (!\readRegister[2]~input_o )) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[9][1]~q ))) # 
// (\readRegister[2]~input_o  & (\RegisterBank[13][1]~q )))) ) ) ) # ( !\RegisterBank[1][1]~q  & ( !\RegisterBank[5][1]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[9][1]~q ))) # (\readRegister[2]~input_o  & 
// (\RegisterBank[13][1]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[13][1]~q ),
	.datad(!\RegisterBank[9][1]~q ),
	.datae(!\RegisterBank[1][1]~q ),
	.dataf(!\RegisterBank[5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ( \Mux30~2_combout  & ( \Mux30~1_combout  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\Mux30~0_combout )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux30~3_combout ))) ) ) ) # ( 
// !\Mux30~2_combout  & ( \Mux30~1_combout  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\Mux30~0_combout )))) # (\readRegister[1]~input_o  & (\Mux30~3_combout  & ((\readRegister[0]~input_o )))) ) ) ) # ( \Mux30~2_combout  & ( 
// !\Mux30~1_combout  & ( (!\readRegister[1]~input_o  & (((\Mux30~0_combout  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux30~3_combout ))) ) ) ) # ( !\Mux30~2_combout  & ( !\Mux30~1_combout  & ( 
// (!\readRegister[1]~input_o  & (((\Mux30~0_combout  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\Mux30~3_combout  & ((\readRegister[0]~input_o )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\Mux30~3_combout ),
	.datac(!\Mux30~0_combout ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\Mux30~2_combout ),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~4 .extended_lut = "off";
defparam \Mux30~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N52
dffeas \readValue[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[1]~reg0 .is_wysiwyg = "true";
defparam \readValue[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N20
dffeas \RegisterBank[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][2] .is_wysiwyg = "true";
defparam \RegisterBank[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \RegisterBank[8][2]~feeder (
// Equation(s):
// \RegisterBank[8][2]~feeder_combout  = ( \writeValue[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][2]~feeder .extended_lut = "off";
defparam \RegisterBank[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \RegisterBank[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][2] .is_wysiwyg = "true";
defparam \RegisterBank[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \RegisterBank[9][2]~feeder (
// Equation(s):
// \RegisterBank[9][2]~feeder_combout  = ( \writeValue[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][2]~feeder .extended_lut = "off";
defparam \RegisterBank[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N34
dffeas \RegisterBank[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][2] .is_wysiwyg = "true";
defparam \RegisterBank[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \RegisterBank[10][2]~feeder (
// Equation(s):
// \RegisterBank[10][2]~feeder_combout  = ( \writeValue[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][2]~feeder .extended_lut = "off";
defparam \RegisterBank[10][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N58
dffeas \RegisterBank[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][2] .is_wysiwyg = "true";
defparam \RegisterBank[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N21
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \RegisterBank[9][2]~q  & ( \RegisterBank[10][2]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\RegisterBank[8][2]~q )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[11][2]~q 
// ))) ) ) ) # ( !\RegisterBank[9][2]~q  & ( \RegisterBank[10][2]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[8][2]~q  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[11][2]~q ))) ) ) 
// ) # ( \RegisterBank[9][2]~q  & ( !\RegisterBank[10][2]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\RegisterBank[8][2]~q )))) # (\readRegister[1]~input_o  & (\RegisterBank[11][2]~q  & ((\readRegister[0]~input_o )))) ) ) ) # ( 
// !\RegisterBank[9][2]~q  & ( !\RegisterBank[10][2]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[8][2]~q  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\RegisterBank[11][2]~q  & ((\readRegister[0]~input_o )))) ) ) )

	.dataa(!\RegisterBank[11][2]~q ),
	.datab(!\RegisterBank[8][2]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\RegisterBank[9][2]~q ),
	.dataf(!\RegisterBank[10][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \RegisterBank[13][2]~feeder (
// Equation(s):
// \RegisterBank[13][2]~feeder_combout  = ( \writeValue[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][2]~feeder .extended_lut = "off";
defparam \RegisterBank[13][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N10
dffeas \RegisterBank[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][2] .is_wysiwyg = "true";
defparam \RegisterBank[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \RegisterBank[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(vcc),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][2] .is_wysiwyg = "true";
defparam \RegisterBank[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N8
dffeas \RegisterBank[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][2] .is_wysiwyg = "true";
defparam \RegisterBank[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N9
cyclonev_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = ( \RegisterBank[12][2]~q  & ( \RegisterBank[14][2]~q  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & ((\RegisterBank[13][2]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[15][2]~q ))) ) ) ) # ( 
// !\RegisterBank[12][2]~q  & ( \RegisterBank[14][2]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[13][2]~q ))) # (\readRegister[1]~input_o  & 
// (\RegisterBank[15][2]~q )))) ) ) ) # ( \RegisterBank[12][2]~q  & ( !\RegisterBank[14][2]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[13][2]~q ))) # 
// (\readRegister[1]~input_o  & (\RegisterBank[15][2]~q )))) ) ) ) # ( !\RegisterBank[12][2]~q  & ( !\RegisterBank[14][2]~q  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[13][2]~q ))) # (\readRegister[1]~input_o  & 
// (\RegisterBank[15][2]~q )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[15][2]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[13][2]~q ),
	.datae(!\RegisterBank[12][2]~q ),
	.dataf(!\RegisterBank[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~3 .extended_lut = "off";
defparam \Mux29~3 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N25
dffeas \RegisterBank[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][2] .is_wysiwyg = "true";
defparam \RegisterBank[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y1_N26
dffeas \RegisterBank[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][2] .is_wysiwyg = "true";
defparam \RegisterBank[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \RegisterBank[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][2] .is_wysiwyg = "true";
defparam \RegisterBank[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N32
dffeas \RegisterBank[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][2] .is_wysiwyg = "true";
defparam \RegisterBank[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N33
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \RegisterBank[4][2]~q  & ( \RegisterBank[5][2]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & ((\RegisterBank[6][2]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[7][2]~q ))) ) ) ) # ( 
// !\RegisterBank[4][2]~q  & ( \RegisterBank[5][2]~q  & ( (!\readRegister[1]~input_o  & (\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[6][2]~q ))) # (\readRegister[0]~input_o  & 
// (\RegisterBank[7][2]~q )))) ) ) ) # ( \RegisterBank[4][2]~q  & ( !\RegisterBank[5][2]~q  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[6][2]~q ))) # 
// (\readRegister[0]~input_o  & (\RegisterBank[7][2]~q )))) ) ) ) # ( !\RegisterBank[4][2]~q  & ( !\RegisterBank[5][2]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[6][2]~q ))) # (\readRegister[0]~input_o  & 
// (\RegisterBank[7][2]~q )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[7][2]~q ),
	.datad(!\RegisterBank[6][2]~q ),
	.datae(!\RegisterBank[4][2]~q ),
	.dataf(!\RegisterBank[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \RegisterBank[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][2] .is_wysiwyg = "true";
defparam \RegisterBank[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N33
cyclonev_lcell_comb \RegisterBank[3][2]~feeder (
// Equation(s):
// \RegisterBank[3][2]~feeder_combout  = ( \writeValue[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][2]~feeder .extended_lut = "off";
defparam \RegisterBank[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N34
dffeas \RegisterBank[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][2] .is_wysiwyg = "true";
defparam \RegisterBank[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \RegisterBank[2][2]~feeder (
// Equation(s):
// \RegisterBank[2][2]~feeder_combout  = ( \writeValue[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][2]~feeder .extended_lut = "off";
defparam \RegisterBank[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \RegisterBank[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][2] .is_wysiwyg = "true";
defparam \RegisterBank[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \RegisterBank[0][2]~feeder (
// Equation(s):
// \RegisterBank[0][2]~feeder_combout  = ( \writeValue[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][2]~feeder .extended_lut = "off";
defparam \RegisterBank[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N47
dffeas \RegisterBank[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][2] .is_wysiwyg = "true";
defparam \RegisterBank[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \RegisterBank[2][2]~q  & ( \RegisterBank[0][2]~q  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & (\RegisterBank[1][2]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[3][2]~q )))) ) ) ) # ( 
// !\RegisterBank[2][2]~q  & ( \RegisterBank[0][2]~q  & ( (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o )) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[1][2]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[3][2]~q ))))) ) ) ) # ( \RegisterBank[2][2]~q  & ( !\RegisterBank[0][2]~q  & ( (!\readRegister[0]~input_o  & (\readRegister[1]~input_o )) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[1][2]~q )) # 
// (\readRegister[1]~input_o  & ((\RegisterBank[3][2]~q ))))) ) ) ) # ( !\RegisterBank[2][2]~q  & ( !\RegisterBank[0][2]~q  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[1][2]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[3][2]~q ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[1][2]~q ),
	.datad(!\RegisterBank[3][2]~q ),
	.datae(!\RegisterBank[2][2]~q ),
	.dataf(!\RegisterBank[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ( \Mux29~1_combout  & ( \Mux29~0_combout  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & (\Mux29~2_combout )) # (\readRegister[2]~input_o  & ((\Mux29~3_combout )))) ) ) ) # ( !\Mux29~1_combout  & ( \Mux29~0_combout  
// & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # ((\Mux29~2_combout )))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & ((\Mux29~3_combout )))) ) ) ) # ( \Mux29~1_combout  & ( !\Mux29~0_combout  & ( (!\readRegister[2]~input_o 
//  & (\readRegister[3]~input_o  & (\Mux29~2_combout ))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # ((\Mux29~3_combout )))) ) ) ) # ( !\Mux29~1_combout  & ( !\Mux29~0_combout  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  
// & (\Mux29~2_combout )) # (\readRegister[2]~input_o  & ((\Mux29~3_combout ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\Mux29~2_combout ),
	.datad(!\Mux29~3_combout ),
	.datae(!\Mux29~1_combout ),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~4 .extended_lut = "off";
defparam \Mux29~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N37
dffeas \readValue[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[2]~reg0 .is_wysiwyg = "true";
defparam \readValue[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N52
dffeas \RegisterBank[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][3] .is_wysiwyg = "true";
defparam \RegisterBank[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \RegisterBank[2][3]~feeder (
// Equation(s):
// \RegisterBank[2][3]~feeder_combout  = ( \writeValue[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][3]~feeder .extended_lut = "off";
defparam \RegisterBank[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N38
dffeas \RegisterBank[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][3] .is_wysiwyg = "true";
defparam \RegisterBank[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N46
dffeas \RegisterBank[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][3] .is_wysiwyg = "true";
defparam \RegisterBank[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \RegisterBank[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][3] .is_wysiwyg = "true";
defparam \RegisterBank[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \RegisterBank[6][3]~q  & ( \RegisterBank[14][3]~q  & ( ((!\readRegister[3]~input_o  & ((\RegisterBank[2][3]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[10][3]~q ))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[6][3]~q  & ( \RegisterBank[14][3]~q  & ( (!\readRegister[3]~input_o  & (((\RegisterBank[2][3]~q  & !\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & (((\readRegister[2]~input_o )) # (\RegisterBank[10][3]~q ))) ) ) ) # ( 
// \RegisterBank[6][3]~q  & ( !\RegisterBank[14][3]~q  & ( (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o ) # (\RegisterBank[2][3]~q )))) # (\readRegister[3]~input_o  & (\RegisterBank[10][3]~q  & ((!\readRegister[2]~input_o )))) ) ) ) # ( 
// !\RegisterBank[6][3]~q  & ( !\RegisterBank[14][3]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[2][3]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[10][3]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[10][3]~q ),
	.datac(!\RegisterBank[2][3]~q ),
	.datad(!\readRegister[2]~input_o ),
	.datae(!\RegisterBank[6][3]~q ),
	.dataf(!\RegisterBank[14][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N41
dffeas \RegisterBank[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][3] .is_wysiwyg = "true";
defparam \RegisterBank[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N21
cyclonev_lcell_comb \RegisterBank[3][3]~feeder (
// Equation(s):
// \RegisterBank[3][3]~feeder_combout  = ( \writeValue[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][3]~feeder .extended_lut = "off";
defparam \RegisterBank[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \RegisterBank[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][3] .is_wysiwyg = "true";
defparam \RegisterBank[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \RegisterBank[11][3]~feeder (
// Equation(s):
// \RegisterBank[11][3]~feeder_combout  = ( \writeValue[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[11][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[11][3]~feeder .extended_lut = "off";
defparam \RegisterBank[11][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[11][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N49
dffeas \RegisterBank[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(gnd),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][3] .is_wysiwyg = "true";
defparam \RegisterBank[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \RegisterBank[3][3]~q  & ( \RegisterBank[11][3]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & ((\RegisterBank[7][3]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[15][3]~q ))) ) ) ) # ( 
// !\RegisterBank[3][3]~q  & ( \RegisterBank[11][3]~q  & ( (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o  & \RegisterBank[7][3]~q )))) # (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )) # (\RegisterBank[15][3]~q ))) ) ) ) # ( 
// \RegisterBank[3][3]~q  & ( !\RegisterBank[11][3]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o ) # (\RegisterBank[7][3]~q )))) # (\readRegister[3]~input_o  & (\RegisterBank[15][3]~q  & (\readRegister[2]~input_o ))) ) ) ) # ( 
// !\RegisterBank[3][3]~q  & ( !\RegisterBank[11][3]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[7][3]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[15][3]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[15][3]~q ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[7][3]~q ),
	.datae(!\RegisterBank[3][3]~q ),
	.dataf(!\RegisterBank[11][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \RegisterBank[5][3]~feeder (
// Equation(s):
// \RegisterBank[5][3]~feeder_combout  = ( \writeValue[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[5][3]~feeder .extended_lut = "off";
defparam \RegisterBank[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N16
dffeas \RegisterBank[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(gnd),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][3] .is_wysiwyg = "true";
defparam \RegisterBank[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \RegisterBank[13][3]~feeder (
// Equation(s):
// \RegisterBank[13][3]~feeder_combout  = ( \writeValue[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][3]~feeder .extended_lut = "off";
defparam \RegisterBank[13][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N37
dffeas \RegisterBank[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][3] .is_wysiwyg = "true";
defparam \RegisterBank[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \RegisterBank[9][3]~feeder (
// Equation(s):
// \RegisterBank[9][3]~feeder_combout  = ( \writeValue[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][3]~feeder .extended_lut = "off";
defparam \RegisterBank[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N7
dffeas \RegisterBank[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][3] .is_wysiwyg = "true";
defparam \RegisterBank[9][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \RegisterBank[1][3]~feeder (
// Equation(s):
// \RegisterBank[1][3]~feeder_combout  = ( \writeValue[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][3]~feeder .extended_lut = "off";
defparam \RegisterBank[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N32
dffeas \RegisterBank[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][3] .is_wysiwyg = "true";
defparam \RegisterBank[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \RegisterBank[9][3]~q  & ( \RegisterBank[1][3]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & (\RegisterBank[5][3]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[13][3]~q )))) ) ) ) # ( 
// !\RegisterBank[9][3]~q  & ( \RegisterBank[1][3]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[5][3]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[13][3]~q ))))) ) ) ) # ( \RegisterBank[9][3]~q  & ( !\RegisterBank[1][3]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[5][3]~q )) # 
// (\readRegister[3]~input_o  & ((\RegisterBank[13][3]~q ))))) ) ) ) # ( !\RegisterBank[9][3]~q  & ( !\RegisterBank[1][3]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[5][3]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[13][3]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[5][3]~q ),
	.datac(!\RegisterBank[13][3]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[9][3]~q ),
	.dataf(!\RegisterBank[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N8
dffeas \RegisterBank[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][3] .is_wysiwyg = "true";
defparam \RegisterBank[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \RegisterBank[12][3]~feeder (
// Equation(s):
// \RegisterBank[12][3]~feeder_combout  = ( \writeValue[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][3]~feeder .extended_lut = "off";
defparam \RegisterBank[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N43
dffeas \RegisterBank[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][3] .is_wysiwyg = "true";
defparam \RegisterBank[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N44
dffeas \RegisterBank[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][3] .is_wysiwyg = "true";
defparam \RegisterBank[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \RegisterBank[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][3] .is_wysiwyg = "true";
defparam \RegisterBank[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \RegisterBank[4][3]~q  & ( \RegisterBank[0][3]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & (\RegisterBank[8][3]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[12][3]~q )))) ) ) ) # ( 
// !\RegisterBank[4][3]~q  & ( \RegisterBank[0][3]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # (\RegisterBank[8][3]~q ))) # (\readRegister[2]~input_o  & (((\RegisterBank[12][3]~q  & \readRegister[3]~input_o )))) ) ) ) # ( 
// \RegisterBank[4][3]~q  & ( !\RegisterBank[0][3]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[8][3]~q  & ((\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\RegisterBank[12][3]~q )))) ) ) ) # ( 
// !\RegisterBank[4][3]~q  & ( !\RegisterBank[0][3]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[8][3]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[12][3]~q ))))) ) ) )

	.dataa(!\RegisterBank[8][3]~q ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[12][3]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[4][3]~q ),
	.dataf(!\RegisterBank[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \Mux28~1_combout  & ( \Mux28~0_combout  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\Mux28~2_combout )) # (\readRegister[0]~input_o  & ((\Mux28~3_combout )))) ) ) ) # ( !\Mux28~1_combout  & ( \Mux28~0_combout  
// & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\Mux28~2_combout ))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o  & \Mux28~3_combout )))) ) ) ) # ( \Mux28~1_combout  & ( !\Mux28~0_combout  & ( (!\readRegister[0]~input_o 
//  & (\Mux28~2_combout  & (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\Mux28~3_combout )))) ) ) ) # ( !\Mux28~1_combout  & ( !\Mux28~0_combout  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  
// & (\Mux28~2_combout )) # (\readRegister[0]~input_o  & ((\Mux28~3_combout ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\Mux28~2_combout ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\Mux28~3_combout ),
	.datae(!\Mux28~1_combout ),
	.dataf(!\Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N10
dffeas \readValue[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[3]~reg0 .is_wysiwyg = "true";
defparam \readValue[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N38
dffeas \RegisterBank[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][4] .is_wysiwyg = "true";
defparam \RegisterBank[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \RegisterBank[12][4]~feeder (
// Equation(s):
// \RegisterBank[12][4]~feeder_combout  = ( \writeValue[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][4]~feeder .extended_lut = "off";
defparam \RegisterBank[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N56
dffeas \RegisterBank[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][4] .is_wysiwyg = "true";
defparam \RegisterBank[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N4
dffeas \RegisterBank[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][4] .is_wysiwyg = "true";
defparam \RegisterBank[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = ( \RegisterBank[12][4]~q  & ( \RegisterBank[13][4]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\RegisterBank[14][4]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[15][4]~q )))) ) ) ) # ( 
// !\RegisterBank[12][4]~q  & ( \RegisterBank[13][4]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][4]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[15][4]~q ))))) ) ) ) # ( \RegisterBank[12][4]~q  & ( !\RegisterBank[13][4]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][4]~q )) # 
// (\readRegister[0]~input_o  & ((\RegisterBank[15][4]~q ))))) ) ) ) # ( !\RegisterBank[12][4]~q  & ( !\RegisterBank[13][4]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][4]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[15][4]~q ))))) ) ) )

	.dataa(!\RegisterBank[14][4]~q ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[15][4]~q ),
	.datae(!\RegisterBank[12][4]~q ),
	.dataf(!\RegisterBank[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3 .extended_lut = "off";
defparam \Mux27~3 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N26
dffeas \RegisterBank[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][4] .is_wysiwyg = "true";
defparam \RegisterBank[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N9
cyclonev_lcell_comb \RegisterBank[8][4]~feeder (
// Equation(s):
// \RegisterBank[8][4]~feeder_combout  = ( \writeValue[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][4]~feeder .extended_lut = "off";
defparam \RegisterBank[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N10
dffeas \RegisterBank[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][4] .is_wysiwyg = "true";
defparam \RegisterBank[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N13
dffeas \RegisterBank[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][4] .is_wysiwyg = "true";
defparam \RegisterBank[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \RegisterBank[10][4]~feeder (
// Equation(s):
// \RegisterBank[10][4]~feeder_combout  = ( \writeValue[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][4]~feeder .extended_lut = "off";
defparam \RegisterBank[10][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N8
dffeas \RegisterBank[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][4] .is_wysiwyg = "true";
defparam \RegisterBank[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N27
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \readRegister[0]~input_o  & ( \RegisterBank[10][4]~q  & ( (!\readRegister[1]~input_o  & ((\RegisterBank[9][4]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[11][4]~q )) ) ) ) # ( !\readRegister[0]~input_o  & ( 
// \RegisterBank[10][4]~q  & ( (\readRegister[1]~input_o ) # (\RegisterBank[8][4]~q ) ) ) ) # ( \readRegister[0]~input_o  & ( !\RegisterBank[10][4]~q  & ( (!\readRegister[1]~input_o  & ((\RegisterBank[9][4]~q ))) # (\readRegister[1]~input_o  & 
// (\RegisterBank[11][4]~q )) ) ) ) # ( !\readRegister[0]~input_o  & ( !\RegisterBank[10][4]~q  & ( (\RegisterBank[8][4]~q  & !\readRegister[1]~input_o ) ) ) )

	.dataa(!\RegisterBank[11][4]~q ),
	.datab(!\RegisterBank[8][4]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[9][4]~q ),
	.datae(!\readRegister[0]~input_o ),
	.dataf(!\RegisterBank[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h303005F53F3F05F5;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N4
dffeas \RegisterBank[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][4] .is_wysiwyg = "true";
defparam \RegisterBank[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \RegisterBank[4][4]~feeder (
// Equation(s):
// \RegisterBank[4][4]~feeder_combout  = ( \writeValue[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][4]~feeder .extended_lut = "off";
defparam \RegisterBank[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \RegisterBank[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][4] .is_wysiwyg = "true";
defparam \RegisterBank[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N56
dffeas \RegisterBank[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][4] .is_wysiwyg = "true";
defparam \RegisterBank[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \RegisterBank[6][4]~feeder (
// Equation(s):
// \RegisterBank[6][4]~feeder_combout  = ( \writeValue[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][4]~feeder .extended_lut = "off";
defparam \RegisterBank[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N2
dffeas \RegisterBank[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][4] .is_wysiwyg = "true";
defparam \RegisterBank[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N57
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \RegisterBank[5][4]~q  & ( \RegisterBank[6][4]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[4][4]~q ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[7][4]~q 
// ))) ) ) ) # ( !\RegisterBank[5][4]~q  & ( \RegisterBank[6][4]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[4][4]~q )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[7][4]~q ))) ) ) ) 
// # ( \RegisterBank[5][4]~q  & ( !\RegisterBank[6][4]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[4][4]~q ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\RegisterBank[7][4]~q  & (\readRegister[0]~input_o ))) ) ) ) # ( 
// !\RegisterBank[5][4]~q  & ( !\RegisterBank[6][4]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[4][4]~q )))) # (\readRegister[1]~input_o  & (\RegisterBank[7][4]~q  & (\readRegister[0]~input_o ))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[7][4]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[4][4]~q ),
	.datae(!\RegisterBank[5][4]~q ),
	.dataf(!\RegisterBank[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \RegisterBank[1][4]~feeder (
// Equation(s):
// \RegisterBank[1][4]~feeder_combout  = ( \writeValue[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][4]~feeder .extended_lut = "off";
defparam \RegisterBank[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N44
dffeas \RegisterBank[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][4] .is_wysiwyg = "true";
defparam \RegisterBank[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N28
dffeas \RegisterBank[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(vcc),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][4] .is_wysiwyg = "true";
defparam \RegisterBank[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \RegisterBank[2][4]~feeder (
// Equation(s):
// \RegisterBank[2][4]~feeder_combout  = ( \writeValue[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][4]~feeder .extended_lut = "off";
defparam \RegisterBank[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N44
dffeas \RegisterBank[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][4] .is_wysiwyg = "true";
defparam \RegisterBank[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \RegisterBank[0][4]~feeder (
// Equation(s):
// \RegisterBank[0][4]~feeder_combout  = ( \writeValue[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][4]~feeder .extended_lut = "off";
defparam \RegisterBank[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \RegisterBank[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][4] .is_wysiwyg = "true";
defparam \RegisterBank[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N9
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \RegisterBank[2][4]~q  & ( \RegisterBank[0][4]~q  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & (\RegisterBank[1][4]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[3][4]~q )))) ) ) ) # ( 
// !\RegisterBank[2][4]~q  & ( \RegisterBank[0][4]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[1][4]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[3][4]~q ))))) ) ) ) # ( \RegisterBank[2][4]~q  & ( !\RegisterBank[0][4]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[1][4]~q )) # 
// (\readRegister[1]~input_o  & ((\RegisterBank[3][4]~q ))))) ) ) ) # ( !\RegisterBank[2][4]~q  & ( !\RegisterBank[0][4]~q  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[1][4]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[3][4]~q ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[1][4]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[3][4]~q ),
	.datae(!\RegisterBank[2][4]~q ),
	.dataf(!\RegisterBank[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ( \Mux27~1_combout  & ( \Mux27~0_combout  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\Mux27~2_combout ))) # (\readRegister[2]~input_o  & (\Mux27~3_combout ))) ) ) ) # ( !\Mux27~1_combout  & ( \Mux27~0_combout  
// & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\Mux27~2_combout )))) # (\readRegister[2]~input_o  & (\Mux27~3_combout  & ((\readRegister[3]~input_o )))) ) ) ) # ( \Mux27~1_combout  & ( !\Mux27~0_combout  & ( (!\readRegister[2]~input_o 
//  & (((\Mux27~2_combout  & \readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # (\Mux27~3_combout ))) ) ) ) # ( !\Mux27~1_combout  & ( !\Mux27~0_combout  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o 
//  & ((\Mux27~2_combout ))) # (\readRegister[2]~input_o  & (\Mux27~3_combout )))) ) ) )

	.dataa(!\Mux27~3_combout ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\Mux27~2_combout ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\Mux27~1_combout ),
	.dataf(!\Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~4 .extended_lut = "off";
defparam \Mux27~4 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N49
dffeas \readValue[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[4]~reg0 .is_wysiwyg = "true";
defparam \readValue[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N49
dffeas \RegisterBank[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][5] .is_wysiwyg = "true";
defparam \RegisterBank[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N25
dffeas \RegisterBank[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][5] .is_wysiwyg = "true";
defparam \RegisterBank[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N26
dffeas \RegisterBank[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][5] .is_wysiwyg = "true";
defparam \RegisterBank[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N54
cyclonev_lcell_comb \RegisterBank[6][5]~feeder (
// Equation(s):
// \RegisterBank[6][5]~feeder_combout  = ( \writeValue[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][5]~feeder .extended_lut = "off";
defparam \RegisterBank[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N56
dffeas \RegisterBank[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][5] .is_wysiwyg = "true";
defparam \RegisterBank[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \RegisterBank[14][5]~q  & ( \RegisterBank[6][5]~q  & ( ((!\readRegister[3]~input_o  & (\RegisterBank[2][5]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[10][5]~q )))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[14][5]~q  & ( \RegisterBank[6][5]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[2][5]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[10][5]~q ))))) # (\readRegister[2]~input_o  & 
// (((!\readRegister[3]~input_o )))) ) ) ) # ( \RegisterBank[14][5]~q  & ( !\RegisterBank[6][5]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[2][5]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[10][5]~q ))))) # 
// (\readRegister[2]~input_o  & (((\readRegister[3]~input_o )))) ) ) ) # ( !\RegisterBank[14][5]~q  & ( !\RegisterBank[6][5]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[2][5]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[10][5]~q ))))) ) ) )

	.dataa(!\RegisterBank[2][5]~q ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[10][5]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[14][5]~q ),
	.dataf(!\RegisterBank[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h440C443F770C773F;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N8
dffeas \RegisterBank[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][5] .is_wysiwyg = "true";
defparam \RegisterBank[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N49
dffeas \RegisterBank[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][5] .is_wysiwyg = "true";
defparam \RegisterBank[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \RegisterBank[3][5]~feeder (
// Equation(s):
// \RegisterBank[3][5]~feeder_combout  = ( \writeValue[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][5]~feeder .extended_lut = "off";
defparam \RegisterBank[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \RegisterBank[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][5] .is_wysiwyg = "true";
defparam \RegisterBank[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N33
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \RegisterBank[7][5]~q  & ( \RegisterBank[3][5]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & (\RegisterBank[11][5]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[15][5]~q )))) ) ) ) # ( 
// !\RegisterBank[7][5]~q  & ( \RegisterBank[3][5]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[11][5]~q )) # (\readRegister[2]~input_o  & 
// ((\RegisterBank[15][5]~q ))))) ) ) ) # ( \RegisterBank[7][5]~q  & ( !\RegisterBank[3][5]~q  & ( (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[11][5]~q )) # 
// (\readRegister[2]~input_o  & ((\RegisterBank[15][5]~q ))))) ) ) ) # ( !\RegisterBank[7][5]~q  & ( !\RegisterBank[3][5]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[11][5]~q )) # (\readRegister[2]~input_o  & 
// ((\RegisterBank[15][5]~q ))))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[11][5]~q ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[15][5]~q ),
	.datae(!\RegisterBank[7][5]~q ),
	.dataf(!\RegisterBank[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \RegisterBank[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][5] .is_wysiwyg = "true";
defparam \RegisterBank[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N59
dffeas \RegisterBank[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(vcc),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][5] .is_wysiwyg = "true";
defparam \RegisterBank[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N22
dffeas \RegisterBank[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][5] .is_wysiwyg = "true";
defparam \RegisterBank[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \RegisterBank[8][5]~feeder (
// Equation(s):
// \RegisterBank[8][5]~feeder_combout  = ( \writeValue[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][5]~feeder .extended_lut = "off";
defparam \RegisterBank[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N19
dffeas \RegisterBank[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][5] .is_wysiwyg = "true";
defparam \RegisterBank[8][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \readRegister[3]~input_o  & ( \RegisterBank[8][5]~q  & ( (!\readRegister[2]~input_o ) # (\RegisterBank[12][5]~q ) ) ) ) # ( !\readRegister[3]~input_o  & ( \RegisterBank[8][5]~q  & ( (!\readRegister[2]~input_o  & 
// ((\RegisterBank[0][5]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[4][5]~q )) ) ) ) # ( \readRegister[3]~input_o  & ( !\RegisterBank[8][5]~q  & ( (\readRegister[2]~input_o  & \RegisterBank[12][5]~q ) ) ) ) # ( !\readRegister[3]~input_o  & ( 
// !\RegisterBank[8][5]~q  & ( (!\readRegister[2]~input_o  & ((\RegisterBank[0][5]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[4][5]~q )) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[4][5]~q ),
	.datac(!\RegisterBank[12][5]~q ),
	.datad(!\RegisterBank[0][5]~q ),
	.datae(!\readRegister[3]~input_o ),
	.dataf(!\RegisterBank[8][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N55
dffeas \RegisterBank[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][5] .is_wysiwyg = "true";
defparam \RegisterBank[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \RegisterBank[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][5] .is_wysiwyg = "true";
defparam \RegisterBank[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N20
dffeas \RegisterBank[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][5] .is_wysiwyg = "true";
defparam \RegisterBank[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N11
dffeas \RegisterBank[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][5] .is_wysiwyg = "true";
defparam \RegisterBank[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \RegisterBank[9][5]~q  & ( \RegisterBank[1][5]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & ((\RegisterBank[5][5]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[13][5]~q ))) ) ) ) # ( 
// !\RegisterBank[9][5]~q  & ( \RegisterBank[1][5]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o ) # ((\RegisterBank[5][5]~q )))) # (\readRegister[3]~input_o  & (\readRegister[2]~input_o  & (\RegisterBank[13][5]~q ))) ) ) ) # ( 
// \RegisterBank[9][5]~q  & ( !\RegisterBank[1][5]~q  & ( (!\readRegister[3]~input_o  & (\readRegister[2]~input_o  & ((\RegisterBank[5][5]~q )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o ) # ((\RegisterBank[13][5]~q )))) ) ) ) # ( 
// !\RegisterBank[9][5]~q  & ( !\RegisterBank[1][5]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[5][5]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[13][5]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[13][5]~q ),
	.datad(!\RegisterBank[5][5]~q ),
	.datae(!\RegisterBank[9][5]~q ),
	.dataf(!\RegisterBank[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ( \Mux26~0_combout  & ( \Mux26~1_combout  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\Mux26~2_combout )) # (\readRegister[0]~input_o  & ((\Mux26~3_combout )))) ) ) ) # ( !\Mux26~0_combout  & ( \Mux26~1_combout  
// & ( (!\readRegister[1]~input_o  & (\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\Mux26~2_combout )) # (\readRegister[0]~input_o  & ((\Mux26~3_combout ))))) ) ) ) # ( \Mux26~0_combout  & ( !\Mux26~1_combout  & 
// ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\Mux26~2_combout )) # (\readRegister[0]~input_o  & ((\Mux26~3_combout ))))) ) ) ) # ( !\Mux26~0_combout  & ( !\Mux26~1_combout  & 
// ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\Mux26~2_combout )) # (\readRegister[0]~input_o  & ((\Mux26~3_combout ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\Mux26~2_combout ),
	.datad(!\Mux26~3_combout ),
	.datae(!\Mux26~0_combout ),
	.dataf(!\Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~4 .extended_lut = "off";
defparam \Mux26~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \readValue[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[5]~reg0 .is_wysiwyg = "true";
defparam \readValue[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \RegisterBank[12][6]~feeder (
// Equation(s):
// \RegisterBank[12][6]~feeder_combout  = ( \writeValue[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][6]~feeder .extended_lut = "off";
defparam \RegisterBank[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N32
dffeas \RegisterBank[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][6] .is_wysiwyg = "true";
defparam \RegisterBank[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N2
dffeas \RegisterBank[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][6] .is_wysiwyg = "true";
defparam \RegisterBank[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N40
dffeas \RegisterBank[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][6] .is_wysiwyg = "true";
defparam \RegisterBank[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = ( \RegisterBank[14][6]~q  & ( \RegisterBank[13][6]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[12][6]~q )) # (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # 
// ((\RegisterBank[15][6]~q )))) ) ) ) # ( !\RegisterBank[14][6]~q  & ( \RegisterBank[13][6]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[12][6]~q )) # (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & (\readRegister[0]~input_o  & 
// (\RegisterBank[15][6]~q ))) ) ) ) # ( \RegisterBank[14][6]~q  & ( !\RegisterBank[13][6]~q  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o  & ((\RegisterBank[12][6]~q )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # 
// ((\RegisterBank[15][6]~q )))) ) ) ) # ( !\RegisterBank[14][6]~q  & ( !\RegisterBank[13][6]~q  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o  & ((\RegisterBank[12][6]~q )))) # (\readRegister[1]~input_o  & (\readRegister[0]~input_o  & 
// (\RegisterBank[15][6]~q ))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[15][6]~q ),
	.datad(!\RegisterBank[12][6]~q ),
	.datae(!\RegisterBank[14][6]~q ),
	.dataf(!\RegisterBank[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3 .extended_lut = "off";
defparam \Mux25~3 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \RegisterBank[9][6]~feeder (
// Equation(s):
// \RegisterBank[9][6]~feeder_combout  = ( \writeValue[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][6]~feeder .extended_lut = "off";
defparam \RegisterBank[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N26
dffeas \RegisterBank[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][6] .is_wysiwyg = "true";
defparam \RegisterBank[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N7
dffeas \RegisterBank[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][6] .is_wysiwyg = "true";
defparam \RegisterBank[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N23
dffeas \RegisterBank[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][6] .is_wysiwyg = "true";
defparam \RegisterBank[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \RegisterBank[10][6]~feeder (
// Equation(s):
// \RegisterBank[10][6]~feeder_combout  = ( \writeValue[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][6]~feeder .extended_lut = "off";
defparam \RegisterBank[10][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N31
dffeas \RegisterBank[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][6] .is_wysiwyg = "true";
defparam \RegisterBank[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \RegisterBank[8][6]~q  & ( \RegisterBank[10][6]~q  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & (\RegisterBank[9][6]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[11][6]~q )))) ) ) ) # ( 
// !\RegisterBank[8][6]~q  & ( \RegisterBank[10][6]~q  & ( (!\readRegister[0]~input_o  & (\readRegister[1]~input_o )) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[9][6]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[11][6]~q ))))) ) ) ) # ( \RegisterBank[8][6]~q  & ( !\RegisterBank[10][6]~q  & ( (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o )) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[9][6]~q )) # 
// (\readRegister[1]~input_o  & ((\RegisterBank[11][6]~q ))))) ) ) ) # ( !\RegisterBank[8][6]~q  & ( !\RegisterBank[10][6]~q  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[9][6]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[11][6]~q ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[9][6]~q ),
	.datad(!\RegisterBank[11][6]~q ),
	.datae(!\RegisterBank[8][6]~q ),
	.dataf(!\RegisterBank[10][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \RegisterBank[6][6]~feeder (
// Equation(s):
// \RegisterBank[6][6]~feeder_combout  = ( \writeValue[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][6]~feeder .extended_lut = "off";
defparam \RegisterBank[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N7
dffeas \RegisterBank[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][6] .is_wysiwyg = "true";
defparam \RegisterBank[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \RegisterBank[7][6]~feeder (
// Equation(s):
// \RegisterBank[7][6]~feeder_combout  = ( \writeValue[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][6]~feeder .extended_lut = "off";
defparam \RegisterBank[7][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N13
dffeas \RegisterBank[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][6] .is_wysiwyg = "true";
defparam \RegisterBank[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \RegisterBank[4][6]~feeder (
// Equation(s):
// \RegisterBank[4][6]~feeder_combout  = ( \writeValue[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][6]~feeder .extended_lut = "off";
defparam \RegisterBank[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N58
dffeas \RegisterBank[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][6] .is_wysiwyg = "true";
defparam \RegisterBank[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N53
dffeas \RegisterBank[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][6] .is_wysiwyg = "true";
defparam \RegisterBank[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \RegisterBank[4][6]~q  & ( \RegisterBank[5][6]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\RegisterBank[6][6]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[7][6]~q )))) ) ) ) # ( 
// !\RegisterBank[4][6]~q  & ( \RegisterBank[5][6]~q  & ( (!\readRegister[1]~input_o  & (\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[6][6]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[7][6]~q ))))) ) ) ) # ( \RegisterBank[4][6]~q  & ( !\RegisterBank[5][6]~q  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[6][6]~q )) # 
// (\readRegister[0]~input_o  & ((\RegisterBank[7][6]~q ))))) ) ) ) # ( !\RegisterBank[4][6]~q  & ( !\RegisterBank[5][6]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[6][6]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[7][6]~q ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[6][6]~q ),
	.datad(!\RegisterBank[7][6]~q ),
	.datae(!\RegisterBank[4][6]~q ),
	.dataf(!\RegisterBank[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \RegisterBank[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][6] .is_wysiwyg = "true";
defparam \RegisterBank[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N41
dffeas \RegisterBank[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][6] .is_wysiwyg = "true";
defparam \RegisterBank[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \RegisterBank[3][6]~feeder (
// Equation(s):
// \RegisterBank[3][6]~feeder_combout  = ( \writeValue[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][6]~feeder .extended_lut = "off";
defparam \RegisterBank[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \RegisterBank[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][6] .is_wysiwyg = "true";
defparam \RegisterBank[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \RegisterBank[0][6]~feeder (
// Equation(s):
// \RegisterBank[0][6]~feeder_combout  = ( \writeValue[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][6]~feeder .extended_lut = "off";
defparam \RegisterBank[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N49
dffeas \RegisterBank[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][6] .is_wysiwyg = "true";
defparam \RegisterBank[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \RegisterBank[3][6]~q  & ( \RegisterBank[0][6]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[2][6]~q )))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # (\RegisterBank[1][6]~q 
// ))) ) ) ) # ( !\RegisterBank[3][6]~q  & ( \RegisterBank[0][6]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[2][6]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[1][6]~q  & (!\readRegister[1]~input_o ))) ) ) ) # 
// ( \RegisterBank[3][6]~q  & ( !\RegisterBank[0][6]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o  & \RegisterBank[2][6]~q )))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # (\RegisterBank[1][6]~q ))) ) ) ) # ( 
// !\RegisterBank[3][6]~q  & ( !\RegisterBank[0][6]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o  & \RegisterBank[2][6]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[1][6]~q  & (!\readRegister[1]~input_o ))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[1][6]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[2][6]~q ),
	.datae(!\RegisterBank[3][6]~q ),
	.dataf(!\RegisterBank[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \Mux25~1_combout  & ( \Mux25~0_combout  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\Mux25~2_combout ))) # (\readRegister[2]~input_o  & (\Mux25~3_combout ))) ) ) ) # ( !\Mux25~1_combout  & ( \Mux25~0_combout  
// & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\Mux25~2_combout )))) # (\readRegister[2]~input_o  & (\Mux25~3_combout  & (\readRegister[3]~input_o ))) ) ) ) # ( \Mux25~1_combout  & ( !\Mux25~0_combout  & ( (!\readRegister[2]~input_o  
// & (((\readRegister[3]~input_o  & \Mux25~2_combout )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # (\Mux25~3_combout ))) ) ) ) # ( !\Mux25~1_combout  & ( !\Mux25~0_combout  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  
// & ((\Mux25~2_combout ))) # (\readRegister[2]~input_o  & (\Mux25~3_combout )))) ) ) )

	.dataa(!\Mux25~3_combout ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\Mux25~2_combout ),
	.datae(!\Mux25~1_combout ),
	.dataf(!\Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N43
dffeas \readValue[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[6]~reg0 .is_wysiwyg = "true";
defparam \readValue[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \RegisterBank[2][7]~feeder (
// Equation(s):
// \RegisterBank[2][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][7]~feeder .extended_lut = "off";
defparam \RegisterBank[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N1
dffeas \RegisterBank[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][7] .is_wysiwyg = "true";
defparam \RegisterBank[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N10
dffeas \RegisterBank[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][7] .is_wysiwyg = "true";
defparam \RegisterBank[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N14
dffeas \RegisterBank[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][7] .is_wysiwyg = "true";
defparam \RegisterBank[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N41
dffeas \RegisterBank[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][7] .is_wysiwyg = "true";
defparam \RegisterBank[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \RegisterBank[14][7]~q  & ( \RegisterBank[10][7]~q  & ( ((!\readRegister[2]~input_o  & (\RegisterBank[2][7]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[6][7]~q )))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[14][7]~q  & ( \RegisterBank[10][7]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[2][7]~q ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o  & \RegisterBank[6][7]~q )))) ) ) ) # ( 
// \RegisterBank[14][7]~q  & ( !\RegisterBank[10][7]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[2][7]~q  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((\RegisterBank[6][7]~q ) # (\readRegister[3]~input_o )))) ) ) ) # ( 
// !\RegisterBank[14][7]~q  & ( !\RegisterBank[10][7]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[2][7]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[6][7]~q ))))) ) ) )

	.dataa(!\RegisterBank[2][7]~q ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[6][7]~q ),
	.datae(!\RegisterBank[14][7]~q ),
	.dataf(!\RegisterBank[10][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \RegisterBank[3][7]~feeder (
// Equation(s):
// \RegisterBank[3][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][7]~feeder .extended_lut = "off";
defparam \RegisterBank[3][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N8
dffeas \RegisterBank[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][7] .is_wysiwyg = "true";
defparam \RegisterBank[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N32
dffeas \RegisterBank[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][7] .is_wysiwyg = "true";
defparam \RegisterBank[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N18
cyclonev_lcell_comb \RegisterBank[7][7]~feeder (
// Equation(s):
// \RegisterBank[7][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][7]~feeder .extended_lut = "off";
defparam \RegisterBank[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N20
dffeas \RegisterBank[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][7] .is_wysiwyg = "true";
defparam \RegisterBank[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \RegisterBank[11][7]~q  & ( \RegisterBank[7][7]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[3][7]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # ((\RegisterBank[15][7]~q 
// )))) ) ) ) # ( !\RegisterBank[11][7]~q  & ( \RegisterBank[7][7]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\RegisterBank[3][7]~q ))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # ((\RegisterBank[15][7]~q )))) ) ) 
// ) # ( \RegisterBank[11][7]~q  & ( !\RegisterBank[7][7]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[3][7]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & ((\RegisterBank[15][7]~q )))) ) ) ) # ( 
// !\RegisterBank[11][7]~q  & ( !\RegisterBank[7][7]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\RegisterBank[3][7]~q ))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & ((\RegisterBank[15][7]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[3][7]~q ),
	.datad(!\RegisterBank[15][7]~q ),
	.datae(!\RegisterBank[11][7]~q ),
	.dataf(!\RegisterBank[7][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \RegisterBank[8][7]~feeder (
// Equation(s):
// \RegisterBank[8][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][7]~feeder .extended_lut = "off";
defparam \RegisterBank[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N13
dffeas \RegisterBank[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][7] .is_wysiwyg = "true";
defparam \RegisterBank[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \RegisterBank[0][7]~feeder (
// Equation(s):
// \RegisterBank[0][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][7]~feeder .extended_lut = "off";
defparam \RegisterBank[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N13
dffeas \RegisterBank[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][7] .is_wysiwyg = "true";
defparam \RegisterBank[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N48
cyclonev_lcell_comb \RegisterBank[4][7]~feeder (
// Equation(s):
// \RegisterBank[4][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][7]~feeder .extended_lut = "off";
defparam \RegisterBank[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N49
dffeas \RegisterBank[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][7] .is_wysiwyg = "true";
defparam \RegisterBank[4][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \RegisterBank[12][7]~feeder (
// Equation(s):
// \RegisterBank[12][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][7]~feeder .extended_lut = "off";
defparam \RegisterBank[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N13
dffeas \RegisterBank[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][7] .is_wysiwyg = "true";
defparam \RegisterBank[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \RegisterBank[4][7]~q  & ( \RegisterBank[12][7]~q  & ( ((!\readRegister[3]~input_o  & ((\RegisterBank[0][7]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[8][7]~q ))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[4][7]~q  & ( \RegisterBank[12][7]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[0][7]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[8][7]~q )))) # (\readRegister[2]~input_o  & 
// (((\readRegister[3]~input_o )))) ) ) ) # ( \RegisterBank[4][7]~q  & ( !\RegisterBank[12][7]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[0][7]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[8][7]~q )))) # 
// (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )))) ) ) ) # ( !\RegisterBank[4][7]~q  & ( !\RegisterBank[12][7]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[0][7]~q ))) # (\readRegister[3]~input_o  & 
// (\RegisterBank[8][7]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[8][7]~q ),
	.datac(!\RegisterBank[0][7]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[4][7]~q ),
	.dataf(!\RegisterBank[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N37
dffeas \RegisterBank[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][7] .is_wysiwyg = "true";
defparam \RegisterBank[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \RegisterBank[5][7]~feeder (
// Equation(s):
// \RegisterBank[5][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[5][7]~feeder .extended_lut = "off";
defparam \RegisterBank[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N32
dffeas \RegisterBank[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(gnd),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][7] .is_wysiwyg = "true";
defparam \RegisterBank[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N36
cyclonev_lcell_comb \RegisterBank[9][7]~feeder (
// Equation(s):
// \RegisterBank[9][7]~feeder_combout  = ( \writeValue[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][7]~feeder .extended_lut = "off";
defparam \RegisterBank[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N37
dffeas \RegisterBank[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][7] .is_wysiwyg = "true";
defparam \RegisterBank[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N43
dffeas \RegisterBank[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][7] .is_wysiwyg = "true";
defparam \RegisterBank[13][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \RegisterBank[9][7]~q  & ( \RegisterBank[13][7]~q  & ( ((!\readRegister[2]~input_o  & (\RegisterBank[1][7]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[5][7]~q )))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[9][7]~q  & ( \RegisterBank[13][7]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[1][7]~q  & ((!\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o ) # (\RegisterBank[5][7]~q )))) ) ) ) # ( 
// \RegisterBank[9][7]~q  & ( !\RegisterBank[13][7]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[1][7]~q ))) # (\readRegister[2]~input_o  & (((\RegisterBank[5][7]~q  & !\readRegister[3]~input_o )))) ) ) ) # ( 
// !\RegisterBank[9][7]~q  & ( !\RegisterBank[13][7]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[1][7]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[5][7]~q ))))) ) ) )

	.dataa(!\RegisterBank[1][7]~q ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[5][7]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[9][7]~q ),
	.dataf(!\RegisterBank[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h470047CC473347FF;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \Mux24~0_combout  & ( \Mux24~1_combout  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\Mux24~2_combout )) # (\readRegister[0]~input_o  & ((\Mux24~3_combout )))) ) ) ) # ( !\Mux24~0_combout  & ( \Mux24~1_combout  
// & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\Mux24~2_combout )) # (\readRegister[0]~input_o  & ((\Mux24~3_combout ))))) ) ) ) # ( \Mux24~0_combout  & ( !\Mux24~1_combout 
//  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\Mux24~2_combout )) # (\readRegister[0]~input_o  & ((\Mux24~3_combout ))))) ) ) ) # ( !\Mux24~0_combout  & ( 
// !\Mux24~1_combout  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\Mux24~2_combout )) # (\readRegister[0]~input_o  & ((\Mux24~3_combout ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\Mux24~2_combout ),
	.datac(!\Mux24~3_combout ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\Mux24~0_combout ),
	.dataf(!\Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N37
dffeas \readValue[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[7]~reg0 .is_wysiwyg = "true";
defparam \readValue[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \RegisterBank[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][8] .is_wysiwyg = "true";
defparam \RegisterBank[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \RegisterBank[12][8]~feeder (
// Equation(s):
// \RegisterBank[12][8]~feeder_combout  = ( \writeValue[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][8]~feeder .extended_lut = "off";
defparam \RegisterBank[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N34
dffeas \RegisterBank[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][8] .is_wysiwyg = "true";
defparam \RegisterBank[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N56
dffeas \RegisterBank[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][8] .is_wysiwyg = "true";
defparam \RegisterBank[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N57
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \RegisterBank[14][8]~q  & ( \RegisterBank[15][8]~q  & ( ((!\readRegister[0]~input_o  & ((\RegisterBank[12][8]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[13][8]~q ))) # (\readRegister[1]~input_o ) ) ) ) # ( 
// !\RegisterBank[14][8]~q  & ( \RegisterBank[15][8]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[12][8]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[13][8]~q )))) # (\readRegister[1]~input_o  & 
// (((\readRegister[0]~input_o )))) ) ) ) # ( \RegisterBank[14][8]~q  & ( !\RegisterBank[15][8]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[12][8]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[13][8]~q )))) # 
// (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )))) ) ) ) # ( !\RegisterBank[14][8]~q  & ( !\RegisterBank[15][8]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[12][8]~q ))) # (\readRegister[0]~input_o  & 
// (\RegisterBank[13][8]~q )))) ) ) )

	.dataa(!\RegisterBank[13][8]~q ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[12][8]~q ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\RegisterBank[14][8]~q ),
	.dataf(!\RegisterBank[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'h0C443F440C773F77;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N44
dffeas \RegisterBank[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][8] .is_wysiwyg = "true";
defparam \RegisterBank[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N2
dffeas \RegisterBank[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][8] .is_wysiwyg = "true";
defparam \RegisterBank[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \RegisterBank[10][8]~feeder (
// Equation(s):
// \RegisterBank[10][8]~feeder_combout  = ( \writeValue[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][8]~feeder .extended_lut = "off";
defparam \RegisterBank[10][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N49
dffeas \RegisterBank[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][8] .is_wysiwyg = "true";
defparam \RegisterBank[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N57
cyclonev_lcell_comb \RegisterBank[9][8]~feeder (
// Equation(s):
// \RegisterBank[9][8]~feeder_combout  = ( \writeValue[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][8]~feeder .extended_lut = "off";
defparam \RegisterBank[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N59
dffeas \RegisterBank[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][8] .is_wysiwyg = "true";
defparam \RegisterBank[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N45
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \RegisterBank[10][8]~q  & ( \RegisterBank[9][8]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[8][8]~q ) # (\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\RegisterBank[11][8]~q 
// ))) ) ) ) # ( !\RegisterBank[10][8]~q  & ( \RegisterBank[9][8]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o  & \RegisterBank[8][8]~q )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\RegisterBank[11][8]~q ))) ) ) 
// ) # ( \RegisterBank[10][8]~q  & ( !\RegisterBank[9][8]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[8][8]~q ) # (\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (\RegisterBank[11][8]~q  & (\readRegister[1]~input_o ))) ) ) ) # ( 
// !\RegisterBank[10][8]~q  & ( !\RegisterBank[9][8]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o  & \RegisterBank[8][8]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[11][8]~q  & (\readRegister[1]~input_o ))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[11][8]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[8][8]~q ),
	.datae(!\RegisterBank[10][8]~q ),
	.dataf(!\RegisterBank[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \RegisterBank[7][8]~feeder (
// Equation(s):
// \RegisterBank[7][8]~feeder_combout  = ( \writeValue[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][8]~feeder .extended_lut = "off";
defparam \RegisterBank[7][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N37
dffeas \RegisterBank[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][8] .is_wysiwyg = "true";
defparam \RegisterBank[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N56
dffeas \RegisterBank[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][8] .is_wysiwyg = "true";
defparam \RegisterBank[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \RegisterBank[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][8] .is_wysiwyg = "true";
defparam \RegisterBank[4][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \RegisterBank[6][8]~feeder (
// Equation(s):
// \RegisterBank[6][8]~feeder_combout  = ( \writeValue[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][8]~feeder .extended_lut = "off";
defparam \RegisterBank[6][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N20
dffeas \RegisterBank[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][8] .is_wysiwyg = "true";
defparam \RegisterBank[6][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N57
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \RegisterBank[4][8]~q  & ( \RegisterBank[6][8]~q  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & ((\RegisterBank[5][8]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[7][8]~q ))) ) ) ) # ( 
// !\RegisterBank[4][8]~q  & ( \RegisterBank[6][8]~q  & ( (!\readRegister[1]~input_o  & (\readRegister[0]~input_o  & ((\RegisterBank[5][8]~q )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # ((\RegisterBank[7][8]~q )))) ) ) ) # ( 
// \RegisterBank[4][8]~q  & ( !\RegisterBank[6][8]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # ((\RegisterBank[5][8]~q )))) # (\readRegister[1]~input_o  & (\readRegister[0]~input_o  & (\RegisterBank[7][8]~q ))) ) ) ) # ( 
// !\RegisterBank[4][8]~q  & ( !\RegisterBank[6][8]~q  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[5][8]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[7][8]~q )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[7][8]~q ),
	.datad(!\RegisterBank[5][8]~q ),
	.datae(!\RegisterBank[4][8]~q ),
	.dataf(!\RegisterBank[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N36
cyclonev_lcell_comb \RegisterBank[1][8]~feeder (
// Equation(s):
// \RegisterBank[1][8]~feeder_combout  = ( \writeValue[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][8]~feeder .extended_lut = "off";
defparam \RegisterBank[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N38
dffeas \RegisterBank[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][8] .is_wysiwyg = "true";
defparam \RegisterBank[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \RegisterBank[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][8] .is_wysiwyg = "true";
defparam \RegisterBank[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N55
dffeas \RegisterBank[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][8] .is_wysiwyg = "true";
defparam \RegisterBank[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \RegisterBank[3][8]~feeder (
// Equation(s):
// \RegisterBank[3][8]~feeder_combout  = ( \writeValue[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][8]~feeder .extended_lut = "off";
defparam \RegisterBank[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N52
dffeas \RegisterBank[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][8] .is_wysiwyg = "true";
defparam \RegisterBank[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N9
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \RegisterBank[0][8]~q  & ( \RegisterBank[3][8]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[2][8]~q )))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # (\RegisterBank[1][8]~q 
// ))) ) ) ) # ( !\RegisterBank[0][8]~q  & ( \RegisterBank[3][8]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o  & \RegisterBank[2][8]~q )))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # (\RegisterBank[1][8]~q ))) ) ) ) # 
// ( \RegisterBank[0][8]~q  & ( !\RegisterBank[3][8]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[2][8]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[1][8]~q  & (!\readRegister[1]~input_o ))) ) ) ) # ( 
// !\RegisterBank[0][8]~q  & ( !\RegisterBank[3][8]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o  & \RegisterBank[2][8]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[1][8]~q  & (!\readRegister[1]~input_o ))) ) ) )

	.dataa(!\RegisterBank[1][8]~q ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[2][8]~q ),
	.datae(!\RegisterBank[0][8]~q ),
	.dataf(!\RegisterBank[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = ( \Mux23~1_combout  & ( \Mux23~0_combout  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\Mux23~2_combout ))) # (\readRegister[2]~input_o  & (\Mux23~3_combout ))) ) ) ) # ( !\Mux23~1_combout  & ( \Mux23~0_combout  
// & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\Mux23~2_combout ))) # (\readRegister[2]~input_o  & (\Mux23~3_combout )))) ) ) ) # ( \Mux23~1_combout  & ( 
// !\Mux23~0_combout  & ( (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\Mux23~2_combout ))) # (\readRegister[2]~input_o  & (\Mux23~3_combout )))) ) ) ) # ( !\Mux23~1_combout  & 
// ( !\Mux23~0_combout  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\Mux23~2_combout ))) # (\readRegister[2]~input_o  & (\Mux23~3_combout )))) ) ) )

	.dataa(!\Mux23~3_combout ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\Mux23~2_combout ),
	.datad(!\readRegister[2]~input_o ),
	.datae(!\Mux23~1_combout ),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~4 .extended_lut = "off";
defparam \Mux23~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N31
dffeas \readValue[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[8]~reg0 .is_wysiwyg = "true";
defparam \readValue[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb \RegisterBank[7][9]~feeder (
// Equation(s):
// \RegisterBank[7][9]~feeder_combout  = ( \writeValue[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][9]~feeder .extended_lut = "off";
defparam \RegisterBank[7][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N29
dffeas \RegisterBank[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][9] .is_wysiwyg = "true";
defparam \RegisterBank[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \RegisterBank[3][9]~feeder (
// Equation(s):
// \RegisterBank[3][9]~feeder_combout  = ( \writeValue[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][9]~feeder .extended_lut = "off";
defparam \RegisterBank[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N8
dffeas \RegisterBank[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][9] .is_wysiwyg = "true";
defparam \RegisterBank[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N11
dffeas \RegisterBank[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][9] .is_wysiwyg = "true";
defparam \RegisterBank[11][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \RegisterBank[3][9]~q  & ( \RegisterBank[11][9]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & (\RegisterBank[7][9]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][9]~q )))) ) ) ) # ( 
// !\RegisterBank[3][9]~q  & ( \RegisterBank[11][9]~q  & ( (!\readRegister[3]~input_o  & (\RegisterBank[7][9]~q  & (\readRegister[2]~input_o ))) # (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o ) # (\RegisterBank[15][9]~q )))) ) ) ) # ( 
// \RegisterBank[3][9]~q  & ( !\RegisterBank[11][9]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )) # (\RegisterBank[7][9]~q ))) # (\readRegister[3]~input_o  & (((\readRegister[2]~input_o  & \RegisterBank[15][9]~q )))) ) ) ) # ( 
// !\RegisterBank[3][9]~q  & ( !\RegisterBank[11][9]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][9]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][9]~q ))))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[7][9]~q ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[15][9]~q ),
	.datae(!\RegisterBank[3][9]~q ),
	.dataf(!\RegisterBank[11][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N9
cyclonev_lcell_comb \RegisterBank[9][9]~feeder (
// Equation(s):
// \RegisterBank[9][9]~feeder_combout  = ( \writeValue[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][9]~feeder .extended_lut = "off";
defparam \RegisterBank[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N10
dffeas \RegisterBank[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][9] .is_wysiwyg = "true";
defparam \RegisterBank[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N46
dffeas \RegisterBank[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][9] .is_wysiwyg = "true";
defparam \RegisterBank[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N53
dffeas \RegisterBank[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][9] .is_wysiwyg = "true";
defparam \RegisterBank[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N26
dffeas \RegisterBank[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][9] .is_wysiwyg = "true";
defparam \RegisterBank[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N27
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \RegisterBank[13][9]~q  & ( \RegisterBank[5][9]~q  & ( ((!\readRegister[3]~input_o  & ((\RegisterBank[1][9]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[9][9]~q ))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[13][9]~q  & ( \RegisterBank[5][9]~q  & ( (!\readRegister[3]~input_o  & (((\RegisterBank[1][9]~q ) # (\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & (\RegisterBank[9][9]~q  & (!\readRegister[2]~input_o ))) ) ) ) # ( 
// \RegisterBank[13][9]~q  & ( !\RegisterBank[5][9]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o  & \RegisterBank[1][9]~q )))) # (\readRegister[3]~input_o  & (((\readRegister[2]~input_o )) # (\RegisterBank[9][9]~q ))) ) ) ) # ( 
// !\RegisterBank[13][9]~q  & ( !\RegisterBank[5][9]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[1][9]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[9][9]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[9][9]~q ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[1][9]~q ),
	.datae(!\RegisterBank[13][9]~q ),
	.dataf(!\RegisterBank[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \RegisterBank[0][9]~feeder (
// Equation(s):
// \RegisterBank[0][9]~feeder_combout  = ( \writeValue[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][9]~feeder .extended_lut = "off";
defparam \RegisterBank[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N2
dffeas \RegisterBank[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][9] .is_wysiwyg = "true";
defparam \RegisterBank[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N8
dffeas \RegisterBank[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][9] .is_wysiwyg = "true";
defparam \RegisterBank[8][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \RegisterBank[12][9]~feeder (
// Equation(s):
// \RegisterBank[12][9]~feeder_combout  = ( \writeValue[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][9]~feeder .extended_lut = "off";
defparam \RegisterBank[12][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N25
dffeas \RegisterBank[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][9] .is_wysiwyg = "true";
defparam \RegisterBank[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N50
dffeas \RegisterBank[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][9] .is_wysiwyg = "true";
defparam \RegisterBank[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N3
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \RegisterBank[12][9]~q  & ( \RegisterBank[4][9]~q  & ( ((!\readRegister[3]~input_o  & (\RegisterBank[0][9]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[8][9]~q )))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[12][9]~q  & ( \RegisterBank[4][9]~q  & ( (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o )) # (\RegisterBank[0][9]~q ))) # (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o  & \RegisterBank[8][9]~q )))) ) ) ) # ( 
// \RegisterBank[12][9]~q  & ( !\RegisterBank[4][9]~q  & ( (!\readRegister[3]~input_o  & (\RegisterBank[0][9]~q  & (!\readRegister[2]~input_o ))) # (\readRegister[3]~input_o  & (((\RegisterBank[8][9]~q ) # (\readRegister[2]~input_o )))) ) ) ) # ( 
// !\RegisterBank[12][9]~q  & ( !\RegisterBank[4][9]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[0][9]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[8][9]~q ))))) ) ) )

	.dataa(!\RegisterBank[0][9]~q ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[8][9]~q ),
	.datae(!\RegisterBank[12][9]~q ),
	.dataf(!\RegisterBank[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N15
cyclonev_lcell_comb \RegisterBank[2][9]~feeder (
// Equation(s):
// \RegisterBank[2][9]~feeder_combout  = ( \writeValue[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][9]~feeder .extended_lut = "off";
defparam \RegisterBank[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N16
dffeas \RegisterBank[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][9] .is_wysiwyg = "true";
defparam \RegisterBank[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N2
dffeas \RegisterBank[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][9] .is_wysiwyg = "true";
defparam \RegisterBank[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N18
cyclonev_lcell_comb \RegisterBank[6][9]~feeder (
// Equation(s):
// \RegisterBank[6][9]~feeder_combout  = ( \writeValue[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][9]~feeder .extended_lut = "off";
defparam \RegisterBank[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N19
dffeas \RegisterBank[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][9] .is_wysiwyg = "true";
defparam \RegisterBank[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \RegisterBank[10][9]~feeder (
// Equation(s):
// \RegisterBank[10][9]~feeder_combout  = ( \writeValue[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][9]~feeder .extended_lut = "off";
defparam \RegisterBank[10][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N43
dffeas \RegisterBank[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][9] .is_wysiwyg = "true";
defparam \RegisterBank[10][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N3
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \RegisterBank[6][9]~q  & ( \RegisterBank[10][9]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[2][9]~q ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\RegisterBank[14][9]~q 
// )))) ) ) ) # ( !\RegisterBank[6][9]~q  & ( \RegisterBank[10][9]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[2][9]~q ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & \RegisterBank[14][9]~q )))) ) ) 
// ) # ( \RegisterBank[6][9]~q  & ( !\RegisterBank[10][9]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[2][9]~q  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\RegisterBank[14][9]~q )))) ) ) ) # ( 
// !\RegisterBank[6][9]~q  & ( !\RegisterBank[10][9]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[2][9]~q  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & \RegisterBank[14][9]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[2][9]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[14][9]~q ),
	.datae(!\RegisterBank[6][9]~q ),
	.dataf(!\RegisterBank[10][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ( \Mux22~0_combout  & ( \Mux22~2_combout  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & ((\Mux22~1_combout ))) # (\readRegister[1]~input_o  & (\Mux22~3_combout ))) ) ) ) # ( !\Mux22~0_combout  & ( \Mux22~2_combout  
// & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\Mux22~1_combout ))) # (\readRegister[1]~input_o  & (\Mux22~3_combout )))) ) ) ) # ( \Mux22~0_combout  & ( !\Mux22~2_combout 
//  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\Mux22~1_combout ))) # (\readRegister[1]~input_o  & (\Mux22~3_combout )))) ) ) ) # ( !\Mux22~0_combout  & ( 
// !\Mux22~2_combout  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\Mux22~1_combout ))) # (\readRegister[1]~input_o  & (\Mux22~3_combout )))) ) ) )

	.dataa(!\Mux22~3_combout ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\Mux22~1_combout ),
	.datad(!\readRegister[1]~input_o ),
	.datae(!\Mux22~0_combout ),
	.dataf(!\Mux22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~4 .extended_lut = "off";
defparam \Mux22~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N13
dffeas \readValue[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[9]~reg0 .is_wysiwyg = "true";
defparam \readValue[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N2
dffeas \RegisterBank[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][10] .is_wysiwyg = "true";
defparam \RegisterBank[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N33
cyclonev_lcell_comb \RegisterBank[8][10]~feeder (
// Equation(s):
// \RegisterBank[8][10]~feeder_combout  = ( \writeValue[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][10]~feeder .extended_lut = "off";
defparam \RegisterBank[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N34
dffeas \RegisterBank[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][10] .is_wysiwyg = "true";
defparam \RegisterBank[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N49
dffeas \RegisterBank[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][10] .is_wysiwyg = "true";
defparam \RegisterBank[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \RegisterBank[10][10]~feeder (
// Equation(s):
// \RegisterBank[10][10]~feeder_combout  = ( \writeValue[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][10]~feeder .extended_lut = "off";
defparam \RegisterBank[10][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N1
dffeas \RegisterBank[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][10] .is_wysiwyg = "true";
defparam \RegisterBank[10][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \RegisterBank[9][10]~q  & ( \RegisterBank[10][10]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\RegisterBank[8][10]~q )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # 
// (\RegisterBank[11][10]~q ))) ) ) ) # ( !\RegisterBank[9][10]~q  & ( \RegisterBank[10][10]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[8][10]~q  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # 
// (\RegisterBank[11][10]~q ))) ) ) ) # ( \RegisterBank[9][10]~q  & ( !\RegisterBank[10][10]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\RegisterBank[8][10]~q )))) # (\readRegister[1]~input_o  & (\RegisterBank[11][10]~q  & 
// ((\readRegister[0]~input_o )))) ) ) ) # ( !\RegisterBank[9][10]~q  & ( !\RegisterBank[10][10]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[8][10]~q  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\RegisterBank[11][10]~q  & 
// ((\readRegister[0]~input_o )))) ) ) )

	.dataa(!\RegisterBank[11][10]~q ),
	.datab(!\RegisterBank[8][10]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\RegisterBank[9][10]~q ),
	.dataf(!\RegisterBank[10][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N46
dffeas \RegisterBank[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][10] .is_wysiwyg = "true";
defparam \RegisterBank[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y1_N40
dffeas \RegisterBank[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][10] .is_wysiwyg = "true";
defparam \RegisterBank[6][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N36
cyclonev_lcell_comb \RegisterBank[7][10]~feeder (
// Equation(s):
// \RegisterBank[7][10]~feeder_combout  = ( \writeValue[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][10]~feeder .extended_lut = "off";
defparam \RegisterBank[7][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N37
dffeas \RegisterBank[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][10] .is_wysiwyg = "true";
defparam \RegisterBank[7][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \RegisterBank[5][10]~feeder (
// Equation(s):
// \RegisterBank[5][10]~feeder_combout  = ( \writeValue[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[5][10]~feeder .extended_lut = "off";
defparam \RegisterBank[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N37
dffeas \RegisterBank[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(gnd),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][10] .is_wysiwyg = "true";
defparam \RegisterBank[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \RegisterBank[7][10]~q  & ( \RegisterBank[5][10]~q  & ( ((!\readRegister[1]~input_o  & (\RegisterBank[4][10]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[6][10]~q )))) # (\readRegister[0]~input_o ) ) ) ) # ( 
// !\RegisterBank[7][10]~q  & ( \RegisterBank[5][10]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o )) # (\RegisterBank[4][10]~q ))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[6][10]~q )))) ) ) ) # ( 
// \RegisterBank[7][10]~q  & ( !\RegisterBank[5][10]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[4][10]~q  & (!\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & (((\RegisterBank[6][10]~q ) # (\readRegister[0]~input_o )))) ) ) ) # ( 
// !\RegisterBank[7][10]~q  & ( !\RegisterBank[5][10]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[4][10]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[6][10]~q ))))) ) ) )

	.dataa(!\RegisterBank[4][10]~q ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[6][10]~q ),
	.datae(!\RegisterBank[7][10]~q ),
	.dataf(!\RegisterBank[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \RegisterBank[14][10]~feeder (
// Equation(s):
// \RegisterBank[14][10]~feeder_combout  = ( \writeValue[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[14][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[14][10]~feeder .extended_lut = "off";
defparam \RegisterBank[14][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[14][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N50
dffeas \RegisterBank[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(gnd),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][10] .is_wysiwyg = "true";
defparam \RegisterBank[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N10
dffeas \RegisterBank[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(vcc),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][10] .is_wysiwyg = "true";
defparam \RegisterBank[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N52
dffeas \RegisterBank[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][10] .is_wysiwyg = "true";
defparam \RegisterBank[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N21
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( \RegisterBank[12][10]~q  & ( \RegisterBank[13][10]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & ((\RegisterBank[14][10]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[15][10]~q ))) ) ) ) # ( 
// !\RegisterBank[12][10]~q  & ( \RegisterBank[13][10]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o  & \RegisterBank[14][10]~q )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\RegisterBank[15][10]~q ))) ) ) ) # ( 
// \RegisterBank[12][10]~q  & ( !\RegisterBank[13][10]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[14][10]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[15][10]~q  & (\readRegister[1]~input_o ))) ) ) ) # ( 
// !\RegisterBank[12][10]~q  & ( !\RegisterBank[13][10]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[14][10]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[15][10]~q )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[15][10]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[14][10]~q ),
	.datae(!\RegisterBank[12][10]~q ),
	.dataf(!\RegisterBank[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N20
dffeas \RegisterBank[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][10] .is_wysiwyg = "true";
defparam \RegisterBank[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N20
dffeas \RegisterBank[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][10] .is_wysiwyg = "true";
defparam \RegisterBank[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N58
dffeas \RegisterBank[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(vcc),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][10] .is_wysiwyg = "true";
defparam \RegisterBank[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \RegisterBank[0][10]~feeder (
// Equation(s):
// \RegisterBank[0][10]~feeder_combout  = ( \writeValue[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][10]~feeder .extended_lut = "off";
defparam \RegisterBank[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N2
dffeas \RegisterBank[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][10] .is_wysiwyg = "true";
defparam \RegisterBank[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \RegisterBank[3][10]~q  & ( \RegisterBank[0][10]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[1][10]~q ))) # (\readRegister[1]~input_o  & (((\RegisterBank[2][10]~q ) # 
// (\readRegister[0]~input_o )))) ) ) ) # ( !\RegisterBank[3][10]~q  & ( \RegisterBank[0][10]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[1][10]~q ))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & 
// \RegisterBank[2][10]~q )))) ) ) ) # ( \RegisterBank[3][10]~q  & ( !\RegisterBank[0][10]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[1][10]~q  & (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & (((\RegisterBank[2][10]~q ) # 
// (\readRegister[0]~input_o )))) ) ) ) # ( !\RegisterBank[3][10]~q  & ( !\RegisterBank[0][10]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[1][10]~q  & (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & 
// \RegisterBank[2][10]~q )))) ) ) )

	.dataa(!\RegisterBank[1][10]~q ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[2][10]~q ),
	.datae(!\RegisterBank[3][10]~q ),
	.dataf(!\RegisterBank[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ( \Mux21~3_combout  & ( \Mux21~0_combout  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o ) # (\Mux21~1_combout )))) # (\readRegister[3]~input_o  & (((\readRegister[2]~input_o )) # (\Mux21~2_combout ))) ) ) ) # ( 
// !\Mux21~3_combout  & ( \Mux21~0_combout  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o ) # (\Mux21~1_combout )))) # (\readRegister[3]~input_o  & (\Mux21~2_combout  & (!\readRegister[2]~input_o ))) ) ) ) # ( \Mux21~3_combout  & ( 
// !\Mux21~0_combout  & ( (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o  & \Mux21~1_combout )))) # (\readRegister[3]~input_o  & (((\readRegister[2]~input_o )) # (\Mux21~2_combout ))) ) ) ) # ( !\Mux21~3_combout  & ( !\Mux21~0_combout  & ( 
// (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o  & \Mux21~1_combout )))) # (\readRegister[3]~input_o  & (\Mux21~2_combout  & (!\readRegister[2]~input_o ))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\Mux21~2_combout ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\Mux21~1_combout ),
	.datae(!\Mux21~3_combout ),
	.dataf(!\Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~4 .extended_lut = "off";
defparam \Mux21~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N26
dffeas \readValue[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[10]~reg0 .is_wysiwyg = "true";
defparam \readValue[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N30
cyclonev_lcell_comb \RegisterBank[7][11]~feeder (
// Equation(s):
// \RegisterBank[7][11]~feeder_combout  = ( \writeValue[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][11]~feeder .extended_lut = "off";
defparam \RegisterBank[7][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N31
dffeas \RegisterBank[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][11] .is_wysiwyg = "true";
defparam \RegisterBank[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \RegisterBank[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][11] .is_wysiwyg = "true";
defparam \RegisterBank[11][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \RegisterBank[3][11]~feeder (
// Equation(s):
// \RegisterBank[3][11]~feeder_combout  = ( \writeValue[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][11]~feeder .extended_lut = "off";
defparam \RegisterBank[3][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N37
dffeas \RegisterBank[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][11] .is_wysiwyg = "true";
defparam \RegisterBank[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ( \RegisterBank[11][11]~q  & ( \RegisterBank[3][11]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & (\RegisterBank[7][11]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][11]~q )))) ) ) ) # ( 
// !\RegisterBank[11][11]~q  & ( \RegisterBank[3][11]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )) # (\RegisterBank[7][11]~q ))) # (\readRegister[3]~input_o  & (((\RegisterBank[15][11]~q  & \readRegister[2]~input_o )))) ) ) ) # ( 
// \RegisterBank[11][11]~q  & ( !\RegisterBank[3][11]~q  & ( (!\readRegister[3]~input_o  & (\RegisterBank[7][11]~q  & ((\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o ) # (\RegisterBank[15][11]~q )))) ) ) ) # ( 
// !\RegisterBank[11][11]~q  & ( !\RegisterBank[3][11]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][11]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][11]~q ))))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[7][11]~q ),
	.datac(!\RegisterBank[15][11]~q ),
	.datad(!\readRegister[2]~input_o ),
	.datae(!\RegisterBank[11][11]~q ),
	.dataf(!\RegisterBank[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~3 .extended_lut = "off";
defparam \Mux20~3 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N34
dffeas \RegisterBank[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][11] .is_wysiwyg = "true";
defparam \RegisterBank[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \RegisterBank[9][11]~feeder (
// Equation(s):
// \RegisterBank[9][11]~feeder_combout  = ( \writeValue[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][11]~feeder .extended_lut = "off";
defparam \RegisterBank[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \RegisterBank[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][11] .is_wysiwyg = "true";
defparam \RegisterBank[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \RegisterBank[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][11] .is_wysiwyg = "true";
defparam \RegisterBank[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N35
dffeas \RegisterBank[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][11] .is_wysiwyg = "true";
defparam \RegisterBank[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( \readRegister[2]~input_o  & ( \RegisterBank[5][11]~q  & ( (!\readRegister[3]~input_o ) # (\RegisterBank[13][11]~q ) ) ) ) # ( !\readRegister[2]~input_o  & ( \RegisterBank[5][11]~q  & ( (!\readRegister[3]~input_o  & 
// (\RegisterBank[1][11]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[9][11]~q ))) ) ) ) # ( \readRegister[2]~input_o  & ( !\RegisterBank[5][11]~q  & ( (\readRegister[3]~input_o  & \RegisterBank[13][11]~q ) ) ) ) # ( !\readRegister[2]~input_o  & ( 
// !\RegisterBank[5][11]~q  & ( (!\readRegister[3]~input_o  & (\RegisterBank[1][11]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[9][11]~q ))) ) ) )

	.dataa(!\RegisterBank[1][11]~q ),
	.datab(!\RegisterBank[9][11]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[13][11]~q ),
	.datae(!\readRegister[2]~input_o ),
	.dataf(!\RegisterBank[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h5353000F5353F0FF;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N49
dffeas \RegisterBank[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][11] .is_wysiwyg = "true";
defparam \RegisterBank[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \RegisterBank[0][11]~feeder (
// Equation(s):
// \RegisterBank[0][11]~feeder_combout  = ( \writeValue[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][11]~feeder .extended_lut = "off";
defparam \RegisterBank[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N10
dffeas \RegisterBank[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][11] .is_wysiwyg = "true";
defparam \RegisterBank[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \RegisterBank[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(vcc),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][11] .is_wysiwyg = "true";
defparam \RegisterBank[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \RegisterBank[8][11]~feeder (
// Equation(s):
// \RegisterBank[8][11]~feeder_combout  = ( \writeValue[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][11]~feeder .extended_lut = "off";
defparam \RegisterBank[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N26
dffeas \RegisterBank[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][11] .is_wysiwyg = "true";
defparam \RegisterBank[8][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \RegisterBank[12][11]~q  & ( \RegisterBank[8][11]~q  & ( ((!\readRegister[2]~input_o  & ((\RegisterBank[0][11]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[4][11]~q ))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[12][11]~q  & ( \RegisterBank[8][11]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o ) # (\RegisterBank[0][11]~q )))) # (\readRegister[2]~input_o  & (\RegisterBank[4][11]~q  & ((!\readRegister[3]~input_o )))) ) ) ) # ( 
// \RegisterBank[12][11]~q  & ( !\RegisterBank[8][11]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[0][11]~q  & !\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[4][11]~q ))) ) ) ) # ( 
// !\RegisterBank[12][11]~q  & ( !\RegisterBank[8][11]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[0][11]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[4][11]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[4][11]~q ),
	.datac(!\RegisterBank[0][11]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[12][11]~q ),
	.dataf(!\RegisterBank[8][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N22
dffeas \RegisterBank[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][11] .is_wysiwyg = "true";
defparam \RegisterBank[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \RegisterBank[10][11]~feeder (
// Equation(s):
// \RegisterBank[10][11]~feeder_combout  = ( \writeValue[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][11]~feeder .extended_lut = "off";
defparam \RegisterBank[10][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N20
dffeas \RegisterBank[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][11] .is_wysiwyg = "true";
defparam \RegisterBank[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \RegisterBank[2][11]~feeder (
// Equation(s):
// \RegisterBank[2][11]~feeder_combout  = ( \writeValue[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][11]~feeder .extended_lut = "off";
defparam \RegisterBank[2][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N46
dffeas \RegisterBank[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][11] .is_wysiwyg = "true";
defparam \RegisterBank[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \RegisterBank[6][11]~feeder (
// Equation(s):
// \RegisterBank[6][11]~feeder_combout  = ( \writeValue[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][11]~feeder .extended_lut = "off";
defparam \RegisterBank[6][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N14
dffeas \RegisterBank[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][11] .is_wysiwyg = "true";
defparam \RegisterBank[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \RegisterBank[2][11]~q  & ( \RegisterBank[6][11]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\RegisterBank[10][11]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[14][11]~q ))) ) ) ) # ( 
// !\RegisterBank[2][11]~q  & ( \RegisterBank[6][11]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & \RegisterBank[10][11]~q )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # (\RegisterBank[14][11]~q ))) ) ) ) # ( 
// \RegisterBank[2][11]~q  & ( !\RegisterBank[6][11]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\RegisterBank[10][11]~q )))) # (\readRegister[2]~input_o  & (\RegisterBank[14][11]~q  & (\readRegister[3]~input_o ))) ) ) ) # ( 
// !\RegisterBank[2][11]~q  & ( !\RegisterBank[6][11]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[10][11]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[14][11]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[14][11]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[10][11]~q ),
	.datae(!\RegisterBank[2][11]~q ),
	.dataf(!\RegisterBank[6][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ( \Mux20~0_combout  & ( \Mux20~2_combout  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & ((\Mux20~1_combout ))) # (\readRegister[1]~input_o  & (\Mux20~3_combout ))) ) ) ) # ( !\Mux20~0_combout  & ( \Mux20~2_combout  
// & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\Mux20~1_combout ))) # (\readRegister[1]~input_o  & (\Mux20~3_combout )))) ) ) ) # ( \Mux20~0_combout  & ( !\Mux20~2_combout 
//  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\Mux20~1_combout ))) # (\readRegister[1]~input_o  & (\Mux20~3_combout )))) ) ) ) # ( !\Mux20~0_combout  & ( 
// !\Mux20~2_combout  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\Mux20~1_combout ))) # (\readRegister[1]~input_o  & (\Mux20~3_combout )))) ) ) )

	.dataa(!\Mux20~3_combout ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\Mux20~1_combout ),
	.datad(!\readRegister[1]~input_o ),
	.datae(!\Mux20~0_combout ),
	.dataf(!\Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~4 .extended_lut = "off";
defparam \Mux20~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \readValue[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[11]~reg0 .is_wysiwyg = "true";
defparam \readValue[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N32
dffeas \RegisterBank[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][12] .is_wysiwyg = "true";
defparam \RegisterBank[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \RegisterBank[0][12]~feeder (
// Equation(s):
// \RegisterBank[0][12]~feeder_combout  = ( \writeValue[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][12]~feeder .extended_lut = "off";
defparam \RegisterBank[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \RegisterBank[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][12] .is_wysiwyg = "true";
defparam \RegisterBank[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \RegisterBank[3][12]~feeder (
// Equation(s):
// \RegisterBank[3][12]~feeder_combout  = ( \writeValue[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][12]~feeder .extended_lut = "off";
defparam \RegisterBank[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N32
dffeas \RegisterBank[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][12] .is_wysiwyg = "true";
defparam \RegisterBank[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N27
cyclonev_lcell_comb \RegisterBank[2][12]~feeder (
// Equation(s):
// \RegisterBank[2][12]~feeder_combout  = ( \writeValue[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][12]~feeder .extended_lut = "off";
defparam \RegisterBank[2][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N28
dffeas \RegisterBank[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][12] .is_wysiwyg = "true";
defparam \RegisterBank[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \RegisterBank[3][12]~q  & ( \RegisterBank[2][12]~q  & ( ((!\readRegister[0]~input_o  & ((\RegisterBank[0][12]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[1][12]~q ))) # (\readRegister[1]~input_o ) ) ) ) # ( 
// !\RegisterBank[3][12]~q  & ( \RegisterBank[2][12]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[0][12]~q ) # (\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (\RegisterBank[1][12]~q  & (!\readRegister[1]~input_o ))) ) ) ) # ( 
// \RegisterBank[3][12]~q  & ( !\RegisterBank[2][12]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o  & \RegisterBank[0][12]~q )))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # (\RegisterBank[1][12]~q ))) ) ) ) # ( 
// !\RegisterBank[3][12]~q  & ( !\RegisterBank[2][12]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[0][12]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[1][12]~q )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[1][12]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[0][12]~q ),
	.datae(!\RegisterBank[3][12]~q ),
	.dataf(!\RegisterBank[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \RegisterBank[12][12]~feeder (
// Equation(s):
// \RegisterBank[12][12]~feeder_combout  = ( \writeValue[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][12]~feeder .extended_lut = "off";
defparam \RegisterBank[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N52
dffeas \RegisterBank[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][12] .is_wysiwyg = "true";
defparam \RegisterBank[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N56
dffeas \RegisterBank[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][12] .is_wysiwyg = "true";
defparam \RegisterBank[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \RegisterBank[13][12]~feeder (
// Equation(s):
// \RegisterBank[13][12]~feeder_combout  = ( \writeValue[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][12]~feeder .extended_lut = "off";
defparam \RegisterBank[13][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N58
dffeas \RegisterBank[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][12] .is_wysiwyg = "true";
defparam \RegisterBank[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = ( \RegisterBank[13][12]~q  & ( \RegisterBank[15][12]~q  & ( ((!\readRegister[1]~input_o  & (\RegisterBank[12][12]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[14][12]~q )))) # (\readRegister[0]~input_o ) ) ) ) # ( 
// !\RegisterBank[13][12]~q  & ( \RegisterBank[15][12]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[12][12]~q  & (!\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & (((\RegisterBank[14][12]~q ) # (\readRegister[0]~input_o )))) ) ) ) # ( 
// \RegisterBank[13][12]~q  & ( !\RegisterBank[15][12]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o )) # (\RegisterBank[12][12]~q ))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[14][12]~q )))) ) ) ) # ( 
// !\RegisterBank[13][12]~q  & ( !\RegisterBank[15][12]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[12][12]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[14][12]~q ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[12][12]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[14][12]~q ),
	.datae(!\RegisterBank[13][12]~q ),
	.dataf(!\RegisterBank[15][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~3 .extended_lut = "off";
defparam \Mux19~3 .lut_mask = 64'h20702A7A25752F7F;
defparam \Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N27
cyclonev_lcell_comb \RegisterBank[6][12]~feeder (
// Equation(s):
// \RegisterBank[6][12]~feeder_combout  = ( \writeValue[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][12]~feeder .extended_lut = "off";
defparam \RegisterBank[6][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N28
dffeas \RegisterBank[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][12] .is_wysiwyg = "true";
defparam \RegisterBank[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \RegisterBank[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][12] .is_wysiwyg = "true";
defparam \RegisterBank[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N44
dffeas \RegisterBank[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][12] .is_wysiwyg = "true";
defparam \RegisterBank[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \RegisterBank[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][12] .is_wysiwyg = "true";
defparam \RegisterBank[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \RegisterBank[7][12]~q  & ( \RegisterBank[5][12]~q  & ( ((!\readRegister[1]~input_o  & ((\RegisterBank[4][12]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[6][12]~q ))) # (\readRegister[0]~input_o ) ) ) ) # ( 
// !\RegisterBank[7][12]~q  & ( \RegisterBank[5][12]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[4][12]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[6][12]~q )))) # (\readRegister[0]~input_o  & 
// (!\readRegister[1]~input_o )) ) ) ) # ( \RegisterBank[7][12]~q  & ( !\RegisterBank[5][12]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[4][12]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[6][12]~q )))) # 
// (\readRegister[0]~input_o  & (\readRegister[1]~input_o )) ) ) ) # ( !\RegisterBank[7][12]~q  & ( !\RegisterBank[5][12]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[4][12]~q ))) # (\readRegister[1]~input_o  & 
// (\RegisterBank[6][12]~q )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[6][12]~q ),
	.datad(!\RegisterBank[4][12]~q ),
	.datae(!\RegisterBank[7][12]~q ),
	.dataf(!\RegisterBank[5][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \RegisterBank[9][12]~feeder (
// Equation(s):
// \RegisterBank[9][12]~feeder_combout  = ( \writeValue[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][12]~feeder .extended_lut = "off";
defparam \RegisterBank[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N55
dffeas \RegisterBank[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][12] .is_wysiwyg = "true";
defparam \RegisterBank[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N10
dffeas \RegisterBank[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][12] .is_wysiwyg = "true";
defparam \RegisterBank[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N14
dffeas \RegisterBank[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][12] .is_wysiwyg = "true";
defparam \RegisterBank[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N40
dffeas \RegisterBank[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][12] .is_wysiwyg = "true";
defparam \RegisterBank[8][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \RegisterBank[11][12]~q  & ( \RegisterBank[8][12]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o ) # ((\RegisterBank[10][12]~q )))) # (\readRegister[0]~input_o  & (((\RegisterBank[9][12]~q )) # 
// (\readRegister[1]~input_o ))) ) ) ) # ( !\RegisterBank[11][12]~q  & ( \RegisterBank[8][12]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o ) # ((\RegisterBank[10][12]~q )))) # (\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & 
// (\RegisterBank[9][12]~q ))) ) ) ) # ( \RegisterBank[11][12]~q  & ( !\RegisterBank[8][12]~q  & ( (!\readRegister[0]~input_o  & (\readRegister[1]~input_o  & ((\RegisterBank[10][12]~q )))) # (\readRegister[0]~input_o  & (((\RegisterBank[9][12]~q )) # 
// (\readRegister[1]~input_o ))) ) ) ) # ( !\RegisterBank[11][12]~q  & ( !\RegisterBank[8][12]~q  & ( (!\readRegister[0]~input_o  & (\readRegister[1]~input_o  & ((\RegisterBank[10][12]~q )))) # (\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & 
// (\RegisterBank[9][12]~q ))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[9][12]~q ),
	.datad(!\RegisterBank[10][12]~q ),
	.datae(!\RegisterBank[11][12]~q ),
	.dataf(!\RegisterBank[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ( \Mux19~1_combout  & ( \Mux19~2_combout  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\Mux19~0_combout ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\Mux19~3_combout )))) ) ) ) # ( 
// !\Mux19~1_combout  & ( \Mux19~2_combout  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\Mux19~0_combout ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & \Mux19~3_combout )))) ) ) ) # ( \Mux19~1_combout  & ( 
// !\Mux19~2_combout  & ( (!\readRegister[2]~input_o  & (\Mux19~0_combout  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\Mux19~3_combout )))) ) ) ) # ( !\Mux19~1_combout  & ( !\Mux19~2_combout  & ( 
// (!\readRegister[2]~input_o  & (\Mux19~0_combout  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & \Mux19~3_combout )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\Mux19~0_combout ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\Mux19~3_combout ),
	.datae(!\Mux19~1_combout ),
	.dataf(!\Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~4 .extended_lut = "off";
defparam \Mux19~4 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N16
dffeas \readValue[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[12]~reg0 .is_wysiwyg = "true";
defparam \readValue[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N57
cyclonev_lcell_comb \RegisterBank[7][13]~feeder (
// Equation(s):
// \RegisterBank[7][13]~feeder_combout  = ( \writeValue[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][13]~feeder .extended_lut = "off";
defparam \RegisterBank[7][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N58
dffeas \RegisterBank[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][13] .is_wysiwyg = "true";
defparam \RegisterBank[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \RegisterBank[3][13]~feeder (
// Equation(s):
// \RegisterBank[3][13]~feeder_combout  = ( \writeValue[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][13]~feeder .extended_lut = "off";
defparam \RegisterBank[3][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N23
dffeas \RegisterBank[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][13] .is_wysiwyg = "true";
defparam \RegisterBank[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N44
dffeas \RegisterBank[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][13] .is_wysiwyg = "true";
defparam \RegisterBank[11][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \RegisterBank[3][13]~q  & ( \RegisterBank[11][13]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & (\RegisterBank[7][13]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][13]~q )))) ) ) ) # ( 
// !\RegisterBank[3][13]~q  & ( \RegisterBank[11][13]~q  & ( (!\readRegister[2]~input_o  & (\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][13]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[15][13]~q ))))) ) ) ) # ( \RegisterBank[3][13]~q  & ( !\RegisterBank[11][13]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][13]~q )) # 
// (\readRegister[3]~input_o  & ((\RegisterBank[15][13]~q ))))) ) ) ) # ( !\RegisterBank[3][13]~q  & ( !\RegisterBank[11][13]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][13]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[15][13]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[7][13]~q ),
	.datad(!\RegisterBank[15][13]~q ),
	.datae(!\RegisterBank[3][13]~q ),
	.dataf(!\RegisterBank[11][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N14
dffeas \RegisterBank[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][13] .is_wysiwyg = "true";
defparam \RegisterBank[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \RegisterBank[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][13] .is_wysiwyg = "true";
defparam \RegisterBank[9][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \RegisterBank[1][13]~feeder (
// Equation(s):
// \RegisterBank[1][13]~feeder_combout  = ( \writeValue[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][13]~feeder .extended_lut = "off";
defparam \RegisterBank[1][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N58
dffeas \RegisterBank[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][13] .is_wysiwyg = "true";
defparam \RegisterBank[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N44
dffeas \RegisterBank[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][13] .is_wysiwyg = "true";
defparam \RegisterBank[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N45
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \RegisterBank[1][13]~q  & ( \RegisterBank[5][13]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\RegisterBank[9][13]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[13][13]~q ))) ) ) ) # ( 
// !\RegisterBank[1][13]~q  & ( \RegisterBank[5][13]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[9][13]~q  & \readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # (\RegisterBank[13][13]~q ))) ) ) ) # ( 
// \RegisterBank[1][13]~q  & ( !\RegisterBank[5][13]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\RegisterBank[9][13]~q )))) # (\readRegister[2]~input_o  & (\RegisterBank[13][13]~q  & ((\readRegister[3]~input_o )))) ) ) ) # ( 
// !\RegisterBank[1][13]~q  & ( !\RegisterBank[5][13]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[9][13]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[13][13]~q )))) ) ) )

	.dataa(!\RegisterBank[13][13]~q ),
	.datab(!\RegisterBank[9][13]~q ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[1][13]~q ),
	.dataf(!\RegisterBank[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \RegisterBank[0][13]~feeder (
// Equation(s):
// \RegisterBank[0][13]~feeder_combout  = ( \writeValue[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][13]~feeder .extended_lut = "off";
defparam \RegisterBank[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N53
dffeas \RegisterBank[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][13] .is_wysiwyg = "true";
defparam \RegisterBank[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N39
cyclonev_lcell_comb \RegisterBank[8][13]~feeder (
// Equation(s):
// \RegisterBank[8][13]~feeder_combout  = ( \writeValue[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][13]~feeder .extended_lut = "off";
defparam \RegisterBank[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N40
dffeas \RegisterBank[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][13] .is_wysiwyg = "true";
defparam \RegisterBank[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \RegisterBank[12][13]~feeder (
// Equation(s):
// \RegisterBank[12][13]~feeder_combout  = ( \writeValue[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][13]~feeder .extended_lut = "off";
defparam \RegisterBank[12][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N20
dffeas \RegisterBank[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][13] .is_wysiwyg = "true";
defparam \RegisterBank[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N8
dffeas \RegisterBank[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][13] .is_wysiwyg = "true";
defparam \RegisterBank[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N21
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \RegisterBank[12][13]~q  & ( \RegisterBank[4][13]~q  & ( ((!\readRegister[3]~input_o  & (\RegisterBank[0][13]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[8][13]~q )))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[12][13]~q  & ( \RegisterBank[4][13]~q  & ( (!\readRegister[3]~input_o  & (((\RegisterBank[0][13]~q )) # (\readRegister[2]~input_o ))) # (\readRegister[3]~input_o  & (!\readRegister[2]~input_o  & ((\RegisterBank[8][13]~q )))) ) ) ) # ( 
// \RegisterBank[12][13]~q  & ( !\RegisterBank[4][13]~q  & ( (!\readRegister[3]~input_o  & (!\readRegister[2]~input_o  & (\RegisterBank[0][13]~q ))) # (\readRegister[3]~input_o  & (((\RegisterBank[8][13]~q )) # (\readRegister[2]~input_o ))) ) ) ) # ( 
// !\RegisterBank[12][13]~q  & ( !\RegisterBank[4][13]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[0][13]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[8][13]~q ))))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[0][13]~q ),
	.datad(!\RegisterBank[8][13]~q ),
	.datae(!\RegisterBank[12][13]~q ),
	.dataf(!\RegisterBank[4][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N49
dffeas \RegisterBank[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][13] .is_wysiwyg = "true";
defparam \RegisterBank[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N20
dffeas \RegisterBank[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][13] .is_wysiwyg = "true";
defparam \RegisterBank[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N25
dffeas \RegisterBank[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][13] .is_wysiwyg = "true";
defparam \RegisterBank[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \RegisterBank[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][13] .is_wysiwyg = "true";
defparam \RegisterBank[10][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N21
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \RegisterBank[6][13]~q  & ( \RegisterBank[10][13]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[2][13]~q ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # 
// (\RegisterBank[14][13]~q )))) ) ) ) # ( !\RegisterBank[6][13]~q  & ( \RegisterBank[10][13]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[2][13]~q ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & 
// \RegisterBank[14][13]~q )))) ) ) ) # ( \RegisterBank[6][13]~q  & ( !\RegisterBank[10][13]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[2][13]~q  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # 
// (\RegisterBank[14][13]~q )))) ) ) ) # ( !\RegisterBank[6][13]~q  & ( !\RegisterBank[10][13]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[2][13]~q  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & 
// \RegisterBank[14][13]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[2][13]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[14][13]~q ),
	.datae(!\RegisterBank[6][13]~q ),
	.dataf(!\RegisterBank[10][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N54
cyclonev_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ( \Mux18~0_combout  & ( \Mux18~2_combout  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & ((\Mux18~1_combout ))) # (\readRegister[1]~input_o  & (\Mux18~3_combout ))) ) ) ) # ( !\Mux18~0_combout  & ( \Mux18~2_combout  
// & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o  & \Mux18~1_combout )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux18~3_combout ))) ) ) ) # ( \Mux18~0_combout  & ( !\Mux18~2_combout  & ( (!\readRegister[1]~input_o 
//  & (((!\readRegister[0]~input_o ) # (\Mux18~1_combout )))) # (\readRegister[1]~input_o  & (\Mux18~3_combout  & (\readRegister[0]~input_o ))) ) ) ) # ( !\Mux18~0_combout  & ( !\Mux18~2_combout  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  
// & ((\Mux18~1_combout ))) # (\readRegister[1]~input_o  & (\Mux18~3_combout )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\Mux18~3_combout ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\Mux18~1_combout ),
	.datae(!\Mux18~0_combout ),
	.dataf(!\Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~4 .extended_lut = "off";
defparam \Mux18~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N55
dffeas \readValue[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[13]~reg0 .is_wysiwyg = "true";
defparam \readValue[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \RegisterBank[8][14]~feeder (
// Equation(s):
// \RegisterBank[8][14]~feeder_combout  = ( \writeValue[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][14]~feeder .extended_lut = "off";
defparam \RegisterBank[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N55
dffeas \RegisterBank[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][14] .is_wysiwyg = "true";
defparam \RegisterBank[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N43
dffeas \RegisterBank[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][14] .is_wysiwyg = "true";
defparam \RegisterBank[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \RegisterBank[10][14]~feeder (
// Equation(s):
// \RegisterBank[10][14]~feeder_combout  = ( \writeValue[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][14]~feeder .extended_lut = "off";
defparam \RegisterBank[10][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N22
dffeas \RegisterBank[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][14] .is_wysiwyg = "true";
defparam \RegisterBank[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \RegisterBank[11][14]~feeder (
// Equation(s):
// \RegisterBank[11][14]~feeder_combout  = ( \writeValue[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[11][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[11][14]~feeder .extended_lut = "off";
defparam \RegisterBank[11][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[11][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N41
dffeas \RegisterBank[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(gnd),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][14] .is_wysiwyg = "true";
defparam \RegisterBank[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \RegisterBank[10][14]~q  & ( \RegisterBank[11][14]~q  & ( ((!\readRegister[0]~input_o  & (\RegisterBank[8][14]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[9][14]~q )))) # (\readRegister[1]~input_o ) ) ) ) # ( 
// !\RegisterBank[10][14]~q  & ( \RegisterBank[11][14]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[8][14]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[9][14]~q ))))) # (\readRegister[1]~input_o  & 
// (((\readRegister[0]~input_o )))) ) ) ) # ( \RegisterBank[10][14]~q  & ( !\RegisterBank[11][14]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[8][14]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[9][14]~q ))))) # 
// (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )))) ) ) ) # ( !\RegisterBank[10][14]~q  & ( !\RegisterBank[11][14]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[8][14]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[9][14]~q ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[8][14]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[9][14]~q ),
	.datae(!\RegisterBank[10][14]~q ),
	.dataf(!\RegisterBank[11][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h202A707A252F757F;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \RegisterBank[12][14]~feeder (
// Equation(s):
// \RegisterBank[12][14]~feeder_combout  = ( \writeValue[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][14]~feeder .extended_lut = "off";
defparam \RegisterBank[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N16
dffeas \RegisterBank[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][14] .is_wysiwyg = "true";
defparam \RegisterBank[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N50
dffeas \RegisterBank[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][14] .is_wysiwyg = "true";
defparam \RegisterBank[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \RegisterBank[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][14] .is_wysiwyg = "true";
defparam \RegisterBank[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N51
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \RegisterBank[15][14]~q  & ( \RegisterBank[13][14]~q  & ( ((!\readRegister[1]~input_o  & (\RegisterBank[12][14]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[14][14]~q )))) # (\readRegister[0]~input_o ) ) ) ) # ( 
// !\RegisterBank[15][14]~q  & ( \RegisterBank[13][14]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[12][14]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[14][14]~q ))))) # (\readRegister[0]~input_o  & 
// (!\readRegister[1]~input_o )) ) ) ) # ( \RegisterBank[15][14]~q  & ( !\RegisterBank[13][14]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[12][14]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[14][14]~q ))))) # 
// (\readRegister[0]~input_o  & (\readRegister[1]~input_o )) ) ) ) # ( !\RegisterBank[15][14]~q  & ( !\RegisterBank[13][14]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[12][14]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[14][14]~q ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[12][14]~q ),
	.datad(!\RegisterBank[14][14]~q ),
	.datae(!\RegisterBank[15][14]~q ),
	.dataf(!\RegisterBank[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \RegisterBank[5][14]~feeder (
// Equation(s):
// \RegisterBank[5][14]~feeder_combout  = ( \writeValue[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[5][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[5][14]~feeder .extended_lut = "off";
defparam \RegisterBank[5][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[5][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \RegisterBank[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(gnd),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][14] .is_wysiwyg = "true";
defparam \RegisterBank[5][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \RegisterBank[6][14]~feeder (
// Equation(s):
// \RegisterBank[6][14]~feeder_combout  = ( \writeValue[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][14]~feeder .extended_lut = "off";
defparam \RegisterBank[6][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N49
dffeas \RegisterBank[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][14] .is_wysiwyg = "true";
defparam \RegisterBank[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N20
dffeas \RegisterBank[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][14] .is_wysiwyg = "true";
defparam \RegisterBank[7][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \RegisterBank[4][14]~feeder (
// Equation(s):
// \RegisterBank[4][14]~feeder_combout  = ( \writeValue[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][14]~feeder .extended_lut = "off";
defparam \RegisterBank[4][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N55
dffeas \RegisterBank[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][14] .is_wysiwyg = "true";
defparam \RegisterBank[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \RegisterBank[7][14]~q  & ( \RegisterBank[4][14]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[5][14]~q ))) # (\readRegister[1]~input_o  & (((\RegisterBank[6][14]~q ) # 
// (\readRegister[0]~input_o )))) ) ) ) # ( !\RegisterBank[7][14]~q  & ( \RegisterBank[4][14]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\RegisterBank[5][14]~q ))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & 
// \RegisterBank[6][14]~q )))) ) ) ) # ( \RegisterBank[7][14]~q  & ( !\RegisterBank[4][14]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[5][14]~q  & (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & (((\RegisterBank[6][14]~q ) # 
// (\readRegister[0]~input_o )))) ) ) ) # ( !\RegisterBank[7][14]~q  & ( !\RegisterBank[4][14]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[5][14]~q  & (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & 
// \RegisterBank[6][14]~q )))) ) ) )

	.dataa(!\RegisterBank[5][14]~q ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[6][14]~q ),
	.datae(!\RegisterBank[7][14]~q ),
	.dataf(!\RegisterBank[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N11
dffeas \RegisterBank[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(vcc),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][14] .is_wysiwyg = "true";
defparam \RegisterBank[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \RegisterBank[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][14] .is_wysiwyg = "true";
defparam \RegisterBank[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N56
dffeas \RegisterBank[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][14] .is_wysiwyg = "true";
defparam \RegisterBank[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \RegisterBank[2][14]~feeder (
// Equation(s):
// \RegisterBank[2][14]~feeder_combout  = ( \writeValue[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][14]~feeder .extended_lut = "off";
defparam \RegisterBank[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \RegisterBank[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][14] .is_wysiwyg = "true";
defparam \RegisterBank[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \RegisterBank[1][14]~q  & ( \RegisterBank[2][14]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[0][14]~q )) # (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o ) # 
// ((\RegisterBank[3][14]~q )))) ) ) ) # ( !\RegisterBank[1][14]~q  & ( \RegisterBank[2][14]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[0][14]~q )) # (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & (\readRegister[1]~input_o  & 
// (\RegisterBank[3][14]~q ))) ) ) ) # ( \RegisterBank[1][14]~q  & ( !\RegisterBank[2][14]~q  & ( (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & ((\RegisterBank[0][14]~q )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o ) # 
// ((\RegisterBank[3][14]~q )))) ) ) ) # ( !\RegisterBank[1][14]~q  & ( !\RegisterBank[2][14]~q  & ( (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & ((\RegisterBank[0][14]~q )))) # (\readRegister[0]~input_o  & (\readRegister[1]~input_o  & 
// (\RegisterBank[3][14]~q ))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[3][14]~q ),
	.datad(!\RegisterBank[0][14]~q ),
	.datae(!\RegisterBank[1][14]~q ),
	.dataf(!\RegisterBank[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ( \Mux17~1_combout  & ( \Mux17~0_combout  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & (\Mux17~2_combout )) # (\readRegister[2]~input_o  & ((\Mux17~3_combout )))) ) ) ) # ( !\Mux17~1_combout  & ( \Mux17~0_combout  
// & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # ((\Mux17~2_combout )))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & ((\Mux17~3_combout )))) ) ) ) # ( \Mux17~1_combout  & ( !\Mux17~0_combout  & ( (!\readRegister[2]~input_o 
//  & (\readRegister[3]~input_o  & (\Mux17~2_combout ))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # ((\Mux17~3_combout )))) ) ) ) # ( !\Mux17~1_combout  & ( !\Mux17~0_combout  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  
// & (\Mux17~2_combout )) # (\readRegister[2]~input_o  & ((\Mux17~3_combout ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\Mux17~2_combout ),
	.datad(!\Mux17~3_combout ),
	.datae(!\Mux17~1_combout ),
	.dataf(!\Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~4 .extended_lut = "off";
defparam \Mux17~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N49
dffeas \readValue[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[14]~reg0 .is_wysiwyg = "true";
defparam \readValue[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N15
cyclonev_lcell_comb \RegisterBank[3][15]~feeder (
// Equation(s):
// \RegisterBank[3][15]~feeder_combout  = ( \writeValue[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][15]~feeder .extended_lut = "off";
defparam \RegisterBank[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N16
dffeas \RegisterBank[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][15] .is_wysiwyg = "true";
defparam \RegisterBank[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N56
dffeas \RegisterBank[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][15] .is_wysiwyg = "true";
defparam \RegisterBank[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N34
dffeas \RegisterBank[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][15] .is_wysiwyg = "true";
defparam \RegisterBank[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \RegisterBank[7][15]~q  & ( \RegisterBank[15][15]~q  & ( ((!\readRegister[3]~input_o  & (\RegisterBank[3][15]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[11][15]~q )))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[7][15]~q  & ( \RegisterBank[15][15]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[3][15]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[11][15]~q ))))) # (\readRegister[2]~input_o  & 
// (\readRegister[3]~input_o )) ) ) ) # ( \RegisterBank[7][15]~q  & ( !\RegisterBank[15][15]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[3][15]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[11][15]~q ))))) # 
// (\readRegister[2]~input_o  & (!\readRegister[3]~input_o )) ) ) ) # ( !\RegisterBank[7][15]~q  & ( !\RegisterBank[15][15]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[3][15]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[11][15]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[3][15]~q ),
	.datad(!\RegisterBank[11][15]~q ),
	.datae(!\RegisterBank[7][15]~q ),
	.dataf(!\RegisterBank[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \RegisterBank[0][15]~feeder (
// Equation(s):
// \RegisterBank[0][15]~feeder_combout  = ( \writeValue[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][15]~feeder .extended_lut = "off";
defparam \RegisterBank[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N55
dffeas \RegisterBank[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][15] .is_wysiwyg = "true";
defparam \RegisterBank[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \RegisterBank[12][15]~feeder (
// Equation(s):
// \RegisterBank[12][15]~feeder_combout  = ( \writeValue[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][15]~feeder .extended_lut = "off";
defparam \RegisterBank[12][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \RegisterBank[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][15] .is_wysiwyg = "true";
defparam \RegisterBank[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N2
dffeas \RegisterBank[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][15] .is_wysiwyg = "true";
defparam \RegisterBank[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N14
dffeas \RegisterBank[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][15] .is_wysiwyg = "true";
defparam \RegisterBank[8][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \RegisterBank[4][15]~q  & ( \RegisterBank[8][15]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[0][15]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # 
// ((\RegisterBank[12][15]~q )))) ) ) ) # ( !\RegisterBank[4][15]~q  & ( \RegisterBank[8][15]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[0][15]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & 
// ((\RegisterBank[12][15]~q )))) ) ) ) # ( \RegisterBank[4][15]~q  & ( !\RegisterBank[8][15]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\RegisterBank[0][15]~q ))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # 
// ((\RegisterBank[12][15]~q )))) ) ) ) # ( !\RegisterBank[4][15]~q  & ( !\RegisterBank[8][15]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\RegisterBank[0][15]~q ))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & 
// ((\RegisterBank[12][15]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[0][15]~q ),
	.datad(!\RegisterBank[12][15]~q ),
	.datae(!\RegisterBank[4][15]~q ),
	.dataf(!\RegisterBank[8][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N37
dffeas \RegisterBank[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][15] .is_wysiwyg = "true";
defparam \RegisterBank[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N1
dffeas \RegisterBank[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][15] .is_wysiwyg = "true";
defparam \RegisterBank[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N22
dffeas \RegisterBank[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][15] .is_wysiwyg = "true";
defparam \RegisterBank[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N28
dffeas \RegisterBank[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][15] .is_wysiwyg = "true";
defparam \RegisterBank[5][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \RegisterBank[9][15]~q  & ( \RegisterBank[5][15]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[1][15]~q ) # (\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # 
// (\RegisterBank[13][15]~q ))) ) ) ) # ( !\RegisterBank[9][15]~q  & ( \RegisterBank[5][15]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o  & \RegisterBank[1][15]~q )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # 
// (\RegisterBank[13][15]~q ))) ) ) ) # ( \RegisterBank[9][15]~q  & ( !\RegisterBank[5][15]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[1][15]~q ) # (\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (\RegisterBank[13][15]~q  & 
// (\readRegister[3]~input_o ))) ) ) ) # ( !\RegisterBank[9][15]~q  & ( !\RegisterBank[5][15]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o  & \RegisterBank[1][15]~q )))) # (\readRegister[2]~input_o  & (\RegisterBank[13][15]~q  & 
// (\readRegister[3]~input_o ))) ) ) )

	.dataa(!\RegisterBank[13][15]~q ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[1][15]~q ),
	.datae(!\RegisterBank[9][15]~q ),
	.dataf(!\RegisterBank[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N40
dffeas \RegisterBank[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][15] .is_wysiwyg = "true";
defparam \RegisterBank[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N26
dffeas \RegisterBank[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][15] .is_wysiwyg = "true";
defparam \RegisterBank[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N22
dffeas \RegisterBank[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][15] .is_wysiwyg = "true";
defparam \RegisterBank[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \RegisterBank[10][15]~feeder (
// Equation(s):
// \RegisterBank[10][15]~feeder_combout  = ( \writeValue[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][15]~feeder .extended_lut = "off";
defparam \RegisterBank[10][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N10
dffeas \RegisterBank[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][15] .is_wysiwyg = "true";
defparam \RegisterBank[10][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N27
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \RegisterBank[2][15]~q  & ( \RegisterBank[10][15]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & (\RegisterBank[6][15]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[14][15]~q )))) ) ) ) # ( 
// !\RegisterBank[2][15]~q  & ( \RegisterBank[10][15]~q  & ( (!\readRegister[2]~input_o  & (\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[6][15]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[14][15]~q ))))) ) ) ) # ( \RegisterBank[2][15]~q  & ( !\RegisterBank[10][15]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[6][15]~q )) # 
// (\readRegister[3]~input_o  & ((\RegisterBank[14][15]~q ))))) ) ) ) # ( !\RegisterBank[2][15]~q  & ( !\RegisterBank[10][15]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[6][15]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[14][15]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[6][15]~q ),
	.datad(!\RegisterBank[14][15]~q ),
	.datae(!\RegisterBank[2][15]~q ),
	.dataf(!\RegisterBank[10][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ( \Mux16~1_combout  & ( \Mux16~2_combout  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\Mux16~0_combout )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux16~3_combout ))) ) ) ) # ( 
// !\Mux16~1_combout  & ( \Mux16~2_combout  & ( (!\readRegister[1]~input_o  & (((\Mux16~0_combout  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux16~3_combout ))) ) ) ) # ( \Mux16~1_combout  & ( 
// !\Mux16~2_combout  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\Mux16~0_combout )))) # (\readRegister[1]~input_o  & (\Mux16~3_combout  & ((\readRegister[0]~input_o )))) ) ) ) # ( !\Mux16~1_combout  & ( !\Mux16~2_combout  & ( 
// (!\readRegister[1]~input_o  & (((\Mux16~0_combout  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\Mux16~3_combout  & ((\readRegister[0]~input_o )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\Mux16~3_combout ),
	.datac(!\Mux16~0_combout ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\Mux16~1_combout ),
	.dataf(!\Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~4 .extended_lut = "off";
defparam \Mux16~4 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N43
dffeas \readValue[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux16~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[15]~reg0 .is_wysiwyg = "true";
defparam \readValue[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \RegisterBank[14][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][16] .is_wysiwyg = "true";
defparam \RegisterBank[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \RegisterBank[12][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(vcc),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][16] .is_wysiwyg = "true";
defparam \RegisterBank[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \RegisterBank[13][16]~feeder (
// Equation(s):
// \RegisterBank[13][16]~feeder_combout  = ( \writeValue[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][16]~feeder .extended_lut = "off";
defparam \RegisterBank[13][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \RegisterBank[13][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][16] .is_wysiwyg = "true";
defparam \RegisterBank[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \RegisterBank[12][16]~q  & ( \RegisterBank[13][16]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & ((\RegisterBank[14][16]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[15][16]~q ))) ) ) ) # ( 
// !\RegisterBank[12][16]~q  & ( \RegisterBank[13][16]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[14][16]~q ))) # (\readRegister[0]~input_o  & 
// (\RegisterBank[15][16]~q )))) ) ) ) # ( \RegisterBank[12][16]~q  & ( !\RegisterBank[13][16]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[14][16]~q ))) 
// # (\readRegister[0]~input_o  & (\RegisterBank[15][16]~q )))) ) ) ) # ( !\RegisterBank[12][16]~q  & ( !\RegisterBank[13][16]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[14][16]~q ))) # (\readRegister[0]~input_o  & 
// (\RegisterBank[15][16]~q )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[15][16]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[14][16]~q ),
	.datae(!\RegisterBank[12][16]~q ),
	.dataf(!\RegisterBank[13][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N55
dffeas \RegisterBank[11][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][16] .is_wysiwyg = "true";
defparam \RegisterBank[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \RegisterBank[8][16]~feeder (
// Equation(s):
// \RegisterBank[8][16]~feeder_combout  = ( \writeValue[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][16]~feeder .extended_lut = "off";
defparam \RegisterBank[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N25
dffeas \RegisterBank[8][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][16] .is_wysiwyg = "true";
defparam \RegisterBank[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N37
dffeas \RegisterBank[9][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][16] .is_wysiwyg = "true";
defparam \RegisterBank[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \RegisterBank[10][16]~feeder (
// Equation(s):
// \RegisterBank[10][16]~feeder_combout  = ( \writeValue[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][16]~feeder .extended_lut = "off";
defparam \RegisterBank[10][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N5
dffeas \RegisterBank[10][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][16] .is_wysiwyg = "true";
defparam \RegisterBank[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N57
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \RegisterBank[9][16]~q  & ( \RegisterBank[10][16]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[8][16]~q )) # (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o ) # 
// ((\RegisterBank[11][16]~q )))) ) ) ) # ( !\RegisterBank[9][16]~q  & ( \RegisterBank[10][16]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[8][16]~q )) # (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & (\readRegister[1]~input_o  & 
// (\RegisterBank[11][16]~q ))) ) ) ) # ( \RegisterBank[9][16]~q  & ( !\RegisterBank[10][16]~q  & ( (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & ((\RegisterBank[8][16]~q )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o ) # 
// ((\RegisterBank[11][16]~q )))) ) ) ) # ( !\RegisterBank[9][16]~q  & ( !\RegisterBank[10][16]~q  & ( (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & ((\RegisterBank[8][16]~q )))) # (\readRegister[0]~input_o  & (\readRegister[1]~input_o  & 
// (\RegisterBank[11][16]~q ))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[11][16]~q ),
	.datad(!\RegisterBank[8][16]~q ),
	.datae(!\RegisterBank[9][16]~q ),
	.dataf(!\RegisterBank[10][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \RegisterBank[4][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][16] .is_wysiwyg = "true";
defparam \RegisterBank[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \RegisterBank[7][16]~feeder (
// Equation(s):
// \RegisterBank[7][16]~feeder_combout  = ( \writeValue[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][16]~feeder .extended_lut = "off";
defparam \RegisterBank[7][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N19
dffeas \RegisterBank[7][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][16] .is_wysiwyg = "true";
defparam \RegisterBank[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N2
dffeas \RegisterBank[5][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][16] .is_wysiwyg = "true";
defparam \RegisterBank[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N56
dffeas \RegisterBank[6][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][16] .is_wysiwyg = "true";
defparam \RegisterBank[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \RegisterBank[5][16]~q  & ( \RegisterBank[6][16]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[4][16]~q )) # (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # 
// ((\RegisterBank[7][16]~q )))) ) ) ) # ( !\RegisterBank[5][16]~q  & ( \RegisterBank[6][16]~q  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o  & (\RegisterBank[4][16]~q ))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # 
// ((\RegisterBank[7][16]~q )))) ) ) ) # ( \RegisterBank[5][16]~q  & ( !\RegisterBank[6][16]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[4][16]~q )) # (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & (\readRegister[0]~input_o  & 
// ((\RegisterBank[7][16]~q )))) ) ) ) # ( !\RegisterBank[5][16]~q  & ( !\RegisterBank[6][16]~q  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o  & (\RegisterBank[4][16]~q ))) # (\readRegister[1]~input_o  & (\readRegister[0]~input_o  & 
// ((\RegisterBank[7][16]~q )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[4][16]~q ),
	.datad(!\RegisterBank[7][16]~q ),
	.datae(!\RegisterBank[5][16]~q ),
	.dataf(!\RegisterBank[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \RegisterBank[2][16]~feeder (
// Equation(s):
// \RegisterBank[2][16]~feeder_combout  = ( \writeValue[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][16]~feeder .extended_lut = "off";
defparam \RegisterBank[2][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \RegisterBank[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][16] .is_wysiwyg = "true";
defparam \RegisterBank[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N50
dffeas \RegisterBank[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][16] .is_wysiwyg = "true";
defparam \RegisterBank[1][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \RegisterBank[3][16]~feeder (
// Equation(s):
// \RegisterBank[3][16]~feeder_combout  = ( \writeValue[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][16]~feeder .extended_lut = "off";
defparam \RegisterBank[3][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N32
dffeas \RegisterBank[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][16] .is_wysiwyg = "true";
defparam \RegisterBank[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N58
dffeas \RegisterBank[0][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][16] .is_wysiwyg = "true";
defparam \RegisterBank[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N51
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \RegisterBank[3][16]~q  & ( \RegisterBank[0][16]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\RegisterBank[2][16]~q ))) # (\readRegister[0]~input_o  & (((\RegisterBank[1][16]~q ) # 
// (\readRegister[1]~input_o )))) ) ) ) # ( !\RegisterBank[3][16]~q  & ( \RegisterBank[0][16]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\RegisterBank[2][16]~q ))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o  & 
// \RegisterBank[1][16]~q )))) ) ) ) # ( \RegisterBank[3][16]~q  & ( !\RegisterBank[0][16]~q  & ( (!\readRegister[0]~input_o  & (\RegisterBank[2][16]~q  & (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & (((\RegisterBank[1][16]~q ) # 
// (\readRegister[1]~input_o )))) ) ) ) # ( !\RegisterBank[3][16]~q  & ( !\RegisterBank[0][16]~q  & ( (!\readRegister[0]~input_o  & (\RegisterBank[2][16]~q  & (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o  & 
// \RegisterBank[1][16]~q )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[2][16]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[1][16]~q ),
	.datae(!\RegisterBank[3][16]~q ),
	.dataf(!\RegisterBank[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N33
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( \Mux15~1_combout  & ( \Mux15~0_combout  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\Mux15~2_combout ))) # (\readRegister[2]~input_o  & (\Mux15~3_combout ))) ) ) ) # ( !\Mux15~1_combout  & ( \Mux15~0_combout  
// & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\Mux15~2_combout ))) # (\readRegister[2]~input_o  & (\Mux15~3_combout )))) ) ) ) # ( \Mux15~1_combout  & ( 
// !\Mux15~0_combout  & ( (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\Mux15~2_combout ))) # (\readRegister[2]~input_o  & (\Mux15~3_combout )))) ) ) ) # ( !\Mux15~1_combout  & 
// ( !\Mux15~0_combout  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\Mux15~2_combout ))) # (\readRegister[2]~input_o  & (\Mux15~3_combout )))) ) ) )

	.dataa(!\Mux15~3_combout ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\Mux15~2_combout ),
	.datae(!\Mux15~1_combout ),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "off";
defparam \Mux15~4 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N34
dffeas \readValue[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[16]~reg0 .is_wysiwyg = "true";
defparam \readValue[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N2
dffeas \RegisterBank[11][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][17] .is_wysiwyg = "true";
defparam \RegisterBank[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \RegisterBank[3][17]~feeder (
// Equation(s):
// \RegisterBank[3][17]~feeder_combout  = ( \writeValue[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][17]~feeder .extended_lut = "off";
defparam \RegisterBank[3][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N49
dffeas \RegisterBank[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][17] .is_wysiwyg = "true";
defparam \RegisterBank[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \RegisterBank[7][17]~feeder (
// Equation(s):
// \RegisterBank[7][17]~feeder_combout  = ( \writeValue[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][17]~feeder .extended_lut = "off";
defparam \RegisterBank[7][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N58
dffeas \RegisterBank[7][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][17] .is_wysiwyg = "true";
defparam \RegisterBank[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N9
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \RegisterBank[3][17]~q  & ( \RegisterBank[7][17]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\RegisterBank[11][17]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[15][17]~q ))) ) ) ) # ( 
// !\RegisterBank[3][17]~q  & ( \RegisterBank[7][17]~q  & ( (!\readRegister[3]~input_o  & (\readRegister[2]~input_o )) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[11][17]~q ))) # (\readRegister[2]~input_o  & 
// (\RegisterBank[15][17]~q )))) ) ) ) # ( \RegisterBank[3][17]~q  & ( !\RegisterBank[7][17]~q  & ( (!\readRegister[3]~input_o  & (!\readRegister[2]~input_o )) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[11][17]~q ))) # 
// (\readRegister[2]~input_o  & (\RegisterBank[15][17]~q )))) ) ) ) # ( !\RegisterBank[3][17]~q  & ( !\RegisterBank[7][17]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[11][17]~q ))) # (\readRegister[2]~input_o  & 
// (\RegisterBank[15][17]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[15][17]~q ),
	.datad(!\RegisterBank[11][17]~q ),
	.datae(!\RegisterBank[3][17]~q ),
	.dataf(!\RegisterBank[7][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N43
dffeas \RegisterBank[0][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][17] .is_wysiwyg = "true";
defparam \RegisterBank[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \RegisterBank[12][17]~feeder (
// Equation(s):
// \RegisterBank[12][17]~feeder_combout  = ( \writeValue[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][17]~feeder .extended_lut = "off";
defparam \RegisterBank[12][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N20
dffeas \RegisterBank[12][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][17] .is_wysiwyg = "true";
defparam \RegisterBank[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \RegisterBank[4][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][17] .is_wysiwyg = "true";
defparam \RegisterBank[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N12
cyclonev_lcell_comb \RegisterBank[8][17]~feeder (
// Equation(s):
// \RegisterBank[8][17]~feeder_combout  = ( \writeValue[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][17]~feeder .extended_lut = "off";
defparam \RegisterBank[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N13
dffeas \RegisterBank[8][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][17] .is_wysiwyg = "true";
defparam \RegisterBank[8][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \RegisterBank[4][17]~q  & ( \RegisterBank[8][17]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[0][17]~q ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # 
// (\RegisterBank[12][17]~q )))) ) ) ) # ( !\RegisterBank[4][17]~q  & ( \RegisterBank[8][17]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[0][17]~q ))) # (\readRegister[2]~input_o  & (((\RegisterBank[12][17]~q  & 
// \readRegister[3]~input_o )))) ) ) ) # ( \RegisterBank[4][17]~q  & ( !\RegisterBank[8][17]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[0][17]~q  & ((!\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # 
// (\RegisterBank[12][17]~q )))) ) ) ) # ( !\RegisterBank[4][17]~q  & ( !\RegisterBank[8][17]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[0][17]~q  & ((!\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((\RegisterBank[12][17]~q  & 
// \readRegister[3]~input_o )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[0][17]~q ),
	.datac(!\RegisterBank[12][17]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[4][17]~q ),
	.dataf(!\RegisterBank[8][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N25
dffeas \RegisterBank[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][17] .is_wysiwyg = "true";
defparam \RegisterBank[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N53
dffeas \RegisterBank[9][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][17] .is_wysiwyg = "true";
defparam \RegisterBank[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \RegisterBank[5][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][17] .is_wysiwyg = "true";
defparam \RegisterBank[5][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \RegisterBank[13][17]~feeder (
// Equation(s):
// \RegisterBank[13][17]~feeder_combout  = ( \writeValue[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][17]~feeder .extended_lut = "off";
defparam \RegisterBank[13][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N14
dffeas \RegisterBank[13][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][17] .is_wysiwyg = "true";
defparam \RegisterBank[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N57
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \RegisterBank[5][17]~q  & ( \RegisterBank[13][17]~q  & ( ((!\readRegister[3]~input_o  & (\RegisterBank[1][17]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[9][17]~q )))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[5][17]~q  & ( \RegisterBank[13][17]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[1][17]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[9][17]~q ))))) # (\readRegister[2]~input_o  & 
// (((\readRegister[3]~input_o )))) ) ) ) # ( \RegisterBank[5][17]~q  & ( !\RegisterBank[13][17]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[1][17]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[9][17]~q ))))) # 
// (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )))) ) ) ) # ( !\RegisterBank[5][17]~q  & ( !\RegisterBank[13][17]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[1][17]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[9][17]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[1][17]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[9][17]~q ),
	.datae(!\RegisterBank[5][17]~q ),
	.dataf(!\RegisterBank[13][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h202A707A252F757F;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \RegisterBank[10][17]~feeder (
// Equation(s):
// \RegisterBank[10][17]~feeder_combout  = ( \writeValue[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][17]~feeder .extended_lut = "off";
defparam \RegisterBank[10][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N37
dffeas \RegisterBank[10][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][17] .is_wysiwyg = "true";
defparam \RegisterBank[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N14
dffeas \RegisterBank[14][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][17] .is_wysiwyg = "true";
defparam \RegisterBank[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \RegisterBank[2][17]~feeder (
// Equation(s):
// \RegisterBank[2][17]~feeder_combout  = ( \writeValue[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][17]~feeder .extended_lut = "off";
defparam \RegisterBank[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N52
dffeas \RegisterBank[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][17] .is_wysiwyg = "true";
defparam \RegisterBank[2][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \RegisterBank[6][17]~feeder (
// Equation(s):
// \RegisterBank[6][17]~feeder_combout  = ( \writeValue[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][17]~feeder .extended_lut = "off";
defparam \RegisterBank[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N22
dffeas \RegisterBank[6][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][17] .is_wysiwyg = "true";
defparam \RegisterBank[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N15
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \RegisterBank[2][17]~q  & ( \RegisterBank[6][17]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & (\RegisterBank[10][17]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[14][17]~q )))) ) ) ) # ( 
// !\RegisterBank[2][17]~q  & ( \RegisterBank[6][17]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[10][17]~q  & ((\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\RegisterBank[14][17]~q )))) ) ) ) # ( 
// \RegisterBank[2][17]~q  & ( !\RegisterBank[6][17]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # (\RegisterBank[10][17]~q ))) # (\readRegister[2]~input_o  & (((\RegisterBank[14][17]~q  & \readRegister[3]~input_o )))) ) ) ) # ( 
// !\RegisterBank[2][17]~q  & ( !\RegisterBank[6][17]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[10][17]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[14][17]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[10][17]~q ),
	.datac(!\RegisterBank[14][17]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[2][17]~q ),
	.dataf(!\RegisterBank[6][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( \Mux14~1_combout  & ( \Mux14~2_combout  & ( (!\readRegister[1]~input_o  & (((\Mux14~0_combout ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux14~3_combout ))) ) ) ) # ( 
// !\Mux14~1_combout  & ( \Mux14~2_combout  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \Mux14~0_combout )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux14~3_combout ))) ) ) ) # ( \Mux14~1_combout  & ( 
// !\Mux14~2_combout  & ( (!\readRegister[1]~input_o  & (((\Mux14~0_combout ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\Mux14~3_combout  & (\readRegister[0]~input_o ))) ) ) ) # ( !\Mux14~1_combout  & ( !\Mux14~2_combout  & ( 
// (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \Mux14~0_combout )))) # (\readRegister[1]~input_o  & (\Mux14~3_combout  & (\readRegister[0]~input_o ))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\Mux14~3_combout ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\Mux14~0_combout ),
	.datae(!\Mux14~1_combout ),
	.dataf(!\Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N32
dffeas \readValue[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[17]~reg0 .is_wysiwyg = "true";
defparam \readValue[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N0
cyclonev_lcell_comb \RegisterBank[7][18]~feeder (
// Equation(s):
// \RegisterBank[7][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][18]~feeder .extended_lut = "off";
defparam \RegisterBank[7][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N2
dffeas \RegisterBank[7][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][18] .is_wysiwyg = "true";
defparam \RegisterBank[7][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \RegisterBank[4][18]~feeder (
// Equation(s):
// \RegisterBank[4][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][18]~feeder .extended_lut = "off";
defparam \RegisterBank[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N4
dffeas \RegisterBank[4][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][18] .is_wysiwyg = "true";
defparam \RegisterBank[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N33
cyclonev_lcell_comb \RegisterBank[6][18]~feeder (
// Equation(s):
// \RegisterBank[6][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][18]~feeder .extended_lut = "off";
defparam \RegisterBank[6][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N34
dffeas \RegisterBank[6][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][18] .is_wysiwyg = "true";
defparam \RegisterBank[6][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N6
cyclonev_lcell_comb \RegisterBank[5][18]~feeder (
// Equation(s):
// \RegisterBank[5][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[5][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[5][18]~feeder .extended_lut = "off";
defparam \RegisterBank[5][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[5][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N8
dffeas \RegisterBank[5][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[5][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(gnd),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][18] .is_wysiwyg = "true";
defparam \RegisterBank[5][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N27
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \RegisterBank[6][18]~q  & ( \RegisterBank[5][18]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[4][18]~q ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # 
// (\RegisterBank[7][18]~q ))) ) ) ) # ( !\RegisterBank[6][18]~q  & ( \RegisterBank[5][18]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[4][18]~q ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\RegisterBank[7][18]~q  & 
// (\readRegister[0]~input_o ))) ) ) ) # ( \RegisterBank[6][18]~q  & ( !\RegisterBank[5][18]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[4][18]~q )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # 
// (\RegisterBank[7][18]~q ))) ) ) ) # ( !\RegisterBank[6][18]~q  & ( !\RegisterBank[5][18]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[4][18]~q )))) # (\readRegister[1]~input_o  & (\RegisterBank[7][18]~q  & 
// (\readRegister[0]~input_o ))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[7][18]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[4][18]~q ),
	.datae(!\RegisterBank[6][18]~q ),
	.dataf(!\RegisterBank[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N31
dffeas \RegisterBank[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][18] .is_wysiwyg = "true";
defparam \RegisterBank[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \RegisterBank[2][18]~feeder (
// Equation(s):
// \RegisterBank[2][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][18]~feeder .extended_lut = "off";
defparam \RegisterBank[2][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \RegisterBank[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][18] .is_wysiwyg = "true";
defparam \RegisterBank[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \RegisterBank[0][18]~feeder (
// Equation(s):
// \RegisterBank[0][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][18]~feeder .extended_lut = "off";
defparam \RegisterBank[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \RegisterBank[0][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][18] .is_wysiwyg = "true";
defparam \RegisterBank[0][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \RegisterBank[3][18]~feeder (
// Equation(s):
// \RegisterBank[3][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][18]~feeder .extended_lut = "off";
defparam \RegisterBank[3][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \RegisterBank[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][18] .is_wysiwyg = "true";
defparam \RegisterBank[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N51
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \RegisterBank[0][18]~q  & ( \RegisterBank[3][18]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[2][18]~q )))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # 
// (\RegisterBank[1][18]~q ))) ) ) ) # ( !\RegisterBank[0][18]~q  & ( \RegisterBank[3][18]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[2][18]~q  & \readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # 
// (\RegisterBank[1][18]~q ))) ) ) ) # ( \RegisterBank[0][18]~q  & ( !\RegisterBank[3][18]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[2][18]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[1][18]~q  & 
// ((!\readRegister[1]~input_o )))) ) ) ) # ( !\RegisterBank[0][18]~q  & ( !\RegisterBank[3][18]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[2][18]~q  & \readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (\RegisterBank[1][18]~q  & 
// ((!\readRegister[1]~input_o )))) ) ) )

	.dataa(!\RegisterBank[1][18]~q ),
	.datab(!\RegisterBank[2][18]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\readRegister[1]~input_o ),
	.datae(!\RegisterBank[0][18]~q ),
	.dataf(!\RegisterBank[3][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \RegisterBank[12][18]~feeder (
// Equation(s):
// \RegisterBank[12][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][18]~feeder .extended_lut = "off";
defparam \RegisterBank[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N50
dffeas \RegisterBank[12][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][18] .is_wysiwyg = "true";
defparam \RegisterBank[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N20
dffeas \RegisterBank[14][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][18] .is_wysiwyg = "true";
defparam \RegisterBank[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N7
dffeas \RegisterBank[13][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][18] .is_wysiwyg = "true";
defparam \RegisterBank[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N0
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \readRegister[0]~input_o  & ( \RegisterBank[15][18]~q  & ( (\RegisterBank[13][18]~q ) # (\readRegister[1]~input_o ) ) ) ) # ( !\readRegister[0]~input_o  & ( \RegisterBank[15][18]~q  & ( (!\readRegister[1]~input_o  & 
// (\RegisterBank[12][18]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[14][18]~q ))) ) ) ) # ( \readRegister[0]~input_o  & ( !\RegisterBank[15][18]~q  & ( (!\readRegister[1]~input_o  & \RegisterBank[13][18]~q ) ) ) ) # ( !\readRegister[0]~input_o  & ( 
// !\RegisterBank[15][18]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[12][18]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[14][18]~q ))) ) ) )

	.dataa(!\RegisterBank[12][18]~q ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[14][18]~q ),
	.datad(!\RegisterBank[13][18]~q ),
	.datae(!\readRegister[0]~input_o ),
	.dataf(!\RegisterBank[15][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h474700CC474733FF;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \RegisterBank[11][18]~feeder (
// Equation(s):
// \RegisterBank[11][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[11][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[11][18]~feeder .extended_lut = "off";
defparam \RegisterBank[11][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[11][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N37
dffeas \RegisterBank[11][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[11][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(gnd),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][18] .is_wysiwyg = "true";
defparam \RegisterBank[11][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb \RegisterBank[8][18]~feeder (
// Equation(s):
// \RegisterBank[8][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][18]~feeder .extended_lut = "off";
defparam \RegisterBank[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \RegisterBank[8][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][18] .is_wysiwyg = "true";
defparam \RegisterBank[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \RegisterBank[9][18]~feeder (
// Equation(s):
// \RegisterBank[9][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][18]~feeder .extended_lut = "off";
defparam \RegisterBank[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \RegisterBank[9][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][18] .is_wysiwyg = "true";
defparam \RegisterBank[9][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \RegisterBank[10][18]~feeder (
// Equation(s):
// \RegisterBank[10][18]~feeder_combout  = ( \writeValue[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][18]~feeder .extended_lut = "off";
defparam \RegisterBank[10][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N40
dffeas \RegisterBank[10][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][18] .is_wysiwyg = "true";
defparam \RegisterBank[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \RegisterBank[9][18]~q  & ( \RegisterBank[10][18]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[8][18]~q ) # (\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # 
// (\RegisterBank[11][18]~q ))) ) ) ) # ( !\RegisterBank[9][18]~q  & ( \RegisterBank[10][18]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[8][18]~q ) # (\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (\RegisterBank[11][18]~q  & 
// (\readRegister[1]~input_o ))) ) ) ) # ( \RegisterBank[9][18]~q  & ( !\RegisterBank[10][18]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o  & \RegisterBank[8][18]~q )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # 
// (\RegisterBank[11][18]~q ))) ) ) ) # ( !\RegisterBank[9][18]~q  & ( !\RegisterBank[10][18]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o  & \RegisterBank[8][18]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[11][18]~q  & 
// (\readRegister[1]~input_o ))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[11][18]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[8][18]~q ),
	.datae(!\RegisterBank[9][18]~q ),
	.dataf(!\RegisterBank[10][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \Mux13~3_combout  & ( \Mux13~2_combout  & ( ((!\readRegister[2]~input_o  & ((\Mux13~0_combout ))) # (\readRegister[2]~input_o  & (\Mux13~1_combout ))) # (\readRegister[3]~input_o ) ) ) ) # ( !\Mux13~3_combout  & ( \Mux13~2_combout  & 
// ( (!\readRegister[2]~input_o  & (((\Mux13~0_combout )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\Mux13~1_combout ))) ) ) ) # ( \Mux13~3_combout  & ( !\Mux13~2_combout  & ( (!\readRegister[2]~input_o  & 
// (!\readRegister[3]~input_o  & ((\Mux13~0_combout )))) # (\readRegister[2]~input_o  & (((\Mux13~1_combout )) # (\readRegister[3]~input_o ))) ) ) ) # ( !\Mux13~3_combout  & ( !\Mux13~2_combout  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  
// & ((\Mux13~0_combout ))) # (\readRegister[2]~input_o  & (\Mux13~1_combout )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\Mux13~1_combout ),
	.datad(!\Mux13~0_combout ),
	.datae(!\Mux13~3_combout ),
	.dataf(!\Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N43
dffeas \readValue[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[18]~reg0 .is_wysiwyg = "true";
defparam \readValue[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \RegisterBank[9][19]~feeder (
// Equation(s):
// \RegisterBank[9][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][19]~feeder .extended_lut = "off";
defparam \RegisterBank[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N55
dffeas \RegisterBank[9][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][19] .is_wysiwyg = "true";
defparam \RegisterBank[9][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N51
cyclonev_lcell_comb \RegisterBank[1][19]~feeder (
// Equation(s):
// \RegisterBank[1][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][19]~feeder .extended_lut = "off";
defparam \RegisterBank[1][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N52
dffeas \RegisterBank[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][19] .is_wysiwyg = "true";
defparam \RegisterBank[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N53
dffeas \RegisterBank[5][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][19] .is_wysiwyg = "true";
defparam \RegisterBank[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \RegisterBank[13][19]~feeder (
// Equation(s):
// \RegisterBank[13][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][19]~feeder .extended_lut = "off";
defparam \RegisterBank[13][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N34
dffeas \RegisterBank[13][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][19] .is_wysiwyg = "true";
defparam \RegisterBank[13][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \RegisterBank[5][19]~q  & ( \RegisterBank[13][19]~q  & ( ((!\readRegister[3]~input_o  & ((\RegisterBank[1][19]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[9][19]~q ))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[5][19]~q  & ( \RegisterBank[13][19]~q  & ( (!\readRegister[3]~input_o  & (!\readRegister[2]~input_o  & ((\RegisterBank[1][19]~q )))) # (\readRegister[3]~input_o  & (((\RegisterBank[9][19]~q )) # (\readRegister[2]~input_o ))) ) ) ) # ( 
// \RegisterBank[5][19]~q  & ( !\RegisterBank[13][19]~q  & ( (!\readRegister[3]~input_o  & (((\RegisterBank[1][19]~q )) # (\readRegister[2]~input_o ))) # (\readRegister[3]~input_o  & (!\readRegister[2]~input_o  & (\RegisterBank[9][19]~q ))) ) ) ) # ( 
// !\RegisterBank[5][19]~q  & ( !\RegisterBank[13][19]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[1][19]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[9][19]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[9][19]~q ),
	.datad(!\RegisterBank[1][19]~q ),
	.datae(!\RegisterBank[5][19]~q ),
	.dataf(!\RegisterBank[13][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N45
cyclonev_lcell_comb \RegisterBank[7][19]~feeder (
// Equation(s):
// \RegisterBank[7][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][19]~feeder .extended_lut = "off";
defparam \RegisterBank[7][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N47
dffeas \RegisterBank[7][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][19] .is_wysiwyg = "true";
defparam \RegisterBank[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N31
dffeas \RegisterBank[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(vcc),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][19] .is_wysiwyg = "true";
defparam \RegisterBank[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N7
dffeas \RegisterBank[11][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][19] .is_wysiwyg = "true";
defparam \RegisterBank[11][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \RegisterBank[11][19]~q  & ( \RegisterBank[15][19]~q  & ( ((!\readRegister[2]~input_o  & ((\RegisterBank[3][19]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[7][19]~q ))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[11][19]~q  & ( \RegisterBank[15][19]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & ((\RegisterBank[3][19]~q )))) # (\readRegister[2]~input_o  & (((\RegisterBank[7][19]~q )) # (\readRegister[3]~input_o ))) ) ) ) # ( 
// \RegisterBank[11][19]~q  & ( !\RegisterBank[15][19]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[3][19]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\RegisterBank[7][19]~q ))) ) ) ) # ( 
// !\RegisterBank[11][19]~q  & ( !\RegisterBank[15][19]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[3][19]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[7][19]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[7][19]~q ),
	.datad(!\RegisterBank[3][19]~q ),
	.datae(!\RegisterBank[11][19]~q ),
	.dataf(!\RegisterBank[15][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N44
dffeas \RegisterBank[14][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][19] .is_wysiwyg = "true";
defparam \RegisterBank[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N55
dffeas \RegisterBank[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][19] .is_wysiwyg = "true";
defparam \RegisterBank[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N45
cyclonev_lcell_comb \RegisterBank[6][19]~feeder (
// Equation(s):
// \RegisterBank[6][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][19]~feeder .extended_lut = "off";
defparam \RegisterBank[6][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N47
dffeas \RegisterBank[6][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][19] .is_wysiwyg = "true";
defparam \RegisterBank[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N3
cyclonev_lcell_comb \RegisterBank[10][19]~feeder (
// Equation(s):
// \RegisterBank[10][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][19]~feeder .extended_lut = "off";
defparam \RegisterBank[10][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N5
dffeas \RegisterBank[10][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][19] .is_wysiwyg = "true";
defparam \RegisterBank[10][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N39
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \RegisterBank[6][19]~q  & ( \RegisterBank[10][19]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[2][19]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # 
// ((\RegisterBank[14][19]~q )))) ) ) ) # ( !\RegisterBank[6][19]~q  & ( \RegisterBank[10][19]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[2][19]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & 
// (\RegisterBank[14][19]~q ))) ) ) ) # ( \RegisterBank[6][19]~q  & ( !\RegisterBank[10][19]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & ((\RegisterBank[2][19]~q )))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # 
// ((\RegisterBank[14][19]~q )))) ) ) ) # ( !\RegisterBank[6][19]~q  & ( !\RegisterBank[10][19]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & ((\RegisterBank[2][19]~q )))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & 
// (\RegisterBank[14][19]~q ))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[14][19]~q ),
	.datad(!\RegisterBank[2][19]~q ),
	.datae(!\RegisterBank[6][19]~q ),
	.dataf(!\RegisterBank[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \RegisterBank[12][19]~feeder (
// Equation(s):
// \RegisterBank[12][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][19]~feeder .extended_lut = "off";
defparam \RegisterBank[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N25
dffeas \RegisterBank[12][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][19] .is_wysiwyg = "true";
defparam \RegisterBank[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \RegisterBank[4][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][19] .is_wysiwyg = "true";
defparam \RegisterBank[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \RegisterBank[0][19]~feeder (
// Equation(s):
// \RegisterBank[0][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][19]~feeder .extended_lut = "off";
defparam \RegisterBank[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N11
dffeas \RegisterBank[0][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][19] .is_wysiwyg = "true";
defparam \RegisterBank[0][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N51
cyclonev_lcell_comb \RegisterBank[8][19]~feeder (
// Equation(s):
// \RegisterBank[8][19]~feeder_combout  = ( \writeValue[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][19]~feeder .extended_lut = "off";
defparam \RegisterBank[8][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N52
dffeas \RegisterBank[8][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][19] .is_wysiwyg = "true";
defparam \RegisterBank[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \RegisterBank[0][19]~q  & ( \RegisterBank[8][19]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & ((\RegisterBank[4][19]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[12][19]~q ))) ) ) ) # ( 
// !\RegisterBank[0][19]~q  & ( \RegisterBank[8][19]~q  & ( (!\readRegister[2]~input_o  & (\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[4][19]~q ))) # (\readRegister[3]~input_o  & 
// (\RegisterBank[12][19]~q )))) ) ) ) # ( \RegisterBank[0][19]~q  & ( !\RegisterBank[8][19]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[4][19]~q ))) # 
// (\readRegister[3]~input_o  & (\RegisterBank[12][19]~q )))) ) ) ) # ( !\RegisterBank[0][19]~q  & ( !\RegisterBank[8][19]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[4][19]~q ))) # (\readRegister[3]~input_o  & 
// (\RegisterBank[12][19]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[12][19]~q ),
	.datad(!\RegisterBank[4][19]~q ),
	.datae(!\RegisterBank[0][19]~q ),
	.dataf(!\RegisterBank[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \Mux12~2_combout  & ( \Mux12~0_combout  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & (\Mux12~1_combout )) # (\readRegister[1]~input_o  & ((\Mux12~3_combout )))) ) ) ) # ( !\Mux12~2_combout  & ( \Mux12~0_combout  
// & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux12~1_combout ))) # (\readRegister[1]~input_o  & (((\Mux12~3_combout  & \readRegister[0]~input_o )))) ) ) ) # ( \Mux12~2_combout  & ( !\Mux12~0_combout  & ( (!\readRegister[1]~input_o 
//  & (\Mux12~1_combout  & ((\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o ) # (\Mux12~3_combout )))) ) ) ) # ( !\Mux12~2_combout  & ( !\Mux12~0_combout  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o 
//  & (\Mux12~1_combout )) # (\readRegister[1]~input_o  & ((\Mux12~3_combout ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\Mux12~1_combout ),
	.datac(!\Mux12~3_combout ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\Mux12~2_combout ),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \readValue[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[19]~reg0 .is_wysiwyg = "true";
defparam \readValue[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N41
dffeas \RegisterBank[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][20] .is_wysiwyg = "true";
defparam \RegisterBank[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N8
dffeas \RegisterBank[0][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][20] .is_wysiwyg = "true";
defparam \RegisterBank[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N8
dffeas \RegisterBank[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][20] .is_wysiwyg = "true";
defparam \RegisterBank[1][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \RegisterBank[3][20]~feeder (
// Equation(s):
// \RegisterBank[3][20]~feeder_combout  = ( \writeValue[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][20]~feeder .extended_lut = "off";
defparam \RegisterBank[3][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \RegisterBank[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][20] .is_wysiwyg = "true";
defparam \RegisterBank[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \RegisterBank[1][20]~q  & ( \RegisterBank[3][20]~q  & ( ((!\readRegister[1]~input_o  & ((\RegisterBank[0][20]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[2][20]~q ))) # (\readRegister[0]~input_o ) ) ) ) # ( 
// !\RegisterBank[1][20]~q  & ( \RegisterBank[3][20]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[0][20]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[2][20]~q )))) # (\readRegister[0]~input_o  & 
// (\readRegister[1]~input_o )) ) ) ) # ( \RegisterBank[1][20]~q  & ( !\RegisterBank[3][20]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[0][20]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[2][20]~q )))) # 
// (\readRegister[0]~input_o  & (!\readRegister[1]~input_o )) ) ) ) # ( !\RegisterBank[1][20]~q  & ( !\RegisterBank[3][20]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[0][20]~q ))) # (\readRegister[1]~input_o  & 
// (\RegisterBank[2][20]~q )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[2][20]~q ),
	.datad(!\RegisterBank[0][20]~q ),
	.datae(!\RegisterBank[1][20]~q ),
	.dataf(!\RegisterBank[3][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \RegisterBank[4][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][20] .is_wysiwyg = "true";
defparam \RegisterBank[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \RegisterBank[7][20]~feeder (
// Equation(s):
// \RegisterBank[7][20]~feeder_combout  = ( \writeValue[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][20]~feeder .extended_lut = "off";
defparam \RegisterBank[7][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N25
dffeas \RegisterBank[7][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][20] .is_wysiwyg = "true";
defparam \RegisterBank[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N58
dffeas \RegisterBank[6][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][20] .is_wysiwyg = "true";
defparam \RegisterBank[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \RegisterBank[5][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][20] .is_wysiwyg = "true";
defparam \RegisterBank[5][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \RegisterBank[6][20]~q  & ( \RegisterBank[5][20]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o )) # (\RegisterBank[4][20]~q ))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o ) # 
// (\RegisterBank[7][20]~q )))) ) ) ) # ( !\RegisterBank[6][20]~q  & ( \RegisterBank[5][20]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o )) # (\RegisterBank[4][20]~q ))) # (\readRegister[1]~input_o  & (((\RegisterBank[7][20]~q  & 
// \readRegister[0]~input_o )))) ) ) ) # ( \RegisterBank[6][20]~q  & ( !\RegisterBank[5][20]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[4][20]~q  & ((!\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o ) # 
// (\RegisterBank[7][20]~q )))) ) ) ) # ( !\RegisterBank[6][20]~q  & ( !\RegisterBank[5][20]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[4][20]~q  & ((!\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((\RegisterBank[7][20]~q  & 
// \readRegister[0]~input_o )))) ) ) )

	.dataa(!\RegisterBank[4][20]~q ),
	.datab(!\RegisterBank[7][20]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\RegisterBank[6][20]~q ),
	.dataf(!\RegisterBank[5][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h50035F0350F35FF3;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N26
dffeas \RegisterBank[14][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][20] .is_wysiwyg = "true";
defparam \RegisterBank[14][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \RegisterBank[13][20]~feeder (
// Equation(s):
// \RegisterBank[13][20]~feeder_combout  = ( \writeValue[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][20]~feeder .extended_lut = "off";
defparam \RegisterBank[13][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N29
dffeas \RegisterBank[13][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][20] .is_wysiwyg = "true";
defparam \RegisterBank[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N9
cyclonev_lcell_comb \RegisterBank[12][20]~feeder (
// Equation(s):
// \RegisterBank[12][20]~feeder_combout  = ( \writeValue[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][20]~feeder .extended_lut = "off";
defparam \RegisterBank[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N10
dffeas \RegisterBank[12][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][20] .is_wysiwyg = "true";
defparam \RegisterBank[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \RegisterBank[13][20]~q  & ( \RegisterBank[12][20]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\RegisterBank[14][20]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[15][20]~q )))) ) ) ) # ( 
// !\RegisterBank[13][20]~q  & ( \RegisterBank[12][20]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\RegisterBank[14][20]~q ))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o  & \RegisterBank[15][20]~q )))) ) ) ) # ( 
// \RegisterBank[13][20]~q  & ( !\RegisterBank[12][20]~q  & ( (!\readRegister[0]~input_o  & (\RegisterBank[14][20]~q  & (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[15][20]~q )))) ) ) ) # ( 
// !\RegisterBank[13][20]~q  & ( !\RegisterBank[12][20]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][20]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[15][20]~q ))))) ) ) )

	.dataa(!\RegisterBank[14][20]~q ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[15][20]~q ),
	.datae(!\RegisterBank[13][20]~q ),
	.dataf(!\RegisterBank[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N37
dffeas \RegisterBank[11][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][20] .is_wysiwyg = "true";
defparam \RegisterBank[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N55
dffeas \RegisterBank[10][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][20] .is_wysiwyg = "true";
defparam \RegisterBank[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N28
dffeas \RegisterBank[9][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][20] .is_wysiwyg = "true";
defparam \RegisterBank[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N43
dffeas \RegisterBank[8][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][20] .is_wysiwyg = "true";
defparam \RegisterBank[8][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \RegisterBank[9][20]~q  & ( \RegisterBank[8][20]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & ((\RegisterBank[10][20]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[11][20]~q ))) ) ) ) # ( 
// !\RegisterBank[9][20]~q  & ( \RegisterBank[8][20]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[10][20]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[11][20]~q  & (\readRegister[1]~input_o ))) ) ) ) # ( 
// \RegisterBank[9][20]~q  & ( !\RegisterBank[8][20]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o  & \RegisterBank[10][20]~q )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\RegisterBank[11][20]~q ))) ) ) ) # ( 
// !\RegisterBank[9][20]~q  & ( !\RegisterBank[8][20]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[10][20]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[11][20]~q )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[11][20]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[10][20]~q ),
	.datae(!\RegisterBank[9][20]~q ),
	.dataf(!\RegisterBank[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ( \Mux11~3_combout  & ( \Mux11~2_combout  & ( ((!\readRegister[2]~input_o  & (\Mux11~0_combout )) # (\readRegister[2]~input_o  & ((\Mux11~1_combout )))) # (\readRegister[3]~input_o ) ) ) ) # ( !\Mux11~3_combout  & ( \Mux11~2_combout  & 
// ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\Mux11~0_combout )) # (\readRegister[2]~input_o  & ((\Mux11~1_combout ))))) # (\readRegister[3]~input_o  & (!\readRegister[2]~input_o )) ) ) ) # ( \Mux11~3_combout  & ( !\Mux11~2_combout  & ( 
// (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\Mux11~0_combout )) # (\readRegister[2]~input_o  & ((\Mux11~1_combout ))))) # (\readRegister[3]~input_o  & (\readRegister[2]~input_o )) ) ) ) # ( !\Mux11~3_combout  & ( !\Mux11~2_combout  & ( 
// (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\Mux11~0_combout )) # (\readRegister[2]~input_o  & ((\Mux11~1_combout ))))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\Mux11~0_combout ),
	.datad(!\Mux11~1_combout ),
	.datae(!\Mux11~3_combout ),
	.dataf(!\Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~4 .extended_lut = "off";
defparam \Mux11~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N7
dffeas \readValue[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[20]~reg0 .is_wysiwyg = "true";
defparam \readValue[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N22
dffeas \RegisterBank[7][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][21] .is_wysiwyg = "true";
defparam \RegisterBank[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N58
dffeas \RegisterBank[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(vcc),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][21] .is_wysiwyg = "true";
defparam \RegisterBank[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N32
dffeas \RegisterBank[11][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][21] .is_wysiwyg = "true";
defparam \RegisterBank[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N33
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \RegisterBank[3][21]~q  & ( \RegisterBank[11][21]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & ((\RegisterBank[7][21]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[15][21]~q ))) ) ) ) # ( 
// !\RegisterBank[3][21]~q  & ( \RegisterBank[11][21]~q  & ( (!\readRegister[2]~input_o  & (\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[7][21]~q ))) # (\readRegister[3]~input_o  & 
// (\RegisterBank[15][21]~q )))) ) ) ) # ( \RegisterBank[3][21]~q  & ( !\RegisterBank[11][21]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[7][21]~q ))) # 
// (\readRegister[3]~input_o  & (\RegisterBank[15][21]~q )))) ) ) ) # ( !\RegisterBank[3][21]~q  & ( !\RegisterBank[11][21]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[7][21]~q ))) # (\readRegister[3]~input_o  & 
// (\RegisterBank[15][21]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[15][21]~q ),
	.datad(!\RegisterBank[7][21]~q ),
	.datae(!\RegisterBank[3][21]~q ),
	.dataf(!\RegisterBank[11][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \RegisterBank[4][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][21] .is_wysiwyg = "true";
defparam \RegisterBank[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N37
dffeas \RegisterBank[0][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][21] .is_wysiwyg = "true";
defparam \RegisterBank[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \RegisterBank[12][21]~feeder (
// Equation(s):
// \RegisterBank[12][21]~feeder_combout  = ( \writeValue[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][21]~feeder .extended_lut = "off";
defparam \RegisterBank[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N52
dffeas \RegisterBank[12][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][21] .is_wysiwyg = "true";
defparam \RegisterBank[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \RegisterBank[8][21]~feeder (
// Equation(s):
// \RegisterBank[8][21]~feeder_combout  = ( \writeValue[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][21]~feeder .extended_lut = "off";
defparam \RegisterBank[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N31
dffeas \RegisterBank[8][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][21] .is_wysiwyg = "true";
defparam \RegisterBank[8][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \RegisterBank[12][21]~q  & ( \RegisterBank[8][21]~q  & ( ((!\readRegister[2]~input_o  & ((\RegisterBank[0][21]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[4][21]~q ))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[12][21]~q  & ( \RegisterBank[8][21]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[0][21]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\RegisterBank[4][21]~q ))) ) ) ) # ( 
// \RegisterBank[12][21]~q  & ( !\RegisterBank[8][21]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & ((\RegisterBank[0][21]~q )))) # (\readRegister[2]~input_o  & (((\RegisterBank[4][21]~q )) # (\readRegister[3]~input_o ))) ) ) ) # ( 
// !\RegisterBank[12][21]~q  & ( !\RegisterBank[8][21]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[0][21]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[4][21]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[4][21]~q ),
	.datad(!\RegisterBank[0][21]~q ),
	.datae(!\RegisterBank[12][21]~q ),
	.dataf(!\RegisterBank[8][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N58
dffeas \RegisterBank[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][21] .is_wysiwyg = "true";
defparam \RegisterBank[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N4
dffeas \RegisterBank[9][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][21] .is_wysiwyg = "true";
defparam \RegisterBank[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N2
dffeas \RegisterBank[5][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][21] .is_wysiwyg = "true";
defparam \RegisterBank[5][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \RegisterBank[13][21]~feeder (
// Equation(s):
// \RegisterBank[13][21]~feeder_combout  = ( \writeValue[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][21]~feeder .extended_lut = "off";
defparam \RegisterBank[13][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N19
dffeas \RegisterBank[13][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][21] .is_wysiwyg = "true";
defparam \RegisterBank[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \RegisterBank[5][21]~q  & ( \RegisterBank[13][21]~q  & ( ((!\readRegister[3]~input_o  & (\RegisterBank[1][21]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[9][21]~q )))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[5][21]~q  & ( \RegisterBank[13][21]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[1][21]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[9][21]~q ))))) # (\readRegister[2]~input_o  & 
// (((\readRegister[3]~input_o )))) ) ) ) # ( \RegisterBank[5][21]~q  & ( !\RegisterBank[13][21]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[1][21]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[9][21]~q ))))) # 
// (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )))) ) ) ) # ( !\RegisterBank[5][21]~q  & ( !\RegisterBank[13][21]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[1][21]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[9][21]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[1][21]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[9][21]~q ),
	.datae(!\RegisterBank[5][21]~q ),
	.dataf(!\RegisterBank[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h202A707A252F757F;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \RegisterBank[2][21]~feeder (
// Equation(s):
// \RegisterBank[2][21]~feeder_combout  = ( \writeValue[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][21]~feeder .extended_lut = "off";
defparam \RegisterBank[2][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N10
dffeas \RegisterBank[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][21] .is_wysiwyg = "true";
defparam \RegisterBank[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \RegisterBank[10][21]~feeder (
// Equation(s):
// \RegisterBank[10][21]~feeder_combout  = ( \writeValue[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][21]~feeder .extended_lut = "off";
defparam \RegisterBank[10][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \RegisterBank[10][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][21] .is_wysiwyg = "true";
defparam \RegisterBank[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N45
cyclonev_lcell_comb \RegisterBank[14][21]~feeder (
// Equation(s):
// \RegisterBank[14][21]~feeder_combout  = ( \writeValue[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[14][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[14][21]~feeder .extended_lut = "off";
defparam \RegisterBank[14][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[14][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N47
dffeas \RegisterBank[14][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[14][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(gnd),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][21] .is_wysiwyg = "true";
defparam \RegisterBank[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N34
dffeas \RegisterBank[6][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][21] .is_wysiwyg = "true";
defparam \RegisterBank[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \RegisterBank[14][21]~q  & ( \RegisterBank[6][21]~q  & ( ((!\readRegister[3]~input_o  & (\RegisterBank[2][21]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[10][21]~q )))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[14][21]~q  & ( \RegisterBank[6][21]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[2][21]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[10][21]~q ))))) # (\readRegister[2]~input_o  & 
// (((!\readRegister[3]~input_o )))) ) ) ) # ( \RegisterBank[14][21]~q  & ( !\RegisterBank[6][21]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[2][21]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[10][21]~q ))))) # 
// (\readRegister[2]~input_o  & (((\readRegister[3]~input_o )))) ) ) ) # ( !\RegisterBank[14][21]~q  & ( !\RegisterBank[6][21]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[2][21]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[10][21]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[2][21]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[10][21]~q ),
	.datae(!\RegisterBank[14][21]~q ),
	.dataf(!\RegisterBank[6][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h202A252F707A757F;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N57
cyclonev_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ( \Mux10~1_combout  & ( \Mux10~2_combout  & ( (!\readRegister[1]~input_o  & (((\Mux10~0_combout )) # (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # ((\Mux10~3_combout )))) ) ) ) # ( 
// !\Mux10~1_combout  & ( \Mux10~2_combout  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o  & ((\Mux10~0_combout )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # ((\Mux10~3_combout )))) ) ) ) # ( \Mux10~1_combout  & ( 
// !\Mux10~2_combout  & ( (!\readRegister[1]~input_o  & (((\Mux10~0_combout )) # (\readRegister[0]~input_o ))) # (\readRegister[1]~input_o  & (\readRegister[0]~input_o  & (\Mux10~3_combout ))) ) ) ) # ( !\Mux10~1_combout  & ( !\Mux10~2_combout  & ( 
// (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o  & ((\Mux10~0_combout )))) # (\readRegister[1]~input_o  & (\readRegister[0]~input_o  & (\Mux10~3_combout ))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\Mux10~3_combout ),
	.datad(!\Mux10~0_combout ),
	.datae(!\Mux10~1_combout ),
	.dataf(!\Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~4 .extended_lut = "off";
defparam \Mux10~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N58
dffeas \readValue[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[21]~reg0 .is_wysiwyg = "true";
defparam \readValue[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N12
cyclonev_lcell_comb \RegisterBank[6][22]~feeder (
// Equation(s):
// \RegisterBank[6][22]~feeder_combout  = ( \writeValue[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][22]~feeder .extended_lut = "off";
defparam \RegisterBank[6][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N14
dffeas \RegisterBank[6][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][22] .is_wysiwyg = "true";
defparam \RegisterBank[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N4
dffeas \RegisterBank[5][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][22] .is_wysiwyg = "true";
defparam \RegisterBank[5][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \RegisterBank[4][22]~feeder (
// Equation(s):
// \RegisterBank[4][22]~feeder_combout  = ( \writeValue[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][22]~feeder .extended_lut = "off";
defparam \RegisterBank[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N43
dffeas \RegisterBank[4][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][22] .is_wysiwyg = "true";
defparam \RegisterBank[4][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N27
cyclonev_lcell_comb \RegisterBank[7][22]~feeder (
// Equation(s):
// \RegisterBank[7][22]~feeder_combout  = ( \writeValue[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][22]~feeder .extended_lut = "off";
defparam \RegisterBank[7][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N28
dffeas \RegisterBank[7][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][22] .is_wysiwyg = "true";
defparam \RegisterBank[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N54
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \RegisterBank[4][22]~q  & ( \RegisterBank[7][22]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # ((\RegisterBank[5][22]~q )))) # (\readRegister[1]~input_o  & (((\RegisterBank[6][22]~q )) # 
// (\readRegister[0]~input_o ))) ) ) ) # ( !\RegisterBank[4][22]~q  & ( \RegisterBank[7][22]~q  & ( (!\readRegister[1]~input_o  & (\readRegister[0]~input_o  & ((\RegisterBank[5][22]~q )))) # (\readRegister[1]~input_o  & (((\RegisterBank[6][22]~q )) # 
// (\readRegister[0]~input_o ))) ) ) ) # ( \RegisterBank[4][22]~q  & ( !\RegisterBank[7][22]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o ) # ((\RegisterBank[5][22]~q )))) # (\readRegister[1]~input_o  & (!\readRegister[0]~input_o  & 
// (\RegisterBank[6][22]~q ))) ) ) ) # ( !\RegisterBank[4][22]~q  & ( !\RegisterBank[7][22]~q  & ( (!\readRegister[1]~input_o  & (\readRegister[0]~input_o  & ((\RegisterBank[5][22]~q )))) # (\readRegister[1]~input_o  & (!\readRegister[0]~input_o  & 
// (\RegisterBank[6][22]~q ))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[6][22]~q ),
	.datad(!\RegisterBank[5][22]~q ),
	.datae(!\RegisterBank[4][22]~q ),
	.dataf(!\RegisterBank[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \RegisterBank[9][22]~feeder (
// Equation(s):
// \RegisterBank[9][22]~feeder_combout  = ( \writeValue[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][22]~feeder .extended_lut = "off";
defparam \RegisterBank[9][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N37
dffeas \RegisterBank[9][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][22] .is_wysiwyg = "true";
defparam \RegisterBank[9][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \RegisterBank[8][22]~feeder (
// Equation(s):
// \RegisterBank[8][22]~feeder_combout  = ( \writeValue[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][22]~feeder .extended_lut = "off";
defparam \RegisterBank[8][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N49
dffeas \RegisterBank[8][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][22] .is_wysiwyg = "true";
defparam \RegisterBank[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N34
dffeas \RegisterBank[10][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][22] .is_wysiwyg = "true";
defparam \RegisterBank[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N20
dffeas \RegisterBank[11][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][22] .is_wysiwyg = "true";
defparam \RegisterBank[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N15
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( \readRegister[0]~input_o  & ( \RegisterBank[11][22]~q  & ( (\readRegister[1]~input_o ) # (\RegisterBank[9][22]~q ) ) ) ) # ( !\readRegister[0]~input_o  & ( \RegisterBank[11][22]~q  & ( (!\readRegister[1]~input_o  & 
// (\RegisterBank[8][22]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[10][22]~q ))) ) ) ) # ( \readRegister[0]~input_o  & ( !\RegisterBank[11][22]~q  & ( (\RegisterBank[9][22]~q  & !\readRegister[1]~input_o ) ) ) ) # ( !\readRegister[0]~input_o  & ( 
// !\RegisterBank[11][22]~q  & ( (!\readRegister[1]~input_o  & (\RegisterBank[8][22]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[10][22]~q ))) ) ) )

	.dataa(!\RegisterBank[9][22]~q ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[8][22]~q ),
	.datad(!\RegisterBank[10][22]~q ),
	.datae(!\readRegister[0]~input_o ),
	.dataf(!\RegisterBank[11][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h0C3F44440C3F7777;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \RegisterBank[2][22]~feeder (
// Equation(s):
// \RegisterBank[2][22]~feeder_combout  = ( \writeValue[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][22]~feeder .extended_lut = "off";
defparam \RegisterBank[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N34
dffeas \RegisterBank[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][22] .is_wysiwyg = "true";
defparam \RegisterBank[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \RegisterBank[3][22]~feeder (
// Equation(s):
// \RegisterBank[3][22]~feeder_combout  = ( \writeValue[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][22]~feeder .extended_lut = "off";
defparam \RegisterBank[3][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N43
dffeas \RegisterBank[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][22] .is_wysiwyg = "true";
defparam \RegisterBank[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \RegisterBank[0][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][22] .is_wysiwyg = "true";
defparam \RegisterBank[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N13
dffeas \RegisterBank[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][22] .is_wysiwyg = "true";
defparam \RegisterBank[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N45
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \RegisterBank[0][22]~q  & ( \RegisterBank[1][22]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\RegisterBank[2][22]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[3][22]~q )))) ) ) ) # ( 
// !\RegisterBank[0][22]~q  & ( \RegisterBank[1][22]~q  & ( (!\readRegister[1]~input_o  & (\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[2][22]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[3][22]~q ))))) ) ) ) # ( \RegisterBank[0][22]~q  & ( !\RegisterBank[1][22]~q  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[2][22]~q )) # 
// (\readRegister[0]~input_o  & ((\RegisterBank[3][22]~q ))))) ) ) ) # ( !\RegisterBank[0][22]~q  & ( !\RegisterBank[1][22]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[2][22]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[3][22]~q ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[2][22]~q ),
	.datad(!\RegisterBank[3][22]~q ),
	.datae(!\RegisterBank[0][22]~q ),
	.dataf(!\RegisterBank[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N44
dffeas \RegisterBank[14][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][22] .is_wysiwyg = "true";
defparam \RegisterBank[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \RegisterBank[12][22]~feeder (
// Equation(s):
// \RegisterBank[12][22]~feeder_combout  = ( \writeValue[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][22]~feeder .extended_lut = "off";
defparam \RegisterBank[12][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N23
dffeas \RegisterBank[12][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][22] .is_wysiwyg = "true";
defparam \RegisterBank[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N26
dffeas \RegisterBank[13][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][22] .is_wysiwyg = "true";
defparam \RegisterBank[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \RegisterBank[15][22]~q  & ( \RegisterBank[13][22]~q  & ( ((!\readRegister[1]~input_o  & ((\RegisterBank[12][22]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[14][22]~q ))) # (\readRegister[0]~input_o ) ) ) ) # ( 
// !\RegisterBank[15][22]~q  & ( \RegisterBank[13][22]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[12][22]~q ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\RegisterBank[14][22]~q  & (!\readRegister[0]~input_o ))) ) ) ) # ( 
// \RegisterBank[15][22]~q  & ( !\RegisterBank[13][22]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[12][22]~q )))) # (\readRegister[1]~input_o  & (((\readRegister[0]~input_o )) # (\RegisterBank[14][22]~q ))) ) ) ) # ( 
// !\RegisterBank[15][22]~q  & ( !\RegisterBank[13][22]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[12][22]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[14][22]~q )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[14][22]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[12][22]~q ),
	.datae(!\RegisterBank[15][22]~q ),
	.dataf(!\RegisterBank[13][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ( \Mux9~0_combout  & ( \Mux9~3_combout  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o ) # ((\Mux9~1_combout )))) # (\readRegister[3]~input_o  & (((\Mux9~2_combout )) # (\readRegister[2]~input_o ))) ) ) ) # ( 
// !\Mux9~0_combout  & ( \Mux9~3_combout  & ( (!\readRegister[3]~input_o  & (\readRegister[2]~input_o  & (\Mux9~1_combout ))) # (\readRegister[3]~input_o  & (((\Mux9~2_combout )) # (\readRegister[2]~input_o ))) ) ) ) # ( \Mux9~0_combout  & ( !\Mux9~3_combout 
//  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o ) # ((\Mux9~1_combout )))) # (\readRegister[3]~input_o  & (!\readRegister[2]~input_o  & ((\Mux9~2_combout )))) ) ) ) # ( !\Mux9~0_combout  & ( !\Mux9~3_combout  & ( (!\readRegister[3]~input_o  
// & (\readRegister[2]~input_o  & (\Mux9~1_combout ))) # (\readRegister[3]~input_o  & (!\readRegister[2]~input_o  & ((\Mux9~2_combout )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\Mux9~1_combout ),
	.datad(!\Mux9~2_combout ),
	.datae(!\Mux9~0_combout ),
	.dataf(!\Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~4 .extended_lut = "off";
defparam \Mux9~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N19
dffeas \readValue[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[22]~reg0 .is_wysiwyg = "true";
defparam \readValue[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \RegisterBank[9][23]~feeder (
// Equation(s):
// \RegisterBank[9][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][23]~feeder .extended_lut = "off";
defparam \RegisterBank[9][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N40
dffeas \RegisterBank[9][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][23] .is_wysiwyg = "true";
defparam \RegisterBank[9][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_lcell_comb \RegisterBank[1][23]~feeder (
// Equation(s):
// \RegisterBank[1][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][23]~feeder .extended_lut = "off";
defparam \RegisterBank[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N4
dffeas \RegisterBank[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][23] .is_wysiwyg = "true";
defparam \RegisterBank[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \RegisterBank[13][23]~feeder (
// Equation(s):
// \RegisterBank[13][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][23]~feeder .extended_lut = "off";
defparam \RegisterBank[13][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N32
dffeas \RegisterBank[13][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][23] .is_wysiwyg = "true";
defparam \RegisterBank[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N20
dffeas \RegisterBank[5][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][23] .is_wysiwyg = "true";
defparam \RegisterBank[5][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \RegisterBank[13][23]~q  & ( \RegisterBank[5][23]~q  & ( ((!\readRegister[3]~input_o  & ((\RegisterBank[1][23]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[9][23]~q ))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[13][23]~q  & ( \RegisterBank[5][23]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[1][23]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[9][23]~q )))) # (\readRegister[2]~input_o  & 
// (((!\readRegister[3]~input_o )))) ) ) ) # ( \RegisterBank[13][23]~q  & ( !\RegisterBank[5][23]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[1][23]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[9][23]~q )))) # 
// (\readRegister[2]~input_o  & (((\readRegister[3]~input_o )))) ) ) ) # ( !\RegisterBank[13][23]~q  & ( !\RegisterBank[5][23]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[1][23]~q ))) # (\readRegister[3]~input_o  & 
// (\RegisterBank[9][23]~q )))) ) ) )

	.dataa(!\RegisterBank[9][23]~q ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[1][23]~q ),
	.datae(!\RegisterBank[13][23]~q ),
	.dataf(!\RegisterBank[5][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \RegisterBank[7][23]~feeder (
// Equation(s):
// \RegisterBank[7][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][23]~feeder .extended_lut = "off";
defparam \RegisterBank[7][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N10
dffeas \RegisterBank[7][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][23] .is_wysiwyg = "true";
defparam \RegisterBank[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N3
cyclonev_lcell_comb \RegisterBank[3][23]~feeder (
// Equation(s):
// \RegisterBank[3][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][23]~feeder .extended_lut = "off";
defparam \RegisterBank[3][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N4
dffeas \RegisterBank[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][23] .is_wysiwyg = "true";
defparam \RegisterBank[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N32
dffeas \RegisterBank[11][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][23] .is_wysiwyg = "true";
defparam \RegisterBank[11][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( \RegisterBank[3][23]~q  & ( \RegisterBank[11][23]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & (\RegisterBank[7][23]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][23]~q )))) ) ) ) # ( 
// !\RegisterBank[3][23]~q  & ( \RegisterBank[11][23]~q  & ( (!\readRegister[3]~input_o  & (\RegisterBank[7][23]~q  & ((\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o ) # (\RegisterBank[15][23]~q )))) ) ) ) # ( 
// \RegisterBank[3][23]~q  & ( !\RegisterBank[11][23]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )) # (\RegisterBank[7][23]~q ))) # (\readRegister[3]~input_o  & (((\RegisterBank[15][23]~q  & \readRegister[2]~input_o )))) ) ) ) # ( 
// !\RegisterBank[3][23]~q  & ( !\RegisterBank[11][23]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][23]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][23]~q ))))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[7][23]~q ),
	.datac(!\RegisterBank[15][23]~q ),
	.datad(!\readRegister[2]~input_o ),
	.datae(!\RegisterBank[3][23]~q ),
	.dataf(!\RegisterBank[11][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \RegisterBank[12][23]~feeder (
// Equation(s):
// \RegisterBank[12][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][23]~feeder .extended_lut = "off";
defparam \RegisterBank[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N7
dffeas \RegisterBank[12][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][23] .is_wysiwyg = "true";
defparam \RegisterBank[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \RegisterBank[8][23]~feeder (
// Equation(s):
// \RegisterBank[8][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][23]~feeder .extended_lut = "off";
defparam \RegisterBank[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N34
dffeas \RegisterBank[8][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][23] .is_wysiwyg = "true";
defparam \RegisterBank[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \RegisterBank[0][23]~feeder (
// Equation(s):
// \RegisterBank[0][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][23]~feeder .extended_lut = "off";
defparam \RegisterBank[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N47
dffeas \RegisterBank[0][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][23] .is_wysiwyg = "true";
defparam \RegisterBank[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N26
dffeas \RegisterBank[4][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][23] .is_wysiwyg = "true";
defparam \RegisterBank[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N15
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \RegisterBank[0][23]~q  & ( \RegisterBank[4][23]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\RegisterBank[8][23]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[12][23]~q ))) ) ) ) # ( 
// !\RegisterBank[0][23]~q  & ( \RegisterBank[4][23]~q  & ( (!\readRegister[3]~input_o  & (\readRegister[2]~input_o )) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[8][23]~q ))) # (\readRegister[2]~input_o  & 
// (\RegisterBank[12][23]~q )))) ) ) ) # ( \RegisterBank[0][23]~q  & ( !\RegisterBank[4][23]~q  & ( (!\readRegister[3]~input_o  & (!\readRegister[2]~input_o )) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[8][23]~q ))) # 
// (\readRegister[2]~input_o  & (\RegisterBank[12][23]~q )))) ) ) ) # ( !\RegisterBank[0][23]~q  & ( !\RegisterBank[4][23]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[8][23]~q ))) # (\readRegister[2]~input_o  & 
// (\RegisterBank[12][23]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[12][23]~q ),
	.datad(!\RegisterBank[8][23]~q ),
	.datae(!\RegisterBank[0][23]~q ),
	.dataf(!\RegisterBank[4][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N19
dffeas \RegisterBank[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][23] .is_wysiwyg = "true";
defparam \RegisterBank[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N56
dffeas \RegisterBank[14][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][23] .is_wysiwyg = "true";
defparam \RegisterBank[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N3
cyclonev_lcell_comb \RegisterBank[6][23]~feeder (
// Equation(s):
// \RegisterBank[6][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][23]~feeder .extended_lut = "off";
defparam \RegisterBank[6][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N5
dffeas \RegisterBank[6][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][23] .is_wysiwyg = "true";
defparam \RegisterBank[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \RegisterBank[10][23]~feeder (
// Equation(s):
// \RegisterBank[10][23]~feeder_combout  = ( \writeValue[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][23]~feeder .extended_lut = "off";
defparam \RegisterBank[10][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \RegisterBank[10][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][23] .is_wysiwyg = "true";
defparam \RegisterBank[10][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N57
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \RegisterBank[6][23]~q  & ( \RegisterBank[10][23]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[2][23]~q ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # 
// (\RegisterBank[14][23]~q )))) ) ) ) # ( !\RegisterBank[6][23]~q  & ( \RegisterBank[10][23]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[2][23]~q ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & 
// \RegisterBank[14][23]~q )))) ) ) ) # ( \RegisterBank[6][23]~q  & ( !\RegisterBank[10][23]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[2][23]~q  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # 
// (\RegisterBank[14][23]~q )))) ) ) ) # ( !\RegisterBank[6][23]~q  & ( !\RegisterBank[10][23]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[2][23]~q  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & 
// \RegisterBank[14][23]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[2][23]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[14][23]~q ),
	.datae(!\RegisterBank[6][23]~q ),
	.dataf(!\RegisterBank[10][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( \Mux8~0_combout  & ( \Mux8~2_combout  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & (\Mux8~1_combout )) # (\readRegister[1]~input_o  & ((\Mux8~3_combout )))) ) ) ) # ( !\Mux8~0_combout  & ( \Mux8~2_combout  & ( 
// (!\readRegister[0]~input_o  & (\readRegister[1]~input_o )) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\Mux8~1_combout )) # (\readRegister[1]~input_o  & ((\Mux8~3_combout ))))) ) ) ) # ( \Mux8~0_combout  & ( !\Mux8~2_combout  & ( 
// (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o )) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\Mux8~1_combout )) # (\readRegister[1]~input_o  & ((\Mux8~3_combout ))))) ) ) ) # ( !\Mux8~0_combout  & ( !\Mux8~2_combout  & ( 
// (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\Mux8~1_combout )) # (\readRegister[1]~input_o  & ((\Mux8~3_combout ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\Mux8~1_combout ),
	.datad(!\Mux8~3_combout ),
	.datae(!\Mux8~0_combout ),
	.dataf(!\Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N37
dffeas \readValue[23]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[23]~reg0 .is_wysiwyg = "true";
defparam \readValue[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \RegisterBank[0][24]~feeder (
// Equation(s):
// \RegisterBank[0][24]~feeder_combout  = ( \writeValue[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][24]~feeder .extended_lut = "off";
defparam \RegisterBank[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \RegisterBank[0][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][24] .is_wysiwyg = "true";
defparam \RegisterBank[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \RegisterBank[3][24]~feeder (
// Equation(s):
// \RegisterBank[3][24]~feeder_combout  = ( \writeValue[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][24]~feeder .extended_lut = "off";
defparam \RegisterBank[3][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N37
dffeas \RegisterBank[3][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][24] .is_wysiwyg = "true";
defparam \RegisterBank[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N52
dffeas \RegisterBank[2][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][24] .is_wysiwyg = "true";
defparam \RegisterBank[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N26
dffeas \RegisterBank[1][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][24] .is_wysiwyg = "true";
defparam \RegisterBank[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N27
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \readRegister[1]~input_o  & ( \RegisterBank[1][24]~q  & ( (!\readRegister[0]~input_o  & ((\RegisterBank[2][24]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[3][24]~q )) ) ) ) # ( !\readRegister[1]~input_o  & ( 
// \RegisterBank[1][24]~q  & ( (\RegisterBank[0][24]~q ) # (\readRegister[0]~input_o ) ) ) ) # ( \readRegister[1]~input_o  & ( !\RegisterBank[1][24]~q  & ( (!\readRegister[0]~input_o  & ((\RegisterBank[2][24]~q ))) # (\readRegister[0]~input_o  & 
// (\RegisterBank[3][24]~q )) ) ) ) # ( !\readRegister[1]~input_o  & ( !\RegisterBank[1][24]~q  & ( (!\readRegister[0]~input_o  & \RegisterBank[0][24]~q ) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[0][24]~q ),
	.datac(!\RegisterBank[3][24]~q ),
	.datad(!\RegisterBank[2][24]~q ),
	.datae(!\readRegister[1]~input_o ),
	.dataf(!\RegisterBank[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h222205AF777705AF;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N14
dffeas \RegisterBank[14][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][24] .is_wysiwyg = "true";
defparam \RegisterBank[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \RegisterBank[13][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][24] .is_wysiwyg = "true";
defparam \RegisterBank[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \RegisterBank[12][24]~feeder (
// Equation(s):
// \RegisterBank[12][24]~feeder_combout  = ( \writeValue[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][24]~feeder .extended_lut = "off";
defparam \RegisterBank[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N13
dffeas \RegisterBank[12][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][24] .is_wysiwyg = "true";
defparam \RegisterBank[12][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \RegisterBank[13][24]~q  & ( \RegisterBank[12][24]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\RegisterBank[14][24]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[15][24]~q )))) ) ) ) # ( 
// !\RegisterBank[13][24]~q  & ( \RegisterBank[12][24]~q  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][24]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[15][24]~q ))))) ) ) ) # ( \RegisterBank[13][24]~q  & ( !\RegisterBank[12][24]~q  & ( (!\readRegister[1]~input_o  & (\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][24]~q )) # 
// (\readRegister[0]~input_o  & ((\RegisterBank[15][24]~q ))))) ) ) ) # ( !\RegisterBank[13][24]~q  & ( !\RegisterBank[12][24]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[14][24]~q )) # (\readRegister[0]~input_o  & 
// ((\RegisterBank[15][24]~q ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[14][24]~q ),
	.datad(!\RegisterBank[15][24]~q ),
	.datae(!\RegisterBank[13][24]~q ),
	.dataf(!\RegisterBank[12][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N33
cyclonev_lcell_comb \RegisterBank[6][24]~feeder (
// Equation(s):
// \RegisterBank[6][24]~feeder_combout  = ( \writeValue[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][24]~feeder .extended_lut = "off";
defparam \RegisterBank[6][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N34
dffeas \RegisterBank[6][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][24] .is_wysiwyg = "true";
defparam \RegisterBank[6][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \RegisterBank[4][24]~feeder (
// Equation(s):
// \RegisterBank[4][24]~feeder_combout  = ( \writeValue[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][24]~feeder .extended_lut = "off";
defparam \RegisterBank[4][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \RegisterBank[4][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][24] .is_wysiwyg = "true";
defparam \RegisterBank[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N40
dffeas \RegisterBank[7][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][24] .is_wysiwyg = "true";
defparam \RegisterBank[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N19
dffeas \RegisterBank[5][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][24] .is_wysiwyg = "true";
defparam \RegisterBank[5][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \readRegister[0]~input_o  & ( \RegisterBank[5][24]~q  & ( (!\readRegister[1]~input_o ) # (\RegisterBank[7][24]~q ) ) ) ) # ( !\readRegister[0]~input_o  & ( \RegisterBank[5][24]~q  & ( (!\readRegister[1]~input_o  & 
// ((\RegisterBank[4][24]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[6][24]~q )) ) ) ) # ( \readRegister[0]~input_o  & ( !\RegisterBank[5][24]~q  & ( (\readRegister[1]~input_o  & \RegisterBank[7][24]~q ) ) ) ) # ( !\readRegister[0]~input_o  & ( 
// !\RegisterBank[5][24]~q  & ( (!\readRegister[1]~input_o  & ((\RegisterBank[4][24]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[6][24]~q )) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[6][24]~q ),
	.datac(!\RegisterBank[4][24]~q ),
	.datad(!\RegisterBank[7][24]~q ),
	.datae(!\readRegister[0]~input_o ),
	.dataf(!\RegisterBank[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N49
dffeas \RegisterBank[11][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][24] .is_wysiwyg = "true";
defparam \RegisterBank[11][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N51
cyclonev_lcell_comb \RegisterBank[8][24]~feeder (
// Equation(s):
// \RegisterBank[8][24]~feeder_combout  = ( \writeValue[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][24]~feeder .extended_lut = "off";
defparam \RegisterBank[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N52
dffeas \RegisterBank[8][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][24] .is_wysiwyg = "true";
defparam \RegisterBank[8][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N57
cyclonev_lcell_comb \RegisterBank[9][24]~feeder (
// Equation(s):
// \RegisterBank[9][24]~feeder_combout  = ( \writeValue[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][24]~feeder .extended_lut = "off";
defparam \RegisterBank[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N58
dffeas \RegisterBank[9][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][24] .is_wysiwyg = "true";
defparam \RegisterBank[9][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \RegisterBank[10][24]~feeder (
// Equation(s):
// \RegisterBank[10][24]~feeder_combout  = ( \writeValue[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][24]~feeder .extended_lut = "off";
defparam \RegisterBank[10][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \RegisterBank[10][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][24] .is_wysiwyg = "true";
defparam \RegisterBank[10][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N42
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \RegisterBank[9][24]~q  & ( \RegisterBank[10][24]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[8][24]~q ) # (\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # 
// (\RegisterBank[11][24]~q ))) ) ) ) # ( !\RegisterBank[9][24]~q  & ( \RegisterBank[10][24]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[8][24]~q ) # (\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (\RegisterBank[11][24]~q  & 
// (\readRegister[1]~input_o ))) ) ) ) # ( \RegisterBank[9][24]~q  & ( !\RegisterBank[10][24]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o  & \RegisterBank[8][24]~q )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # 
// (\RegisterBank[11][24]~q ))) ) ) ) # ( !\RegisterBank[9][24]~q  & ( !\RegisterBank[10][24]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o  & \RegisterBank[8][24]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[11][24]~q  & 
// (\readRegister[1]~input_o ))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[11][24]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[8][24]~q ),
	.datae(!\RegisterBank[9][24]~q ),
	.dataf(!\RegisterBank[10][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \Mux7~1_combout  & ( \Mux7~2_combout  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\Mux7~0_combout ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\Mux7~3_combout )))) ) ) ) # ( 
// !\Mux7~1_combout  & ( \Mux7~2_combout  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\Mux7~0_combout ))) # (\readRegister[2]~input_o  & (((\Mux7~3_combout  & \readRegister[3]~input_o )))) ) ) ) # ( \Mux7~1_combout  & ( 
// !\Mux7~2_combout  & ( (!\readRegister[2]~input_o  & (\Mux7~0_combout  & ((!\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\Mux7~3_combout )))) ) ) ) # ( !\Mux7~1_combout  & ( !\Mux7~2_combout  & ( 
// (!\readRegister[2]~input_o  & (\Mux7~0_combout  & ((!\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((\Mux7~3_combout  & \readRegister[3]~input_o )))) ) ) )

	.dataa(!\Mux7~0_combout ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\Mux7~3_combout ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\Mux7~1_combout ),
	.dataf(!\Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N50
dffeas \readValue[24]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[24]~reg0 .is_wysiwyg = "true";
defparam \readValue[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \RegisterBank[7][25]~feeder (
// Equation(s):
// \RegisterBank[7][25]~feeder_combout  = ( \writeValue[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][25]~feeder .extended_lut = "off";
defparam \RegisterBank[7][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N43
dffeas \RegisterBank[7][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][25] .is_wysiwyg = "true";
defparam \RegisterBank[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \RegisterBank[3][25]~feeder (
// Equation(s):
// \RegisterBank[3][25]~feeder_combout  = ( \writeValue[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][25]~feeder .extended_lut = "off";
defparam \RegisterBank[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N56
dffeas \RegisterBank[3][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][25] .is_wysiwyg = "true";
defparam \RegisterBank[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N26
dffeas \RegisterBank[11][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][25] .is_wysiwyg = "true";
defparam \RegisterBank[11][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N27
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \RegisterBank[3][25]~q  & ( \RegisterBank[11][25]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & ((\RegisterBank[7][25]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[15][25]~q ))) ) ) ) # ( 
// !\RegisterBank[3][25]~q  & ( \RegisterBank[11][25]~q  & ( (!\readRegister[3]~input_o  & (((\RegisterBank[7][25]~q  & \readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )) # (\RegisterBank[15][25]~q ))) ) ) ) # ( 
// \RegisterBank[3][25]~q  & ( !\RegisterBank[11][25]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o ) # (\RegisterBank[7][25]~q )))) # (\readRegister[3]~input_o  & (\RegisterBank[15][25]~q  & ((\readRegister[2]~input_o )))) ) ) ) # ( 
// !\RegisterBank[3][25]~q  & ( !\RegisterBank[11][25]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[7][25]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[15][25]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[15][25]~q ),
	.datac(!\RegisterBank[7][25]~q ),
	.datad(!\readRegister[2]~input_o ),
	.datae(!\RegisterBank[3][25]~q ),
	.dataf(!\RegisterBank[11][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N1
dffeas \RegisterBank[8][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][25] .is_wysiwyg = "true";
defparam \RegisterBank[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N40
dffeas \RegisterBank[12][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(vcc),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][25] .is_wysiwyg = "true";
defparam \RegisterBank[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N44
dffeas \RegisterBank[4][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][25] .is_wysiwyg = "true";
defparam \RegisterBank[4][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \RegisterBank[0][25]~feeder (
// Equation(s):
// \RegisterBank[0][25]~feeder_combout  = ( \writeValue[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][25]~feeder .extended_lut = "off";
defparam \RegisterBank[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N16
dffeas \RegisterBank[0][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][25] .is_wysiwyg = "true";
defparam \RegisterBank[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \RegisterBank[4][25]~q  & ( \RegisterBank[0][25]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & (\RegisterBank[8][25]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[12][25]~q )))) ) ) ) # ( 
// !\RegisterBank[4][25]~q  & ( \RegisterBank[0][25]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # (\RegisterBank[8][25]~q ))) # (\readRegister[2]~input_o  & (((\RegisterBank[12][25]~q  & \readRegister[3]~input_o )))) ) ) ) # ( 
// \RegisterBank[4][25]~q  & ( !\RegisterBank[0][25]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[8][25]~q  & ((\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # (\RegisterBank[12][25]~q )))) ) ) ) # ( 
// !\RegisterBank[4][25]~q  & ( !\RegisterBank[0][25]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[8][25]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[12][25]~q ))))) ) ) )

	.dataa(!\RegisterBank[8][25]~q ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\RegisterBank[12][25]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[4][25]~q ),
	.dataf(!\RegisterBank[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N31
dffeas \RegisterBank[9][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][25] .is_wysiwyg = "true";
defparam \RegisterBank[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N49
dffeas \RegisterBank[13][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][25] .is_wysiwyg = "true";
defparam \RegisterBank[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N2
dffeas \RegisterBank[5][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][25] .is_wysiwyg = "true";
defparam \RegisterBank[5][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \RegisterBank[1][25]~feeder (
// Equation(s):
// \RegisterBank[1][25]~feeder_combout  = ( \writeValue[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][25]~feeder .extended_lut = "off";
defparam \RegisterBank[1][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N25
dffeas \RegisterBank[1][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][25] .is_wysiwyg = "true";
defparam \RegisterBank[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \RegisterBank[5][25]~q  & ( \RegisterBank[1][25]~q  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & (\RegisterBank[9][25]~q )) # (\readRegister[2]~input_o  & ((\RegisterBank[13][25]~q )))) ) ) ) # ( 
// !\RegisterBank[5][25]~q  & ( \RegisterBank[1][25]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[9][25]~q )) # (\readRegister[2]~input_o  & 
// ((\RegisterBank[13][25]~q ))))) ) ) ) # ( \RegisterBank[5][25]~q  & ( !\RegisterBank[1][25]~q  & ( (!\readRegister[3]~input_o  & (((\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[9][25]~q )) # 
// (\readRegister[2]~input_o  & ((\RegisterBank[13][25]~q ))))) ) ) ) # ( !\RegisterBank[5][25]~q  & ( !\RegisterBank[1][25]~q  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & (\RegisterBank[9][25]~q )) # (\readRegister[2]~input_o  & 
// ((\RegisterBank[13][25]~q ))))) ) ) )

	.dataa(!\RegisterBank[9][25]~q ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[13][25]~q ),
	.datae(!\RegisterBank[5][25]~q ),
	.dataf(!\RegisterBank[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N8
dffeas \RegisterBank[14][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][25] .is_wysiwyg = "true";
defparam \RegisterBank[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \RegisterBank[2][25]~feeder (
// Equation(s):
// \RegisterBank[2][25]~feeder_combout  = ( \writeValue[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][25]~feeder .extended_lut = "off";
defparam \RegisterBank[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N13
dffeas \RegisterBank[2][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][25] .is_wysiwyg = "true";
defparam \RegisterBank[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N36
cyclonev_lcell_comb \RegisterBank[6][25]~feeder (
// Equation(s):
// \RegisterBank[6][25]~feeder_combout  = ( \writeValue[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][25]~feeder .extended_lut = "off";
defparam \RegisterBank[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N38
dffeas \RegisterBank[6][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][25] .is_wysiwyg = "true";
defparam \RegisterBank[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \RegisterBank[10][25]~feeder (
// Equation(s):
// \RegisterBank[10][25]~feeder_combout  = ( \writeValue[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][25]~feeder .extended_lut = "off";
defparam \RegisterBank[10][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N37
dffeas \RegisterBank[10][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][25] .is_wysiwyg = "true";
defparam \RegisterBank[10][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N15
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \RegisterBank[6][25]~q  & ( \RegisterBank[10][25]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[2][25]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # 
// ((\RegisterBank[14][25]~q )))) ) ) ) # ( !\RegisterBank[6][25]~q  & ( \RegisterBank[10][25]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[2][25]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & 
// (\RegisterBank[14][25]~q ))) ) ) ) # ( \RegisterBank[6][25]~q  & ( !\RegisterBank[10][25]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & ((\RegisterBank[2][25]~q )))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # 
// ((\RegisterBank[14][25]~q )))) ) ) ) # ( !\RegisterBank[6][25]~q  & ( !\RegisterBank[10][25]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & ((\RegisterBank[2][25]~q )))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & 
// (\RegisterBank[14][25]~q ))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[14][25]~q ),
	.datad(!\RegisterBank[2][25]~q ),
	.datae(!\RegisterBank[6][25]~q ),
	.dataf(!\RegisterBank[10][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \Mux6~1_combout  & ( \Mux6~2_combout  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\Mux6~0_combout )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux6~3_combout ))) ) ) ) # ( 
// !\Mux6~1_combout  & ( \Mux6~2_combout  & ( (!\readRegister[1]~input_o  & (((\Mux6~0_combout  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )) # (\Mux6~3_combout ))) ) ) ) # ( \Mux6~1_combout  & ( 
// !\Mux6~2_combout  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o ) # (\Mux6~0_combout )))) # (\readRegister[1]~input_o  & (\Mux6~3_combout  & ((\readRegister[0]~input_o )))) ) ) ) # ( !\Mux6~1_combout  & ( !\Mux6~2_combout  & ( 
// (!\readRegister[1]~input_o  & (((\Mux6~0_combout  & !\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\Mux6~3_combout  & ((\readRegister[0]~input_o )))) ) ) )

	.dataa(!\Mux6~3_combout ),
	.datab(!\Mux6~0_combout ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\Mux6~1_combout ),
	.dataf(!\Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N10
dffeas \readValue[25]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[25]~reg0 .is_wysiwyg = "true";
defparam \readValue[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N35
dffeas \RegisterBank[14][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][26] .is_wysiwyg = "true";
defparam \RegisterBank[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N40
dffeas \RegisterBank[13][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][26] .is_wysiwyg = "true";
defparam \RegisterBank[13][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \RegisterBank[12][26]~feeder (
// Equation(s):
// \RegisterBank[12][26]~feeder_combout  = ( \writeValue[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][26]~feeder .extended_lut = "off";
defparam \RegisterBank[12][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N7
dffeas \RegisterBank[12][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][26] .is_wysiwyg = "true";
defparam \RegisterBank[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \RegisterBank[13][26]~q  & ( \RegisterBank[12][26]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & ((\RegisterBank[14][26]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[15][26]~q ))) ) ) ) # ( 
// !\RegisterBank[13][26]~q  & ( \RegisterBank[12][26]~q  & ( (!\readRegister[1]~input_o  & (!\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[14][26]~q ))) # (\readRegister[0]~input_o  & 
// (\RegisterBank[15][26]~q )))) ) ) ) # ( \RegisterBank[13][26]~q  & ( !\RegisterBank[12][26]~q  & ( (!\readRegister[1]~input_o  & (\readRegister[0]~input_o )) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[14][26]~q ))) # 
// (\readRegister[0]~input_o  & (\RegisterBank[15][26]~q )))) ) ) ) # ( !\RegisterBank[13][26]~q  & ( !\RegisterBank[12][26]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[14][26]~q ))) # (\readRegister[0]~input_o  & 
// (\RegisterBank[15][26]~q )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[15][26]~q ),
	.datad(!\RegisterBank[14][26]~q ),
	.datae(!\RegisterBank[13][26]~q ),
	.dataf(!\RegisterBank[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N33
cyclonev_lcell_comb \RegisterBank[8][26]~feeder (
// Equation(s):
// \RegisterBank[8][26]~feeder_combout  = ( \writeValue[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][26]~feeder .extended_lut = "off";
defparam \RegisterBank[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N34
dffeas \RegisterBank[8][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][26] .is_wysiwyg = "true";
defparam \RegisterBank[8][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N6
cyclonev_lcell_comb \RegisterBank[11][26]~feeder (
// Equation(s):
// \RegisterBank[11][26]~feeder_combout  = ( \writeValue[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[11][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[11][26]~feeder .extended_lut = "off";
defparam \RegisterBank[11][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[11][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N7
dffeas \RegisterBank[11][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[11][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(gnd),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][26] .is_wysiwyg = "true";
defparam \RegisterBank[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \RegisterBank[10][26]~feeder (
// Equation(s):
// \RegisterBank[10][26]~feeder_combout  = ( \writeValue[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][26]~feeder .extended_lut = "off";
defparam \RegisterBank[10][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N58
dffeas \RegisterBank[10][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][26] .is_wysiwyg = "true";
defparam \RegisterBank[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N14
dffeas \RegisterBank[9][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][26] .is_wysiwyg = "true";
defparam \RegisterBank[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N36
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \RegisterBank[10][26]~q  & ( \RegisterBank[9][26]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # (\RegisterBank[8][26]~q ))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # 
// (\RegisterBank[11][26]~q )))) ) ) ) # ( !\RegisterBank[10][26]~q  & ( \RegisterBank[9][26]~q  & ( (!\readRegister[0]~input_o  & (\RegisterBank[8][26]~q  & ((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # 
// (\RegisterBank[11][26]~q )))) ) ) ) # ( \RegisterBank[10][26]~q  & ( !\RegisterBank[9][26]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # (\RegisterBank[8][26]~q ))) # (\readRegister[0]~input_o  & (((\RegisterBank[11][26]~q  & 
// \readRegister[1]~input_o )))) ) ) ) # ( !\RegisterBank[10][26]~q  & ( !\RegisterBank[9][26]~q  & ( (!\readRegister[0]~input_o  & (\RegisterBank[8][26]~q  & ((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (((\RegisterBank[11][26]~q  & 
// \readRegister[1]~input_o )))) ) ) )

	.dataa(!\RegisterBank[8][26]~q ),
	.datab(!\RegisterBank[11][26]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\readRegister[1]~input_o ),
	.datae(!\RegisterBank[10][26]~q ),
	.dataf(!\RegisterBank[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N51
cyclonev_lcell_comb \RegisterBank[6][26]~feeder (
// Equation(s):
// \RegisterBank[6][26]~feeder_combout  = ( \writeValue[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][26]~feeder .extended_lut = "off";
defparam \RegisterBank[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N52
dffeas \RegisterBank[6][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][26] .is_wysiwyg = "true";
defparam \RegisterBank[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \RegisterBank[4][26]~feeder (
// Equation(s):
// \RegisterBank[4][26]~feeder_combout  = ( \writeValue[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][26]~feeder .extended_lut = "off";
defparam \RegisterBank[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N40
dffeas \RegisterBank[4][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][26] .is_wysiwyg = "true";
defparam \RegisterBank[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N56
dffeas \RegisterBank[5][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][26] .is_wysiwyg = "true";
defparam \RegisterBank[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y1_N37
dffeas \RegisterBank[7][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][26] .is_wysiwyg = "true";
defparam \RegisterBank[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N54
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \RegisterBank[5][26]~q  & ( \RegisterBank[7][26]~q  & ( ((!\readRegister[1]~input_o  & ((\RegisterBank[4][26]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[6][26]~q ))) # (\readRegister[0]~input_o ) ) ) ) # ( 
// !\RegisterBank[5][26]~q  & ( \RegisterBank[7][26]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o  & \RegisterBank[4][26]~q )))) # (\readRegister[1]~input_o  & (((\readRegister[0]~input_o )) # (\RegisterBank[6][26]~q ))) ) ) ) # ( 
// \RegisterBank[5][26]~q  & ( !\RegisterBank[7][26]~q  & ( (!\readRegister[1]~input_o  & (((\RegisterBank[4][26]~q ) # (\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & (\RegisterBank[6][26]~q  & (!\readRegister[0]~input_o ))) ) ) ) # ( 
// !\RegisterBank[5][26]~q  & ( !\RegisterBank[7][26]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & ((\RegisterBank[4][26]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[6][26]~q )))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[6][26]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[4][26]~q ),
	.datae(!\RegisterBank[5][26]~q ),
	.dataf(!\RegisterBank[7][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \RegisterBank[0][26]~feeder (
// Equation(s):
// \RegisterBank[0][26]~feeder_combout  = ( \writeValue[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][26]~feeder .extended_lut = "off";
defparam \RegisterBank[0][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N52
dffeas \RegisterBank[0][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][26] .is_wysiwyg = "true";
defparam \RegisterBank[0][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \RegisterBank[1][26]~feeder (
// Equation(s):
// \RegisterBank[1][26]~feeder_combout  = ( \writeValue[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][26]~feeder .extended_lut = "off";
defparam \RegisterBank[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N37
dffeas \RegisterBank[1][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][26] .is_wysiwyg = "true";
defparam \RegisterBank[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N27
cyclonev_lcell_comb \RegisterBank[3][26]~feeder (
// Equation(s):
// \RegisterBank[3][26]~feeder_combout  = ( \writeValue[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][26]~feeder .extended_lut = "off";
defparam \RegisterBank[3][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N28
dffeas \RegisterBank[3][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][26] .is_wysiwyg = "true";
defparam \RegisterBank[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N4
dffeas \RegisterBank[2][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(vcc),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][26] .is_wysiwyg = "true";
defparam \RegisterBank[2][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \RegisterBank[3][26]~q  & ( \RegisterBank[2][26]~q  & ( ((!\readRegister[0]~input_o  & (\RegisterBank[0][26]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[1][26]~q )))) # (\readRegister[1]~input_o ) ) ) ) # ( 
// !\RegisterBank[3][26]~q  & ( \RegisterBank[2][26]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[0][26]~q )) # (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & ((\RegisterBank[1][26]~q )))) ) ) ) # ( 
// \RegisterBank[3][26]~q  & ( !\RegisterBank[2][26]~q  & ( (!\readRegister[0]~input_o  & (!\readRegister[1]~input_o  & (\RegisterBank[0][26]~q ))) # (\readRegister[0]~input_o  & (((\RegisterBank[1][26]~q )) # (\readRegister[1]~input_o ))) ) ) ) # ( 
// !\RegisterBank[3][26]~q  & ( !\RegisterBank[2][26]~q  & ( (!\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[0][26]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[1][26]~q ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[0][26]~q ),
	.datad(!\RegisterBank[1][26]~q ),
	.datae(!\RegisterBank[3][26]~q ),
	.dataf(!\RegisterBank[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N3
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \Mux5~1_combout  & ( \Mux5~0_combout  & ( (!\readRegister[3]~input_o ) # ((!\readRegister[2]~input_o  & ((\Mux5~2_combout ))) # (\readRegister[2]~input_o  & (\Mux5~3_combout ))) ) ) ) # ( !\Mux5~1_combout  & ( \Mux5~0_combout  & ( 
// (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # ((\Mux5~2_combout )))) # (\readRegister[2]~input_o  & (\readRegister[3]~input_o  & (\Mux5~3_combout ))) ) ) ) # ( \Mux5~1_combout  & ( !\Mux5~0_combout  & ( (!\readRegister[2]~input_o  & 
// (\readRegister[3]~input_o  & ((\Mux5~2_combout )))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o ) # ((\Mux5~3_combout )))) ) ) ) # ( !\Mux5~1_combout  & ( !\Mux5~0_combout  & ( (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & 
// ((\Mux5~2_combout ))) # (\readRegister[2]~input_o  & (\Mux5~3_combout )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\Mux5~3_combout ),
	.datad(!\Mux5~2_combout ),
	.datae(!\Mux5~1_combout ),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N5
dffeas \readValue[26]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[26]~reg0 .is_wysiwyg = "true";
defparam \readValue[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N55
dffeas \RegisterBank[4][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][27] .is_wysiwyg = "true";
defparam \RegisterBank[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \RegisterBank[0][27]~feeder (
// Equation(s):
// \RegisterBank[0][27]~feeder_combout  = ( \writeValue[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][27]~feeder .extended_lut = "off";
defparam \RegisterBank[0][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N22
dffeas \RegisterBank[0][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][27] .is_wysiwyg = "true";
defparam \RegisterBank[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N43
dffeas \RegisterBank[8][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][27] .is_wysiwyg = "true";
defparam \RegisterBank[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N44
dffeas \RegisterBank[12][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(vcc),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][27] .is_wysiwyg = "true";
defparam \RegisterBank[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \RegisterBank[8][27]~q  & ( \RegisterBank[12][27]~q  & ( ((!\readRegister[2]~input_o  & ((\RegisterBank[0][27]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[4][27]~q ))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[8][27]~q  & ( \RegisterBank[12][27]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[0][27]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[4][27]~q )))) # (\readRegister[3]~input_o  & 
// (((\readRegister[2]~input_o )))) ) ) ) # ( \RegisterBank[8][27]~q  & ( !\RegisterBank[12][27]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[0][27]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[4][27]~q )))) # 
// (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )))) ) ) ) # ( !\RegisterBank[8][27]~q  & ( !\RegisterBank[12][27]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[0][27]~q ))) # (\readRegister[2]~input_o  & 
// (\RegisterBank[4][27]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[4][27]~q ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[0][27]~q ),
	.datae(!\RegisterBank[8][27]~q ),
	.dataf(!\RegisterBank[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N57
cyclonev_lcell_comb \RegisterBank[6][27]~feeder (
// Equation(s):
// \RegisterBank[6][27]~feeder_combout  = ( \writeValue[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][27]~feeder .extended_lut = "off";
defparam \RegisterBank[6][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N58
dffeas \RegisterBank[6][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][27] .is_wysiwyg = "true";
defparam \RegisterBank[6][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \RegisterBank[2][27]~feeder (
// Equation(s):
// \RegisterBank[2][27]~feeder_combout  = ( \writeValue[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][27]~feeder .extended_lut = "off";
defparam \RegisterBank[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N43
dffeas \RegisterBank[2][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][27] .is_wysiwyg = "true";
defparam \RegisterBank[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N2
dffeas \RegisterBank[14][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][27] .is_wysiwyg = "true";
defparam \RegisterBank[14][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \RegisterBank[10][27]~feeder (
// Equation(s):
// \RegisterBank[10][27]~feeder_combout  = ( \writeValue[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][27]~feeder .extended_lut = "off";
defparam \RegisterBank[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \RegisterBank[10][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][27] .is_wysiwyg = "true";
defparam \RegisterBank[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \RegisterBank[14][27]~q  & ( \RegisterBank[10][27]~q  & ( ((!\readRegister[2]~input_o  & ((\RegisterBank[2][27]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[6][27]~q ))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[14][27]~q  & ( \RegisterBank[10][27]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[2][27]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[6][27]~q )))) # (\readRegister[3]~input_o  & 
// (((!\readRegister[2]~input_o )))) ) ) ) # ( \RegisterBank[14][27]~q  & ( !\RegisterBank[10][27]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[2][27]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[6][27]~q )))) # 
// (\readRegister[3]~input_o  & (((\readRegister[2]~input_o )))) ) ) ) # ( !\RegisterBank[14][27]~q  & ( !\RegisterBank[10][27]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[2][27]~q ))) # (\readRegister[2]~input_o  & 
// (\RegisterBank[6][27]~q )))) ) ) )

	.dataa(!\RegisterBank[6][27]~q ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[2][27]~q ),
	.datae(!\RegisterBank[14][27]~q ),
	.dataf(!\RegisterBank[10][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N33
cyclonev_lcell_comb \RegisterBank[5][27]~feeder (
// Equation(s):
// \RegisterBank[5][27]~feeder_combout  = ( \writeValue[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[5][27]~feeder .extended_lut = "off";
defparam \RegisterBank[5][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N35
dffeas \RegisterBank[5][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(gnd),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][27] .is_wysiwyg = "true";
defparam \RegisterBank[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N44
dffeas \RegisterBank[13][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][27] .is_wysiwyg = "true";
defparam \RegisterBank[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \RegisterBank[9][27]~feeder (
// Equation(s):
// \RegisterBank[9][27]~feeder_combout  = ( \writeValue[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][27]~feeder .extended_lut = "off";
defparam \RegisterBank[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N4
dffeas \RegisterBank[9][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][27] .is_wysiwyg = "true";
defparam \RegisterBank[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N19
dffeas \RegisterBank[1][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][27] .is_wysiwyg = "true";
defparam \RegisterBank[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \RegisterBank[9][27]~q  & ( \RegisterBank[1][27]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & (\RegisterBank[5][27]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[13][27]~q )))) ) ) ) # ( 
// !\RegisterBank[9][27]~q  & ( \RegisterBank[1][27]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[5][27]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[13][27]~q ))))) ) ) ) # ( \RegisterBank[9][27]~q  & ( !\RegisterBank[1][27]~q  & ( (!\readRegister[2]~input_o  & (\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[5][27]~q )) # 
// (\readRegister[3]~input_o  & ((\RegisterBank[13][27]~q ))))) ) ) ) # ( !\RegisterBank[9][27]~q  & ( !\RegisterBank[1][27]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[5][27]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[13][27]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[5][27]~q ),
	.datad(!\RegisterBank[13][27]~q ),
	.datae(!\RegisterBank[9][27]~q ),
	.dataf(!\RegisterBank[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb \RegisterBank[7][27]~feeder (
// Equation(s):
// \RegisterBank[7][27]~feeder_combout  = ( \writeValue[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][27]~feeder .extended_lut = "off";
defparam \RegisterBank[7][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N4
dffeas \RegisterBank[7][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][27] .is_wysiwyg = "true";
defparam \RegisterBank[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N38
dffeas \RegisterBank[11][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][27] .is_wysiwyg = "true";
defparam \RegisterBank[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \RegisterBank[3][27]~feeder (
// Equation(s):
// \RegisterBank[3][27]~feeder_combout  = ( \writeValue[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][27]~feeder .extended_lut = "off";
defparam \RegisterBank[3][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N13
dffeas \RegisterBank[3][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][27] .is_wysiwyg = "true";
defparam \RegisterBank[3][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N39
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \RegisterBank[11][27]~q  & ( \RegisterBank[3][27]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & (\RegisterBank[7][27]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][27]~q )))) ) ) ) # ( 
// !\RegisterBank[11][27]~q  & ( \RegisterBank[3][27]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][27]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[15][27]~q ))))) ) ) ) # ( \RegisterBank[11][27]~q  & ( !\RegisterBank[3][27]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )))) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][27]~q )) # 
// (\readRegister[3]~input_o  & ((\RegisterBank[15][27]~q ))))) ) ) ) # ( !\RegisterBank[11][27]~q  & ( !\RegisterBank[3][27]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][27]~q )) # (\readRegister[3]~input_o  & 
// ((\RegisterBank[15][27]~q ))))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[7][27]~q ),
	.datac(!\RegisterBank[15][27]~q ),
	.datad(!\readRegister[3]~input_o ),
	.datae(!\RegisterBank[11][27]~q ),
	.dataf(!\RegisterBank[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \Mux4~1_combout  & ( \Mux4~3_combout  & ( ((!\readRegister[1]~input_o  & (\Mux4~0_combout )) # (\readRegister[1]~input_o  & ((\Mux4~2_combout )))) # (\readRegister[0]~input_o ) ) ) ) # ( !\Mux4~1_combout  & ( \Mux4~3_combout  & ( 
// (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\Mux4~0_combout )) # (\readRegister[1]~input_o  & ((\Mux4~2_combout ))))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o )))) ) ) ) # ( \Mux4~1_combout  & ( !\Mux4~3_combout  & ( 
// (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\Mux4~0_combout )) # (\readRegister[1]~input_o  & ((\Mux4~2_combout ))))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )))) ) ) ) # ( !\Mux4~1_combout  & ( !\Mux4~3_combout  & ( 
// (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\Mux4~0_combout )) # (\readRegister[1]~input_o  & ((\Mux4~2_combout ))))) ) ) )

	.dataa(!\Mux4~0_combout ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\Mux4~2_combout ),
	.datae(!\Mux4~1_combout ),
	.dataf(!\Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h404C707C434F737F;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N43
dffeas \readValue[27]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[27]~reg0 .is_wysiwyg = "true";
defparam \readValue[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \RegisterBank[14][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][28] .is_wysiwyg = "true";
defparam \RegisterBank[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \RegisterBank[12][28]~feeder (
// Equation(s):
// \RegisterBank[12][28]~feeder_combout  = ( \writeValue[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][28]~feeder .extended_lut = "off";
defparam \RegisterBank[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N37
dffeas \RegisterBank[12][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][28] .is_wysiwyg = "true";
defparam \RegisterBank[12][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N45
cyclonev_lcell_comb \RegisterBank[13][28]~feeder (
// Equation(s):
// \RegisterBank[13][28]~feeder_combout  = ( \writeValue[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][28]~feeder .extended_lut = "off";
defparam \RegisterBank[13][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N46
dffeas \RegisterBank[13][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][28] .is_wysiwyg = "true";
defparam \RegisterBank[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \RegisterBank[12][28]~q  & ( \RegisterBank[13][28]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & ((\RegisterBank[14][28]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[15][28]~q ))) ) ) ) # ( 
// !\RegisterBank[12][28]~q  & ( \RegisterBank[13][28]~q  & ( (!\readRegister[0]~input_o  & (((\RegisterBank[14][28]~q  & \readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\RegisterBank[15][28]~q ))) ) ) ) # ( 
// \RegisterBank[12][28]~q  & ( !\RegisterBank[13][28]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[14][28]~q )))) # (\readRegister[0]~input_o  & (\RegisterBank[15][28]~q  & ((\readRegister[1]~input_o )))) ) ) ) # ( 
// !\RegisterBank[12][28]~q  & ( !\RegisterBank[13][28]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[14][28]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[15][28]~q )))) ) ) )

	.dataa(!\RegisterBank[15][28]~q ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\RegisterBank[14][28]~q ),
	.datad(!\readRegister[1]~input_o ),
	.datae(!\RegisterBank[12][28]~q ),
	.dataf(!\RegisterBank[13][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N46
dffeas \RegisterBank[3][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(vcc),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][28] .is_wysiwyg = "true";
defparam \RegisterBank[3][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N9
cyclonev_lcell_comb \RegisterBank[2][28]~feeder (
// Equation(s):
// \RegisterBank[2][28]~feeder_combout  = ( \writeValue[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][28]~feeder .extended_lut = "off";
defparam \RegisterBank[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N10
dffeas \RegisterBank[2][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][28] .is_wysiwyg = "true";
defparam \RegisterBank[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \RegisterBank[0][28]~feeder (
// Equation(s):
// \RegisterBank[0][28]~feeder_combout  = ( \writeValue[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][28]~feeder .extended_lut = "off";
defparam \RegisterBank[0][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \RegisterBank[0][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][28] .is_wysiwyg = "true";
defparam \RegisterBank[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N17
dffeas \RegisterBank[1][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][28] .is_wysiwyg = "true";
defparam \RegisterBank[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N3
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \RegisterBank[0][28]~q  & ( \RegisterBank[1][28]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & ((\RegisterBank[2][28]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[3][28]~q ))) ) ) ) # ( 
// !\RegisterBank[0][28]~q  & ( \RegisterBank[1][28]~q  & ( (!\readRegister[0]~input_o  & (\readRegister[1]~input_o  & ((\RegisterBank[2][28]~q )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o ) # ((\RegisterBank[3][28]~q )))) ) ) ) # ( 
// \RegisterBank[0][28]~q  & ( !\RegisterBank[1][28]~q  & ( (!\readRegister[0]~input_o  & ((!\readRegister[1]~input_o ) # ((\RegisterBank[2][28]~q )))) # (\readRegister[0]~input_o  & (\readRegister[1]~input_o  & (\RegisterBank[3][28]~q ))) ) ) ) # ( 
// !\RegisterBank[0][28]~q  & ( !\RegisterBank[1][28]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & ((\RegisterBank[2][28]~q ))) # (\readRegister[0]~input_o  & (\RegisterBank[3][28]~q )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[3][28]~q ),
	.datad(!\RegisterBank[2][28]~q ),
	.datae(!\RegisterBank[0][28]~q ),
	.dataf(!\RegisterBank[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \RegisterBank[4][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][28] .is_wysiwyg = "true";
defparam \RegisterBank[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N13
dffeas \RegisterBank[7][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][28] .is_wysiwyg = "true";
defparam \RegisterBank[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N56
dffeas \RegisterBank[5][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][28] .is_wysiwyg = "true";
defparam \RegisterBank[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N14
dffeas \RegisterBank[6][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][28] .is_wysiwyg = "true";
defparam \RegisterBank[6][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N57
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \RegisterBank[5][28]~q  & ( \RegisterBank[6][28]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # (\RegisterBank[4][28]~q ))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[7][28]~q 
// )))) ) ) ) # ( !\RegisterBank[5][28]~q  & ( \RegisterBank[6][28]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )) # (\RegisterBank[4][28]~q ))) # (\readRegister[0]~input_o  & (((\RegisterBank[7][28]~q  & \readRegister[1]~input_o )))) ) 
// ) ) # ( \RegisterBank[5][28]~q  & ( !\RegisterBank[6][28]~q  & ( (!\readRegister[0]~input_o  & (\RegisterBank[4][28]~q  & ((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[7][28]~q )))) ) ) ) # 
// ( !\RegisterBank[5][28]~q  & ( !\RegisterBank[6][28]~q  & ( (!\readRegister[0]~input_o  & (\RegisterBank[4][28]~q  & ((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & (((\RegisterBank[7][28]~q  & \readRegister[1]~input_o )))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[4][28]~q ),
	.datac(!\RegisterBank[7][28]~q ),
	.datad(!\readRegister[1]~input_o ),
	.datae(!\RegisterBank[5][28]~q ),
	.dataf(!\RegisterBank[6][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N22
dffeas \RegisterBank[9][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(vcc),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][28] .is_wysiwyg = "true";
defparam \RegisterBank[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N2
dffeas \RegisterBank[11][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][28] .is_wysiwyg = "true";
defparam \RegisterBank[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N45
cyclonev_lcell_comb \RegisterBank[10][28]~feeder (
// Equation(s):
// \RegisterBank[10][28]~feeder_combout  = ( \writeValue[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][28]~feeder .extended_lut = "off";
defparam \RegisterBank[10][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N47
dffeas \RegisterBank[10][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][28] .is_wysiwyg = "true";
defparam \RegisterBank[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \RegisterBank[8][28]~feeder (
// Equation(s):
// \RegisterBank[8][28]~feeder_combout  = ( \writeValue[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[8][28]~feeder .extended_lut = "off";
defparam \RegisterBank[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N37
dffeas \RegisterBank[8][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(gnd),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][28] .is_wysiwyg = "true";
defparam \RegisterBank[8][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N3
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \RegisterBank[10][28]~q  & ( \RegisterBank[8][28]~q  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & (\RegisterBank[9][28]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[11][28]~q )))) ) ) ) # ( 
// !\RegisterBank[10][28]~q  & ( \RegisterBank[8][28]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[9][28]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[11][28]~q ))))) ) ) ) # ( \RegisterBank[10][28]~q  & ( !\RegisterBank[8][28]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[9][28]~q )) # 
// (\readRegister[1]~input_o  & ((\RegisterBank[11][28]~q ))))) ) ) ) # ( !\RegisterBank[10][28]~q  & ( !\RegisterBank[8][28]~q  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[9][28]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[11][28]~q ))))) ) ) )

	.dataa(!\RegisterBank[9][28]~q ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[11][28]~q ),
	.datae(!\RegisterBank[10][28]~q ),
	.dataf(!\RegisterBank[8][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \Mux3~1_combout  & ( \Mux3~2_combout  & ( (!\readRegister[3]~input_o  & (((\Mux3~0_combout )) # (\readRegister[2]~input_o ))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o ) # ((\Mux3~3_combout )))) ) ) ) # ( 
// !\Mux3~1_combout  & ( \Mux3~2_combout  & ( (!\readRegister[3]~input_o  & (!\readRegister[2]~input_o  & ((\Mux3~0_combout )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o ) # ((\Mux3~3_combout )))) ) ) ) # ( \Mux3~1_combout  & ( 
// !\Mux3~2_combout  & ( (!\readRegister[3]~input_o  & (((\Mux3~0_combout )) # (\readRegister[2]~input_o ))) # (\readRegister[3]~input_o  & (\readRegister[2]~input_o  & (\Mux3~3_combout ))) ) ) ) # ( !\Mux3~1_combout  & ( !\Mux3~2_combout  & ( 
// (!\readRegister[3]~input_o  & (!\readRegister[2]~input_o  & ((\Mux3~0_combout )))) # (\readRegister[3]~input_o  & (\readRegister[2]~input_o  & (\Mux3~3_combout ))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\Mux3~3_combout ),
	.datad(!\Mux3~0_combout ),
	.datae(!\Mux3~1_combout ),
	.dataf(!\Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N37
dffeas \readValue[28]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[28]~reg0 .is_wysiwyg = "true";
defparam \readValue[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N43
dffeas \RegisterBank[5][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][29] .is_wysiwyg = "true";
defparam \RegisterBank[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \RegisterBank[1][29]~feeder (
// Equation(s):
// \RegisterBank[1][29]~feeder_combout  = ( \writeValue[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[1][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[1][29]~feeder .extended_lut = "off";
defparam \RegisterBank[1][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[1][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \RegisterBank[1][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(gnd),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][29] .is_wysiwyg = "true";
defparam \RegisterBank[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N15
cyclonev_lcell_comb \RegisterBank[9][29]~feeder (
// Equation(s):
// \RegisterBank[9][29]~feeder_combout  = ( \writeValue[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][29]~feeder .extended_lut = "off";
defparam \RegisterBank[9][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N16
dffeas \RegisterBank[9][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][29] .is_wysiwyg = "true";
defparam \RegisterBank[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N22
dffeas \RegisterBank[13][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][29] .is_wysiwyg = "true";
defparam \RegisterBank[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \RegisterBank[9][29]~q  & ( \RegisterBank[13][29]~q  & ( ((!\readRegister[2]~input_o  & ((\RegisterBank[1][29]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[5][29]~q ))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[9][29]~q  & ( \RegisterBank[13][29]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[1][29]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[5][29]~q )))) # (\readRegister[3]~input_o  & 
// (((\readRegister[2]~input_o )))) ) ) ) # ( \RegisterBank[9][29]~q  & ( !\RegisterBank[13][29]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[1][29]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[5][29]~q )))) # 
// (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )))) ) ) ) # ( !\RegisterBank[9][29]~q  & ( !\RegisterBank[13][29]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[1][29]~q ))) # (\readRegister[2]~input_o  & 
// (\RegisterBank[5][29]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[5][29]~q ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[1][29]~q ),
	.datae(!\RegisterBank[9][29]~q ),
	.dataf(!\RegisterBank[13][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N42
cyclonev_lcell_comb \RegisterBank[7][29]~feeder (
// Equation(s):
// \RegisterBank[7][29]~feeder_combout  = ( \writeValue[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[7][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[7][29]~feeder .extended_lut = "off";
defparam \RegisterBank[7][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[7][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N43
dffeas \RegisterBank[7][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[7][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(gnd),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][29] .is_wysiwyg = "true";
defparam \RegisterBank[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N38
dffeas \RegisterBank[11][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][29] .is_wysiwyg = "true";
defparam \RegisterBank[11][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \RegisterBank[3][29]~feeder (
// Equation(s):
// \RegisterBank[3][29]~feeder_combout  = ( \writeValue[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][29]~feeder .extended_lut = "off";
defparam \RegisterBank[3][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \RegisterBank[3][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][29] .is_wysiwyg = "true";
defparam \RegisterBank[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \RegisterBank[11][29]~q  & ( \RegisterBank[3][29]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & (\RegisterBank[7][29]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][29]~q )))) ) ) ) # ( 
// !\RegisterBank[11][29]~q  & ( \RegisterBank[3][29]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )) # (\RegisterBank[7][29]~q ))) # (\readRegister[3]~input_o  & (((\RegisterBank[15][29]~q  & \readRegister[2]~input_o )))) ) ) ) # ( 
// \RegisterBank[11][29]~q  & ( !\RegisterBank[3][29]~q  & ( (!\readRegister[3]~input_o  & (\RegisterBank[7][29]~q  & ((\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o ) # (\RegisterBank[15][29]~q )))) ) ) ) # ( 
// !\RegisterBank[11][29]~q  & ( !\RegisterBank[3][29]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & (\RegisterBank[7][29]~q )) # (\readRegister[3]~input_o  & ((\RegisterBank[15][29]~q ))))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[7][29]~q ),
	.datac(!\RegisterBank[15][29]~q ),
	.datad(!\readRegister[2]~input_o ),
	.datae(!\RegisterBank[11][29]~q ),
	.dataf(!\RegisterBank[3][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \RegisterBank[2][29]~feeder (
// Equation(s):
// \RegisterBank[2][29]~feeder_combout  = ( \writeValue[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][29]~feeder .extended_lut = "off";
defparam \RegisterBank[2][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N37
dffeas \RegisterBank[2][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][29] .is_wysiwyg = "true";
defparam \RegisterBank[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N50
dffeas \RegisterBank[14][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][29] .is_wysiwyg = "true";
defparam \RegisterBank[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \RegisterBank[10][29]~feeder (
// Equation(s):
// \RegisterBank[10][29]~feeder_combout  = ( \writeValue[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[10][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[10][29]~feeder .extended_lut = "off";
defparam \RegisterBank[10][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[10][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N46
dffeas \RegisterBank[10][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[10][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(gnd),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][29] .is_wysiwyg = "true";
defparam \RegisterBank[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N3
cyclonev_lcell_comb \RegisterBank[6][29]~feeder (
// Equation(s):
// \RegisterBank[6][29]~feeder_combout  = ( \writeValue[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][29]~feeder .extended_lut = "off";
defparam \RegisterBank[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N4
dffeas \RegisterBank[6][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][29] .is_wysiwyg = "true";
defparam \RegisterBank[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \RegisterBank[10][29]~q  & ( \RegisterBank[6][29]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[2][29]~q ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # 
// (\RegisterBank[14][29]~q )))) ) ) ) # ( !\RegisterBank[10][29]~q  & ( \RegisterBank[6][29]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[2][29]~q  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o ) # 
// (\RegisterBank[14][29]~q )))) ) ) ) # ( \RegisterBank[10][29]~q  & ( !\RegisterBank[6][29]~q  & ( (!\readRegister[2]~input_o  & (((\readRegister[3]~input_o )) # (\RegisterBank[2][29]~q ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & 
// \RegisterBank[14][29]~q )))) ) ) ) # ( !\RegisterBank[10][29]~q  & ( !\RegisterBank[6][29]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[2][29]~q  & (!\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((\readRegister[3]~input_o  & 
// \RegisterBank[14][29]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[2][29]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[14][29]~q ),
	.datae(!\RegisterBank[10][29]~q ),
	.dataf(!\RegisterBank[6][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \RegisterBank[12][29]~feeder (
// Equation(s):
// \RegisterBank[12][29]~feeder_combout  = ( \writeValue[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][29]~feeder .extended_lut = "off";
defparam \RegisterBank[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N38
dffeas \RegisterBank[12][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][29] .is_wysiwyg = "true";
defparam \RegisterBank[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N38
dffeas \RegisterBank[4][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][29] .is_wysiwyg = "true";
defparam \RegisterBank[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \RegisterBank[0][29]~feeder (
// Equation(s):
// \RegisterBank[0][29]~feeder_combout  = ( \writeValue[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[0][29]~feeder .extended_lut = "off";
defparam \RegisterBank[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N52
dffeas \RegisterBank[0][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(gnd),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][29] .is_wysiwyg = "true";
defparam \RegisterBank[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N47
dffeas \RegisterBank[8][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][29] .is_wysiwyg = "true";
defparam \RegisterBank[8][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \RegisterBank[0][29]~q  & ( \RegisterBank[8][29]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & ((\RegisterBank[4][29]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[12][29]~q ))) ) ) ) # ( 
// !\RegisterBank[0][29]~q  & ( \RegisterBank[8][29]~q  & ( (!\readRegister[2]~input_o  & (\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[4][29]~q ))) # (\readRegister[3]~input_o  & 
// (\RegisterBank[12][29]~q )))) ) ) ) # ( \RegisterBank[0][29]~q  & ( !\RegisterBank[8][29]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o )) # (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[4][29]~q ))) # 
// (\readRegister[3]~input_o  & (\RegisterBank[12][29]~q )))) ) ) ) # ( !\RegisterBank[0][29]~q  & ( !\RegisterBank[8][29]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[4][29]~q ))) # (\readRegister[3]~input_o  & 
// (\RegisterBank[12][29]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[12][29]~q ),
	.datad(!\RegisterBank[4][29]~q ),
	.datae(!\RegisterBank[0][29]~q ),
	.dataf(!\RegisterBank[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~2_combout  & ( \Mux2~0_combout  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & (\Mux2~1_combout )) # (\readRegister[1]~input_o  & ((\Mux2~3_combout )))) ) ) ) # ( !\Mux2~2_combout  & ( \Mux2~0_combout  & ( 
// (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\Mux2~1_combout )) # (\readRegister[1]~input_o  & ((\Mux2~3_combout ))))) ) ) ) # ( \Mux2~2_combout  & ( !\Mux2~0_combout  & ( 
// (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\Mux2~1_combout )) # (\readRegister[1]~input_o  & ((\Mux2~3_combout ))))) ) ) ) # ( !\Mux2~2_combout  & ( !\Mux2~0_combout  & ( 
// (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\Mux2~1_combout )) # (\readRegister[1]~input_o  & ((\Mux2~3_combout ))))) ) ) )

	.dataa(!\Mux2~1_combout ),
	.datab(!\readRegister[0]~input_o ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\Mux2~3_combout ),
	.datae(!\Mux2~2_combout ),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \readValue[29]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[29]~reg0 .is_wysiwyg = "true";
defparam \readValue[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N32
dffeas \RegisterBank[14][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][30] .is_wysiwyg = "true";
defparam \RegisterBank[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \RegisterBank[13][30]~feeder (
// Equation(s):
// \RegisterBank[13][30]~feeder_combout  = ( \writeValue[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[13][30]~feeder .extended_lut = "off";
defparam \RegisterBank[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N59
dffeas \RegisterBank[13][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(gnd),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][30] .is_wysiwyg = "true";
defparam \RegisterBank[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N40
dffeas \RegisterBank[12][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(vcc),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][30] .is_wysiwyg = "true";
defparam \RegisterBank[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \RegisterBank[12][30]~q  & ( \RegisterBank[15][30]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o ) # (\RegisterBank[13][30]~q )))) # (\readRegister[1]~input_o  & (((\readRegister[0]~input_o )) # 
// (\RegisterBank[14][30]~q ))) ) ) ) # ( !\RegisterBank[12][30]~q  & ( \RegisterBank[15][30]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o  & \RegisterBank[13][30]~q )))) # (\readRegister[1]~input_o  & (((\readRegister[0]~input_o )) # 
// (\RegisterBank[14][30]~q ))) ) ) ) # ( \RegisterBank[12][30]~q  & ( !\RegisterBank[15][30]~q  & ( (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o ) # (\RegisterBank[13][30]~q )))) # (\readRegister[1]~input_o  & (\RegisterBank[14][30]~q  & 
// (!\readRegister[0]~input_o ))) ) ) ) # ( !\RegisterBank[12][30]~q  & ( !\RegisterBank[15][30]~q  & ( (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o  & \RegisterBank[13][30]~q )))) # (\readRegister[1]~input_o  & (\RegisterBank[14][30]~q  & 
// (!\readRegister[0]~input_o ))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\RegisterBank[14][30]~q ),
	.datac(!\readRegister[0]~input_o ),
	.datad(!\RegisterBank[13][30]~q ),
	.datae(!\RegisterBank[12][30]~q ),
	.dataf(!\RegisterBank[15][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \RegisterBank[2][30]~feeder (
// Equation(s):
// \RegisterBank[2][30]~feeder_combout  = ( \writeValue[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][30]~feeder .extended_lut = "off";
defparam \RegisterBank[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N56
dffeas \RegisterBank[2][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][30] .is_wysiwyg = "true";
defparam \RegisterBank[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N39
cyclonev_lcell_comb \RegisterBank[3][30]~feeder (
// Equation(s):
// \RegisterBank[3][30]~feeder_combout  = ( \writeValue[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][30]~feeder .extended_lut = "off";
defparam \RegisterBank[3][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N40
dffeas \RegisterBank[3][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][30] .is_wysiwyg = "true";
defparam \RegisterBank[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \RegisterBank[1][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][30] .is_wysiwyg = "true";
defparam \RegisterBank[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N16
dffeas \RegisterBank[0][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][30] .is_wysiwyg = "true";
defparam \RegisterBank[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \RegisterBank[1][30]~q  & ( \RegisterBank[0][30]~q  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\RegisterBank[2][30]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[3][30]~q )))) ) ) ) # ( 
// !\RegisterBank[1][30]~q  & ( \RegisterBank[0][30]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )) # (\RegisterBank[2][30]~q ))) # (\readRegister[0]~input_o  & (((\readRegister[1]~input_o  & \RegisterBank[3][30]~q )))) ) ) ) # ( 
// \RegisterBank[1][30]~q  & ( !\RegisterBank[0][30]~q  & ( (!\readRegister[0]~input_o  & (\RegisterBank[2][30]~q  & (\readRegister[1]~input_o ))) # (\readRegister[0]~input_o  & (((!\readRegister[1]~input_o ) # (\RegisterBank[3][30]~q )))) ) ) ) # ( 
// !\RegisterBank[1][30]~q  & ( !\RegisterBank[0][30]~q  & ( (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\RegisterBank[2][30]~q )) # (\readRegister[0]~input_o  & ((\RegisterBank[3][30]~q ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[2][30]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[3][30]~q ),
	.datae(!\RegisterBank[1][30]~q ),
	.dataf(!\RegisterBank[0][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \RegisterBank[10][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][30] .is_wysiwyg = "true";
defparam \RegisterBank[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N40
dffeas \RegisterBank[8][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][30] .is_wysiwyg = "true";
defparam \RegisterBank[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \RegisterBank[9][30]~feeder (
// Equation(s):
// \RegisterBank[9][30]~feeder_combout  = ( \writeValue[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][30]~feeder .extended_lut = "off";
defparam \RegisterBank[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N55
dffeas \RegisterBank[9][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][30] .is_wysiwyg = "true";
defparam \RegisterBank[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N26
dffeas \RegisterBank[11][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][30] .is_wysiwyg = "true";
defparam \RegisterBank[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N57
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \readRegister[0]~input_o  & ( \RegisterBank[11][30]~q  & ( (\RegisterBank[9][30]~q ) # (\readRegister[1]~input_o ) ) ) ) # ( !\readRegister[0]~input_o  & ( \RegisterBank[11][30]~q  & ( (!\readRegister[1]~input_o  & 
// ((\RegisterBank[8][30]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[10][30]~q )) ) ) ) # ( \readRegister[0]~input_o  & ( !\RegisterBank[11][30]~q  & ( (!\readRegister[1]~input_o  & \RegisterBank[9][30]~q ) ) ) ) # ( !\readRegister[0]~input_o  & ( 
// !\RegisterBank[11][30]~q  & ( (!\readRegister[1]~input_o  & ((\RegisterBank[8][30]~q ))) # (\readRegister[1]~input_o  & (\RegisterBank[10][30]~q )) ) ) )

	.dataa(!\RegisterBank[10][30]~q ),
	.datab(!\readRegister[1]~input_o ),
	.datac(!\RegisterBank[8][30]~q ),
	.datad(!\RegisterBank[9][30]~q ),
	.datae(!\readRegister[0]~input_o ),
	.dataf(!\RegisterBank[11][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N41
dffeas \RegisterBank[5][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][30] .is_wysiwyg = "true";
defparam \RegisterBank[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N34
dffeas \RegisterBank[7][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][30] .is_wysiwyg = "true";
defparam \RegisterBank[7][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \RegisterBank[4][30]~feeder (
// Equation(s):
// \RegisterBank[4][30]~feeder_combout  = ( \writeValue[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[4][30]~feeder .extended_lut = "off";
defparam \RegisterBank[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N22
dffeas \RegisterBank[4][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(gnd),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][30] .is_wysiwyg = "true";
defparam \RegisterBank[4][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \RegisterBank[6][30]~feeder (
// Equation(s):
// \RegisterBank[6][30]~feeder_combout  = ( \writeValue[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[6][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[6][30]~feeder .extended_lut = "off";
defparam \RegisterBank[6][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[6][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N41
dffeas \RegisterBank[6][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(gnd),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][30] .is_wysiwyg = "true";
defparam \RegisterBank[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \RegisterBank[4][30]~q  & ( \RegisterBank[6][30]~q  & ( (!\readRegister[0]~input_o ) # ((!\readRegister[1]~input_o  & (\RegisterBank[5][30]~q )) # (\readRegister[1]~input_o  & ((\RegisterBank[7][30]~q )))) ) ) ) # ( 
// !\RegisterBank[4][30]~q  & ( \RegisterBank[6][30]~q  & ( (!\readRegister[0]~input_o  & (((\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[5][30]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[7][30]~q ))))) ) ) ) # ( \RegisterBank[4][30]~q  & ( !\RegisterBank[6][30]~q  & ( (!\readRegister[0]~input_o  & (((!\readRegister[1]~input_o )))) # (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[5][30]~q )) # 
// (\readRegister[1]~input_o  & ((\RegisterBank[7][30]~q ))))) ) ) ) # ( !\RegisterBank[4][30]~q  & ( !\RegisterBank[6][30]~q  & ( (\readRegister[0]~input_o  & ((!\readRegister[1]~input_o  & (\RegisterBank[5][30]~q )) # (\readRegister[1]~input_o  & 
// ((\RegisterBank[7][30]~q ))))) ) ) )

	.dataa(!\readRegister[0]~input_o ),
	.datab(!\RegisterBank[5][30]~q ),
	.datac(!\readRegister[1]~input_o ),
	.datad(!\RegisterBank[7][30]~q ),
	.datae(!\RegisterBank[4][30]~q ),
	.dataf(!\RegisterBank[6][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N48
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \Mux1~2_combout  & ( \Mux1~1_combout  & ( (!\readRegister[3]~input_o  & (((\Mux1~0_combout )) # (\readRegister[2]~input_o ))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o ) # ((\Mux1~3_combout )))) ) ) ) # ( 
// !\Mux1~2_combout  & ( \Mux1~1_combout  & ( (!\readRegister[3]~input_o  & (((\Mux1~0_combout )) # (\readRegister[2]~input_o ))) # (\readRegister[3]~input_o  & (\readRegister[2]~input_o  & (\Mux1~3_combout ))) ) ) ) # ( \Mux1~2_combout  & ( !\Mux1~1_combout 
//  & ( (!\readRegister[3]~input_o  & (!\readRegister[2]~input_o  & ((\Mux1~0_combout )))) # (\readRegister[3]~input_o  & ((!\readRegister[2]~input_o ) # ((\Mux1~3_combout )))) ) ) ) # ( !\Mux1~2_combout  & ( !\Mux1~1_combout  & ( (!\readRegister[3]~input_o  
// & (!\readRegister[2]~input_o  & ((\Mux1~0_combout )))) # (\readRegister[3]~input_o  & (\readRegister[2]~input_o  & (\Mux1~3_combout ))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\readRegister[2]~input_o ),
	.datac(!\Mux1~3_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux1~2_combout ),
	.dataf(!\Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N49
dffeas \readValue[30]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[30]~reg0 .is_wysiwyg = "true";
defparam \readValue[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N49
dffeas \RegisterBank[6][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~7_combout ),
	.sload(vcc),
	.ena(\RegisterBank[6][28]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[6][31] .is_wysiwyg = "true";
defparam \RegisterBank[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \RegisterBank[2][31]~feeder (
// Equation(s):
// \RegisterBank[2][31]~feeder_combout  = ( \writeValue[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[2][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[2][31]~feeder .extended_lut = "off";
defparam \RegisterBank[2][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[2][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N31
dffeas \RegisterBank[2][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~3_combout ),
	.sload(gnd),
	.ena(\RegisterBank[2][25]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[2][31] .is_wysiwyg = "true";
defparam \RegisterBank[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N19
dffeas \RegisterBank[10][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~11_combout ),
	.sload(vcc),
	.ena(\RegisterBank[10][4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[10][31] .is_wysiwyg = "true";
defparam \RegisterBank[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N50
dffeas \RegisterBank[14][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~15_combout ),
	.sload(vcc),
	.ena(\RegisterBank[14][26]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[14][31] .is_wysiwyg = "true";
defparam \RegisterBank[14][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N51
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \RegisterBank[10][31]~q  & ( \RegisterBank[14][31]~q  & ( ((!\readRegister[2]~input_o  & ((\RegisterBank[2][31]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[6][31]~q ))) # (\readRegister[3]~input_o ) ) ) ) # ( 
// !\RegisterBank[10][31]~q  & ( \RegisterBank[14][31]~q  & ( (!\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & ((\RegisterBank[2][31]~q )))) # (\readRegister[2]~input_o  & (((\RegisterBank[6][31]~q )) # (\readRegister[3]~input_o ))) ) ) ) # ( 
// \RegisterBank[10][31]~q  & ( !\RegisterBank[14][31]~q  & ( (!\readRegister[2]~input_o  & (((\RegisterBank[2][31]~q )) # (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (!\readRegister[3]~input_o  & (\RegisterBank[6][31]~q ))) ) ) ) # ( 
// !\RegisterBank[10][31]~q  & ( !\RegisterBank[14][31]~q  & ( (!\readRegister[3]~input_o  & ((!\readRegister[2]~input_o  & ((\RegisterBank[2][31]~q ))) # (\readRegister[2]~input_o  & (\RegisterBank[6][31]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\RegisterBank[6][31]~q ),
	.datad(!\RegisterBank[2][31]~q ),
	.datae(!\RegisterBank[10][31]~q ),
	.dataf(!\RegisterBank[14][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N49
dffeas \RegisterBank[7][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~8_combout ),
	.sload(vcc),
	.ena(\RegisterBank[7][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[7][31] .is_wysiwyg = "true";
defparam \RegisterBank[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N56
dffeas \RegisterBank[11][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~12_combout ),
	.sload(vcc),
	.ena(\RegisterBank[11][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[11][31] .is_wysiwyg = "true";
defparam \RegisterBank[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \RegisterBank[3][31]~feeder (
// Equation(s):
// \RegisterBank[3][31]~feeder_combout  = ( \writeValue[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[3][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[3][31]~feeder .extended_lut = "off";
defparam \RegisterBank[3][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[3][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N52
dffeas \RegisterBank[3][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~4_combout ),
	.sload(gnd),
	.ena(\RegisterBank[3][17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[3][31] .is_wysiwyg = "true";
defparam \RegisterBank[3][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N51
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \RegisterBank[11][31]~q  & ( \RegisterBank[3][31]~q  & ( (!\readRegister[2]~input_o ) # ((!\readRegister[3]~input_o  & ((\RegisterBank[7][31]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[15][31]~q ))) ) ) ) # ( 
// !\RegisterBank[11][31]~q  & ( \RegisterBank[3][31]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o ) # (\RegisterBank[7][31]~q )))) # (\readRegister[3]~input_o  & (\RegisterBank[15][31]~q  & ((\readRegister[2]~input_o )))) ) ) ) # ( 
// \RegisterBank[11][31]~q  & ( !\RegisterBank[3][31]~q  & ( (!\readRegister[3]~input_o  & (((\RegisterBank[7][31]~q  & \readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & (((!\readRegister[2]~input_o )) # (\RegisterBank[15][31]~q ))) ) ) ) # ( 
// !\RegisterBank[11][31]~q  & ( !\RegisterBank[3][31]~q  & ( (\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[7][31]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[15][31]~q )))) ) ) )

	.dataa(!\readRegister[3]~input_o ),
	.datab(!\RegisterBank[15][31]~q ),
	.datac(!\RegisterBank[7][31]~q ),
	.datad(!\readRegister[2]~input_o ),
	.datae(!\RegisterBank[11][31]~q ),
	.dataf(!\RegisterBank[3][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N28
dffeas \RegisterBank[8][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~9_combout ),
	.sload(vcc),
	.ena(\RegisterBank[8][2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[8][31] .is_wysiwyg = "true";
defparam \RegisterBank[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N40
dffeas \RegisterBank[0][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~1_combout ),
	.sload(vcc),
	.ena(\RegisterBank[0][23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[0][31] .is_wysiwyg = "true";
defparam \RegisterBank[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N13
dffeas \RegisterBank[4][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~5_combout ),
	.sload(vcc),
	.ena(\RegisterBank[4][23]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[4][31] .is_wysiwyg = "true";
defparam \RegisterBank[4][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \RegisterBank[12][31]~feeder (
// Equation(s):
// \RegisterBank[12][31]~feeder_combout  = ( \writeValue[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[12][31]~feeder .extended_lut = "off";
defparam \RegisterBank[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N35
dffeas \RegisterBank[12][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~13_combout ),
	.sload(gnd),
	.ena(\RegisterBank[12][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[12][31] .is_wysiwyg = "true";
defparam \RegisterBank[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \RegisterBank[4][31]~q  & ( \RegisterBank[12][31]~q  & ( ((!\readRegister[3]~input_o  & ((\RegisterBank[0][31]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[8][31]~q ))) # (\readRegister[2]~input_o ) ) ) ) # ( 
// !\RegisterBank[4][31]~q  & ( \RegisterBank[12][31]~q  & ( (!\readRegister[3]~input_o  & (((!\readRegister[2]~input_o  & \RegisterBank[0][31]~q )))) # (\readRegister[3]~input_o  & (((\readRegister[2]~input_o )) # (\RegisterBank[8][31]~q ))) ) ) ) # ( 
// \RegisterBank[4][31]~q  & ( !\RegisterBank[12][31]~q  & ( (!\readRegister[3]~input_o  & (((\RegisterBank[0][31]~q ) # (\readRegister[2]~input_o )))) # (\readRegister[3]~input_o  & (\RegisterBank[8][31]~q  & (!\readRegister[2]~input_o ))) ) ) ) # ( 
// !\RegisterBank[4][31]~q  & ( !\RegisterBank[12][31]~q  & ( (!\readRegister[2]~input_o  & ((!\readRegister[3]~input_o  & ((\RegisterBank[0][31]~q ))) # (\readRegister[3]~input_o  & (\RegisterBank[8][31]~q )))) ) ) )

	.dataa(!\RegisterBank[8][31]~q ),
	.datab(!\readRegister[3]~input_o ),
	.datac(!\readRegister[2]~input_o ),
	.datad(!\RegisterBank[0][31]~q ),
	.datae(!\RegisterBank[4][31]~q ),
	.dataf(!\RegisterBank[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N9
cyclonev_lcell_comb \RegisterBank[9][31]~feeder (
// Equation(s):
// \RegisterBank[9][31]~feeder_combout  = ( \writeValue[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeValue[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterBank[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterBank[9][31]~feeder .extended_lut = "off";
defparam \RegisterBank[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterBank[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N10
dffeas \RegisterBank[9][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RegisterBank[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~10_combout ),
	.sload(gnd),
	.ena(\RegisterBank[9][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[9][31] .is_wysiwyg = "true";
defparam \RegisterBank[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N26
dffeas \RegisterBank[5][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~6_combout ),
	.sload(vcc),
	.ena(\RegisterBank[5][18]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[5][31] .is_wysiwyg = "true";
defparam \RegisterBank[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N26
dffeas \RegisterBank[13][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~14_combout ),
	.sload(vcc),
	.ena(\RegisterBank[13][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[13][31] .is_wysiwyg = "true";
defparam \RegisterBank[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N52
dffeas \RegisterBank[1][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeValue[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~2_combout ),
	.sload(vcc),
	.ena(\RegisterBank[1][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterBank[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterBank[1][31] .is_wysiwyg = "true";
defparam \RegisterBank[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N15
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \RegisterBank[13][31]~q  & ( \RegisterBank[1][31]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # (\RegisterBank[9][31]~q ))) # (\readRegister[2]~input_o  & (((\RegisterBank[5][31]~q ) # 
// (\readRegister[3]~input_o )))) ) ) ) # ( !\RegisterBank[13][31]~q  & ( \RegisterBank[1][31]~q  & ( (!\readRegister[2]~input_o  & (((!\readRegister[3]~input_o )) # (\RegisterBank[9][31]~q ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o  & 
// \RegisterBank[5][31]~q )))) ) ) ) # ( \RegisterBank[13][31]~q  & ( !\RegisterBank[1][31]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[9][31]~q  & (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((\RegisterBank[5][31]~q ) # 
// (\readRegister[3]~input_o )))) ) ) ) # ( !\RegisterBank[13][31]~q  & ( !\RegisterBank[1][31]~q  & ( (!\readRegister[2]~input_o  & (\RegisterBank[9][31]~q  & (\readRegister[3]~input_o ))) # (\readRegister[2]~input_o  & (((!\readRegister[3]~input_o  & 
// \RegisterBank[5][31]~q )))) ) ) )

	.dataa(!\readRegister[2]~input_o ),
	.datab(!\RegisterBank[9][31]~q ),
	.datac(!\readRegister[3]~input_o ),
	.datad(!\RegisterBank[5][31]~q ),
	.datae(!\RegisterBank[13][31]~q ),
	.dataf(!\RegisterBank[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~0_combout  & ( \Mux0~1_combout  & ( (!\readRegister[1]~input_o ) # ((!\readRegister[0]~input_o  & (\Mux0~2_combout )) # (\readRegister[0]~input_o  & ((\Mux0~3_combout )))) ) ) ) # ( !\Mux0~0_combout  & ( \Mux0~1_combout  & ( 
// (!\readRegister[1]~input_o  & (((\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\Mux0~2_combout )) # (\readRegister[0]~input_o  & ((\Mux0~3_combout ))))) ) ) ) # ( \Mux0~0_combout  & ( !\Mux0~1_combout  & ( 
// (!\readRegister[1]~input_o  & (((!\readRegister[0]~input_o )))) # (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\Mux0~2_combout )) # (\readRegister[0]~input_o  & ((\Mux0~3_combout ))))) ) ) ) # ( !\Mux0~0_combout  & ( !\Mux0~1_combout  & ( 
// (\readRegister[1]~input_o  & ((!\readRegister[0]~input_o  & (\Mux0~2_combout )) # (\readRegister[0]~input_o  & ((\Mux0~3_combout ))))) ) ) )

	.dataa(!\readRegister[1]~input_o ),
	.datab(!\Mux0~2_combout ),
	.datac(!\Mux0~3_combout ),
	.datad(!\readRegister[0]~input_o ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N49
dffeas \readValue[31]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\readValue[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \readValue[31]~reg0 .is_wysiwyg = "true";
defparam \readValue[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
