Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: main_3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_3"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : main_3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "pwm_42.v" in library work
Module <pwm_42> compiled
No errors in compilation
Analysis of file <"main_3.prj"> succeeded.
 
Compiling vhdl file "C:/Xilinx/BLDC_Controller/clk_change.vhf" in Library work.
Architecture behavioral of Entity cj4ce_mxilinx_clk_change is up to date.
Architecture behavioral of Entity clk_change is up to date.
Compiling vhdl file "C:/Xilinx/BLDC_Controller/PWM_VNB.vhf" in Library work.
Architecture behavioral of Entity ftrse_mxilinx_pwm_vnb is up to date.
Architecture behavioral of Entity cb4re_mxilinx_pwm_vnb is up to date.
Architecture behavioral of Entity pwm_v2_muser_pwm_vnb is up to date.
Architecture behavioral of Entity comparator_muser_pwm_vnb is up to date.
Architecture behavioral of Entity pwm_vnb is up to date.
Compiling vhdl file "C:/Xilinx/BLDC_Controller/PWM_V2.vhf" in Library work.
Architecture behavioral of Entity pwm_v2 is up to date.
Compiling vhdl file "C:/Xilinx/BLDC_Controller/PWM_NB_2.vhf" in Library work.
Architecture behavioral of Entity ftrse_mxilinx_pwm_nb_2 is up to date.
Architecture behavioral of Entity cb4re_mxilinx_pwm_nb_2 is up to date.
Architecture behavioral of Entity pwm_v2_muser_pwm_nb_2 is up to date.
Architecture behavioral of Entity comparator_muser_pwm_nb_2 is up to date.
Architecture behavioral of Entity pwm_nb_2 is up to date.
Compiling vhdl file "C:/Xilinx/BLDC_Controller/PWM.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pwm is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pwm is up to date.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "C:/Xilinx/BLDC_Controller/MAIN.vhf" in Library work.
Architecture behavioral of Entity commutation_muser_main is up to date.
Architecture behavioral of Entity ftrse_mxilinx_main is up to date.
Architecture behavioral of Entity cb4re_mxilinx_main is up to date.
Architecture behavioral of Entity pwm_v2_muser_main is up to date.
Architecture behavioral of Entity comparator_muser_main is up to date.
Architecture behavioral of Entity pwm_vnb_muser_main is up to date.
Architecture behavioral of Entity or6_mxilinx_main is up to date.
Architecture behavioral of Entity m2_1_mxilinx_main is up to date.
Architecture behavioral of Entity main is up to date.
Compiling vhdl file "C:/Xilinx/BLDC_Controller/DEADTIME.vhf" in Library work.
Architecture behavioral of Entity deadtime is up to date.
Compiling vhdl file "C:/Xilinx/BLDC_Controller/Comparator.vhf" in Library work.
Architecture behavioral of Entity pwm_v2_muser_comparator is up to date.
Architecture behavioral of Entity comparator is up to date.
Compiling vhdl file "C:/Xilinx/BLDC_Controller/main_3.vhf" in Library work.
Entity <commutation_muser_main_3> compiled.
Entity <commutation_muser_main_3> (Architecture <behavioral>) compiled.
Entity <main_3> compiled.
Entity <main_3> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/BLDC_Controller/Commutation.vhf" in Library work.
Entity <commutation> compiled.
Entity <commutation> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main_3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Commutation_MUSER_main_3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <pwm_4> in library <work>.

Analyzing hierarchy for module <pwm_42> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main_3> in library <work> (Architecture <behavioral>).
Entity <main_3> analyzed. Unit <main_3> generated.

Analyzing Entity <Commutation_MUSER_main_3> in library <work> (Architecture <behavioral>).
Entity <Commutation_MUSER_main_3> analyzed. Unit <Commutation_MUSER_main_3> generated.

Analyzing module <pwm_4> in library <work>.
Module <pwm_4> is correct for synthesis.
 
Analyzing module <pwm_42> in library <work>.
Module <pwm_42> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pwm_4>.
    Related source file is "pwm_4.v".
    Found 8-bit up counter for signal <Qn>.
    Found 8-bit comparator less for signal <Qn$cmp_lt0000> created at line 41.
    Found 1-bit register for signal <S>.
    Found 8-bit comparator less for signal <S$cmp_lt0000> created at line 51.
    Found 1-bit register for signal <Temp>.
    Found 8-bit comparator greatequal for signal <Temp$cmp_ge0000> created at line 51.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <pwm_4> synthesized.


Synthesizing Unit <pwm_42>.
    Related source file is "pwm_42.v".
    Found 8-bit up counter for signal <Qn>.
    Found 8-bit comparator less for signal <Qn$cmp_lt0000> created at line 41.
    Found 1-bit register for signal <S>.
    Found 8-bit comparator greatequal for signal <S$cmp_ge0000> created at line 51.
    Found 1-bit register for signal <Temp>.
    Found 8-bit comparator less for signal <Temp$cmp_lt0000> created at line 51.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <pwm_42> synthesized.


Synthesizing Unit <Commutation_MUSER_main_3>.
    Related source file is "C:/Xilinx/BLDC_Controller/main_3.vhf".
Unit <Commutation_MUSER_main_3> synthesized.


Synthesizing Unit <main_3>.
    Related source file is "C:/Xilinx/BLDC_Controller/main_3.vhf".
Unit <main_3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 8-bit up counter                                      : 2
# Registers                                            : 4
 1-bit register                                        : 4
# Comparators                                          : 6
 8-bit comparator greatequal                           : 2
 8-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 8-bit up counter                                      : 2
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 6
 8-bit comparator greatequal                           : 2
 8-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main_3> ...

Optimizing unit <pwm_4> ...

Optimizing unit <pwm_42> ...

Optimizing unit <Commutation_MUSER_main_3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_3, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_3.ngr
Top Level Output File Name         : main_3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 120
#      AND2                        : 3
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 14
#      LUT2                        : 18
#      LUT3                        : 4
#      LUT4                        : 4
#      LUT4_L                      : 2
#      MUXCY                       : 30
#      MUXF8                       : 12
#      OR2                         : 4
#      OR3                         : 2
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 20
#      FDE                         : 2
#      FDR                         : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 11
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       26  out of   2448     1%  
 Number of Slice Flip Flops:             20  out of   4896     0%  
 Number of 4 input LUTs:                 51  out of   4896     1%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     92    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.992ns (Maximum Frequency: 200.333MHz)
   Minimum input arrival time before clock: 7.776ns
   Maximum output required time after clock: 6.315ns
   Maximum combinational path delay: 8.255ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.992ns (frequency: 200.333MHz)
  Total number of paths / destination ports: 280 / 38
-------------------------------------------------------------------------
Delay:               4.992ns (Levels of Logic = 9)
  Source:            XLXI_203/Qn_1 (FF)
  Destination:       XLXI_203/S (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_203/Qn_1 to XLXI_203/S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.520  XLXI_203/Qn_1 (XLXI_203/Qn_1)
     LUT2:I1->O            1   0.612   0.000  XLXI_203/Mcompar_S_cmp_lt0000_lut<1> (XLXI_203/Mcompar_S_cmp_lt0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  XLXI_203/Mcompar_S_cmp_lt0000_cy<1> (XLXI_203/Mcompar_S_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_203/Mcompar_S_cmp_lt0000_cy<2> (XLXI_203/Mcompar_S_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_203/Mcompar_S_cmp_lt0000_cy<3> (XLXI_203/Mcompar_S_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_203/Mcompar_S_cmp_lt0000_cy<4> (XLXI_203/Mcompar_S_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_203/Mcompar_S_cmp_lt0000_cy<5> (XLXI_203/Mcompar_S_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_203/Mcompar_S_cmp_lt0000_cy<6> (XLXI_203/Mcompar_S_cmp_lt0000_cy<6>)
     MUXCY:CI->O           3   0.399   0.520  XLXI_203/Mcompar_S_cmp_lt0000_cy<7> (XLXI_203/Mcompar_S_cmp_lt0000_cy<7>)
     LUT2:I1->O            1   0.612   0.357  XLXI_203/S_or00001 (XLXI_203/S_or0000)
     FDR:R                     0.795          XLXI_203/S
    ----------------------------------------
    Total                      4.992ns (3.594ns logic, 1.398ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 184 / 22
-------------------------------------------------------------------------
Offset:              7.776ns (Levels of Logic = 6)
  Source:            H3 (PAD)
  Destination:       XLXI_204/Qn_7 (FF)
  Destination Clock: CLK rising

  Data Path: H3 to XLXI_204/Qn_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.451  H3_IBUF (H3_IBUF)
     INV:I->O              2   0.612   0.380  XLXI_71/XLXI_26 (XLXI_71/XLXN_58)
     OR2:I1->O             2   0.612   0.380  XLXI_71/XLXI_29 (XLXN_171)
     INV:I->O              1   0.612   0.357  XLXI_160 (XLXN_289)
     OR3:I0->O             3   0.612   0.603  XLXI_189 (XLXN_335)
     LUT3:I0->O            8   0.612   0.643  XLXI_204/Qn_not000117 (XLXI_204/Qn_not0001)
     FDR:R                     0.795          XLXI_204/Qn_0
    ----------------------------------------
    Total                      7.776ns (4.961ns logic, 2.815ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              6.315ns (Levels of Logic = 3)
  Source:            XLXI_204/Temp (FF)
  Destination:       AA (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_204/Temp to AA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  XLXI_204/Temp (XLXI_204/Temp)
     OR2:I0->O             6   0.612   0.569  XLXI_192 (XLXN_364)
     MUXF8:S->O            1   0.737   0.357  XLXI_132 (A_OBUF)
     OBUF:I->O                 3.169          A_OBUF (A)
    ----------------------------------------
    Total                      6.315ns (5.032ns logic, 1.283ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               8.255ns (Levels of Logic = 6)
  Source:            H1 (PAD)
  Destination:       AA (PAD)

  Data Path: H1 to AA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.451  H1_IBUF (H1_IBUF)
     INV:I->O              2   0.612   0.380  XLXI_71/XLXI_24 (XLXI_71/XLXN_59)
     OR2:I1->O             2   0.612   0.380  XLXI_71/XLXI_27 (XLXN_167)
     MUXF8:S->O            1   0.737   0.000  XLXI_108 (XLXN_267)
     MUXF8:I0->O           1   0.451   0.357  XLXI_132 (A_OBUF)
     OBUF:I->O                 3.169          A_OBUF (A)
    ----------------------------------------
    Total                      8.255ns (6.687ns logic, 1.568ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.09 secs
 
--> 

Total memory usage is 299556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

