WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500071 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2500072 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2500072 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 96380850 heartbeat IPC: 0.1065 cumulative IPC: 0.1065 (Simulation time: 00 hr 08 min 00 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 93880788 cumulative IPC: 0.1065 (Simulation time: 00 hr 08 min 00 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 93880788 cumulative IPC: 0.1065 (Simulation time: 00 hr 08 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/libquantum_1210B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1065 instructions: 10000001 cycles: 93880788
CPU 0 Branch Prediction Accuracy: 12.91% MPKI: 221.5 Average ROB Occupancy at Mispredict: 0.0002826
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0001
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 222
BRANCH_DIRECT_CALL: 0.0005
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0005

LLC TOTAL        ACCESS:     472986 HIT:     155012 MISS:     317974
LLC LOAD         ACCESS:     317941 HIT:          0 MISS:     317941
LLC RFO          ACCESS:          3 HIT:          0 MISS:          3
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     155012 HIT:     155012 MISS:          0
LLC TRANSLATION  ACCESS:         30 HIT:          0 MISS:         30
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 167.3 cycles
cpu0_DTLB TOTAL        ACCESS:    1599982 HIT:    1595004 MISS:       4978
cpu0_DTLB LOAD         ACCESS:    1599982 HIT:    1595004 MISS:       4978
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 180.6 cycles
cpu0_ITLB TOTAL        ACCESS:         15 HIT:         11 MISS:          4
cpu0_ITLB LOAD         ACCESS:         15 HIT:         11 MISS:          4
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 428 cycles
cpu0_L1D TOTAL        ACCESS:    1604984 HIT:    1286996 MISS:     317988
cpu0_L1D LOAD         ACCESS:    1271703 HIT:     953758 MISS:     317945
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     328294 HIT:     328281 MISS:         13
cpu0_L1D TRANSLATION  ACCESS:       4987 HIT:       4957 MISS:         30
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 199.3 cycles
cpu0_L1I TOTAL        ACCESS:         17 HIT:          4 MISS:         13
cpu0_L1I LOAD         ACCESS:         17 HIT:          4 MISS:         13
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 257.1 cycles
cpu0_L2C TOTAL        ACCESS:     473120 HIT:     155146 MISS:     317974
cpu0_L2C LOAD         ACCESS:     317941 HIT:          0 MISS:     317941
cpu0_L2C RFO          ACCESS:          3 HIT:          0 MISS:          3
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     155146 HIT:     155146 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         30 HIT:          0 MISS:         30
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 188.3 cycles
cpu0_STLB TOTAL        ACCESS:       4975 HIT:          0 MISS:       4975
cpu0_STLB LOAD         ACCESS:       4975 HIT:          0 MISS:       4975
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 172.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     120508
  ROW_BUFFER_MISS:     197467
 AVG DBUS CONGESTED CYCLE: 4.052
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:     144401
  FULL:      10467
