<stg><name>first_func</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="7" op_0_bw="7">
<![CDATA[
entry:0 %lfsr_shift_V_1_load = load i7 %lfsr_shift_V_1

]]></Node>
<StgValue><ssdm name="lfsr_shift_V_1_load"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %lfsr_shift_V_1_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry:2 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %lfsr_shift_V_1_load, i32 5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %bit_xor = xor i1 %tmp, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="bit_xor"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %lfsr_shift_V_1_load, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
entry:5 %ret_V = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %bit_xor, i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:6 %store_ln24 = store i7 %ret_V, i7 %lfsr_shift_V_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1">
<![CDATA[
entry:7 %ret_ln26 = ret i1 %bit_xor

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
