{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 15:36:13 2012 " "Info: Processing started: Tue Jun 12 15:36:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off quartus -c MainController --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off quartus -c MainController --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[2\] " "Warning: Node \"si_addr_j\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[4\] " "Warning: Node \"si_addr_j\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[5\] " "Warning: Node \"si_addr_j\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[3\] " "Warning: Node \"si_addr_j\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[1\] " "Warning: Node \"si_addr_j\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[3\] " "Warning: Node \"si_addr_i\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[2\] " "Warning: Node \"si_addr_i\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[5\] " "Warning: Node \"si_addr_i\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[4\] " "Warning: Node \"si_addr_i\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[1\] " "Warning: Node \"si_addr_i\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89 " "Info: Detected gated clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88 " "Info: Detected gated clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LessThan0~52 " "Info: Detected gated clock \"LessThan0~52\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 119 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "prewitt~48 " "Info: Detected gated clock \"prewitt~48\" as buffer" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "prewitt~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "prewitt~49 " "Info: Detected gated clock \"prewitt~49\" as buffer" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "prewitt~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[5\] " "Info: Detected ripple clock \"sig_count_i\[5\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[4\] " "Info: Detected ripple clock \"sig_count_i\[4\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[3\] " "Info: Detected ripple clock \"sig_count_i\[3\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal2~28 " "Info: Detected gated clock \"Equal2~28\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 108 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Add0~104 " "Info: Detected gated clock \"Add0~104\" as buffer" {  } { { "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_j\[3\] " "Info: Detected ripple clock \"sig_count_j\[3\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_j\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_j\[4\] " "Info: Detected ripple clock \"sig_count_j\[4\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_j\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal1~38 " "Info: Detected gated clock \"Equal1~38\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 100 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_j\[5\] " "Info: Detected ripple clock \"sig_count_j\[5\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_j\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_j\[2\] " "Info: Detected ripple clock \"sig_count_j\[2\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_j\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[2\] " "Info: Detected ripple clock \"sig_count\[2\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 84 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[1\] " "Info: Detected ripple clock \"sig_count\[1\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 84 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[3\] " "Info: Detected ripple clock \"sig_count\[3\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 84 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[0\] " "Info: Detected ripple clock \"sig_count\[0\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 84 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[2\] " "Info: Detected ripple clock \"sig_count_i\[2\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register si_addr_i\[4\] register MemImgROM:imgROM\|q\[1\]\[1\]\[1\] 29.27 MHz 34.162 ns Internal " "Info: Clock \"clk\" has Internal fmax of 29.27 MHz between source register \"si_addr_i\[4\]\" and destination register \"MemImgROM:imgROM\|q\[1\]\[1\]\[1\]\" (period= 34.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.162 ns + Longest register register " "Info: + Longest register to register delay is 11.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns si_addr_i\[4\] 1 REG LCCOMB_X58_Y24_N30 1555 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X58_Y24_N30; Fanout = 1555; REG Node = 'si_addr_i\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { si_addr_i[4] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.245 ns) 1.727 ns MemImgROM:imgROM\|Mux1331~72 2 COMB LCCOMB_X57_Y17_N18 17 " "Info: 2: + IC(1.482 ns) + CELL(0.245 ns) = 1.727 ns; Loc. = LCCOMB_X57_Y17_N18; Fanout = 17; COMB Node = 'MemImgROM:imgROM\|Mux1331~72'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { si_addr_i[4] MemImgROM:imgROM|Mux1331~72 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.150 ns) 4.473 ns MemImgROM:imgROM\|Mux782~68 3 COMB LCCOMB_X40_Y20_N4 2 " "Info: 3: + IC(2.596 ns) + CELL(0.150 ns) = 4.473 ns; Loc. = LCCOMB_X40_Y20_N4; Fanout = 2; COMB Node = 'MemImgROM:imgROM\|Mux782~68'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { MemImgROM:imgROM|Mux1331~72 MemImgROM:imgROM|Mux782~68 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.271 ns) 6.285 ns MemImgROM:imgROM\|Mux955~758 4 COMB LCCOMB_X57_Y22_N20 2 " "Info: 4: + IC(1.541 ns) + CELL(0.271 ns) = 6.285 ns; Loc. = LCCOMB_X57_Y22_N20; Fanout = 2; COMB Node = 'MemImgROM:imgROM\|Mux955~758'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { MemImgROM:imgROM|Mux782~68 MemImgROM:imgROM|Mux955~758 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 6.818 ns MemImgROM:imgROM\|Mux923~103 5 COMB LCCOMB_X57_Y22_N22 1 " "Info: 5: + IC(0.258 ns) + CELL(0.275 ns) = 6.818 ns; Loc. = LCCOMB_X57_Y22_N22; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|Mux923~103'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { MemImgROM:imgROM|Mux955~758 MemImgROM:imgROM|Mux923~103 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.416 ns) 7.947 ns MemImgROM:imgROM\|Mux923~104 6 COMB LCCOMB_X58_Y21_N28 1 " "Info: 6: + IC(0.713 ns) + CELL(0.416 ns) = 7.947 ns; Loc. = LCCOMB_X58_Y21_N28; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|Mux923~104'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { MemImgROM:imgROM|Mux923~103 MemImgROM:imgROM|Mux923~104 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 8.625 ns MemImgROM:imgROM\|Mux923~107 7 COMB LCCOMB_X58_Y21_N0 1 " "Info: 7: + IC(0.258 ns) + CELL(0.420 ns) = 8.625 ns; Loc. = LCCOMB_X58_Y21_N0; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|Mux923~107'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { MemImgROM:imgROM|Mux923~104 MemImgROM:imgROM|Mux923~107 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 9.031 ns MemImgROM:imgROM\|Mux923~108 8 COMB LCCOMB_X58_Y21_N18 1 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 9.031 ns; Loc. = LCCOMB_X58_Y21_N18; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|Mux923~108'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { MemImgROM:imgROM|Mux923~107 MemImgROM:imgROM|Mux923~108 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.275 ns) 11.078 ns MemImgROM:imgROM\|Mux923~109 9 COMB LCCOMB_X52_Y32_N28 1 " "Info: 9: + IC(1.772 ns) + CELL(0.275 ns) = 11.078 ns; Loc. = LCCOMB_X52_Y32_N28; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|Mux923~109'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { MemImgROM:imgROM|Mux923~108 MemImgROM:imgROM|Mux923~109 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.162 ns MemImgROM:imgROM\|q\[1\]\[1\]\[1\] 10 REG LCFF_X52_Y32_N29 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 11.162 ns; Loc. = LCFF_X52_Y32_N29; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[1\]\[1\]\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MemImgROM:imgROM|Mux923~109 MemImgROM:imgROM|q[1][1][1] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.286 ns ( 20.48 % ) " "Info: Total cell delay = 2.286 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.876 ns ( 79.52 % ) " "Info: Total interconnect delay = 8.876 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.162 ns" { si_addr_i[4] MemImgROM:imgROM|Mux1331~72 MemImgROM:imgROM|Mux782~68 MemImgROM:imgROM|Mux955~758 MemImgROM:imgROM|Mux923~103 MemImgROM:imgROM|Mux923~104 MemImgROM:imgROM|Mux923~107 MemImgROM:imgROM|Mux923~108 MemImgROM:imgROM|Mux923~109 MemImgROM:imgROM|q[1][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.162 ns" { si_addr_i[4] {} MemImgROM:imgROM|Mux1331~72 {} MemImgROM:imgROM|Mux782~68 {} MemImgROM:imgROM|Mux955~758 {} MemImgROM:imgROM|Mux923~103 {} MemImgROM:imgROM|Mux923~104 {} MemImgROM:imgROM|Mux923~107 {} MemImgROM:imgROM|Mux923~108 {} MemImgROM:imgROM|Mux923~109 {} MemImgROM:imgROM|q[1][1][1] {} } { 0.000ns 1.482ns 2.596ns 1.541ns 0.258ns 0.713ns 0.258ns 0.256ns 1.772ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.271ns 0.275ns 0.416ns 0.420ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.955 ns - Smallest " "Info: - Smallest clock skew is -5.955 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 1224 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1224; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.537 ns) 2.855 ns MemImgROM:imgROM\|q\[1\]\[1\]\[1\] 3 REG LCFF_X52_Y32_N29 1 " "Info: 3: + IC(1.215 ns) + CELL(0.537 ns) = 2.855 ns; Loc. = LCFF_X52_Y32_N29; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[1\]\[1\]\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk~clkctrl MemImgROM:imgROM|q[1][1][1] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.45 % ) " "Info: Total cell delay = 1.526 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.329 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl MemImgROM:imgROM|q[1][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[1][1][1] {} } { 0.000ns 0.000ns 0.114ns 1.215ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.810 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.787 ns) 3.776 ns sig_count_i\[4\] 2 REG LCFF_X50_Y11_N7 5 " "Info: 2: + IC(2.000 ns) + CELL(0.787 ns) = 3.776 ns; Loc. = LCFF_X50_Y11_N7; Fanout = 5; REG Node = 'sig_count_i\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { clk sig_count_i[4] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.438 ns) 4.561 ns LessThan0~52 3 COMB LCCOMB_X50_Y11_N20 1 " "Info: 3: + IC(0.347 ns) + CELL(0.438 ns) = 4.561 ns; Loc. = LCCOMB_X50_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~52'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { sig_count_i[4] LessThan0~52 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.413 ns) 5.244 ns prewitt~48 4 COMB LCCOMB_X50_Y11_N22 1 " "Info: 4: + IC(0.270 ns) + CELL(0.413 ns) = 5.244 ns; Loc. = LCCOMB_X50_Y11_N22; Fanout = 1; COMB Node = 'prewitt~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { LessThan0~52 prewitt~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.637 ns prewitt~49 5 COMB LCCOMB_X50_Y11_N24 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 5.637 ns; Loc. = LCCOMB_X50_Y11_N24; Fanout = 1; COMB Node = 'prewitt~49'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { prewitt~48 prewitt~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.000 ns) 7.056 ns prewitt~49clkctrl 6 COMB CLKCTRL_G12 10 " "Info: 6: + IC(1.419 ns) + CELL(0.000 ns) = 7.056 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'prewitt~49clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { prewitt~49 prewitt~49clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.150 ns) 8.810 ns si_addr_i\[4\] 7 REG LCCOMB_X58_Y24_N30 1555 " "Info: 7: + IC(1.604 ns) + CELL(0.150 ns) = 8.810 ns; Loc. = LCCOMB_X58_Y24_N30; Fanout = 1555; REG Node = 'si_addr_i\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { prewitt~49clkctrl si_addr_i[4] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.927 ns ( 33.22 % ) " "Info: Total cell delay = 2.927 ns ( 33.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.883 ns ( 66.78 % ) " "Info: Total interconnect delay = 5.883 ns ( 66.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.810 ns" { clk sig_count_i[4] LessThan0~52 prewitt~48 prewitt~49 prewitt~49clkctrl si_addr_i[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.810 ns" { clk {} clk~combout {} sig_count_i[4] {} LessThan0~52 {} prewitt~48 {} prewitt~49 {} prewitt~49clkctrl {} si_addr_i[4] {} } { 0.000ns 0.000ns 2.000ns 0.347ns 0.270ns 0.243ns 1.419ns 1.604ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.413ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl MemImgROM:imgROM|q[1][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[1][1][1] {} } { 0.000ns 0.000ns 0.114ns 1.215ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.810 ns" { clk sig_count_i[4] LessThan0~52 prewitt~48 prewitt~49 prewitt~49clkctrl si_addr_i[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.810 ns" { clk {} clk~combout {} sig_count_i[4] {} LessThan0~52 {} prewitt~48 {} prewitt~49 {} prewitt~49clkctrl {} si_addr_i[4] {} } { 0.000ns 0.000ns 2.000ns 0.347ns 0.270ns 0.243ns 1.419ns 1.604ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.413ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.162 ns" { si_addr_i[4] MemImgROM:imgROM|Mux1331~72 MemImgROM:imgROM|Mux782~68 MemImgROM:imgROM|Mux955~758 MemImgROM:imgROM|Mux923~103 MemImgROM:imgROM|Mux923~104 MemImgROM:imgROM|Mux923~107 MemImgROM:imgROM|Mux923~108 MemImgROM:imgROM|Mux923~109 MemImgROM:imgROM|q[1][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.162 ns" { si_addr_i[4] {} MemImgROM:imgROM|Mux1331~72 {} MemImgROM:imgROM|Mux782~68 {} MemImgROM:imgROM|Mux955~758 {} MemImgROM:imgROM|Mux923~103 {} MemImgROM:imgROM|Mux923~104 {} MemImgROM:imgROM|Mux923~107 {} MemImgROM:imgROM|Mux923~108 {} MemImgROM:imgROM|Mux923~109 {} MemImgROM:imgROM|q[1][1][1] {} } { 0.000ns 1.482ns 2.596ns 1.541ns 0.258ns 0.713ns 0.258ns 0.256ns 1.772ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.271ns 0.275ns 0.416ns 0.420ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl MemImgROM:imgROM|q[1][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[1][1][1] {} } { 0.000ns 0.000ns 0.114ns 1.215ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.810 ns" { clk sig_count_i[4] LessThan0~52 prewitt~48 prewitt~49 prewitt~49clkctrl si_addr_i[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.810 ns" { clk {} clk~combout {} sig_count_i[4] {} LessThan0~52 {} prewitt~48 {} prewitt~49 {} prewitt~49clkctrl {} si_addr_i[4] {} } { 0.000ns 0.000ns 2.000ns 0.347ns 0.270ns 0.243ns 1.419ns 1.604ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.413ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MemImgROM:imgROM\|q\[5\]\[0\]\[1\] sc_img_in\[5\]\[0\]\[1\] clk 4.567 ns " "Info: Found hold time violation between source  pin or register \"MemImgROM:imgROM\|q\[5\]\[0\]\[1\]\" and destination pin or register \"sc_img_in\[5\]\[0\]\[1\]\" for clock \"clk\" (Hold time is 4.567 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.400 ns + Largest " "Info: + Largest clock skew is 5.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.305 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.787 ns) 3.777 ns sig_count\[2\] 2 REG LCFF_X50_Y11_N11 6 " "Info: 2: + IC(2.001 ns) + CELL(0.787 ns) = 3.777 ns; Loc. = LCFF_X50_Y11_N11; Fanout = 6; REG Node = 'sig_count\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { clk sig_count[2] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.415 ns) 4.699 ns Equal2~28 3 COMB LCCOMB_X50_Y11_N18 2 " "Info: 3: + IC(0.507 ns) + CELL(0.415 ns) = 4.699 ns; Loc. = LCCOMB_X50_Y11_N18; Fanout = 2; COMB Node = 'Equal2~28'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { sig_count[2] Equal2~28 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 6.560 ns Equal2~28clkctrl 4 COMB CLKCTRL_G13 288 " "Info: 4: + IC(1.861 ns) + CELL(0.000 ns) = 6.560 ns; Loc. = CLKCTRL_G13; Fanout = 288; COMB Node = 'Equal2~28clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { Equal2~28 Equal2~28clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.150 ns) 8.305 ns sc_img_in\[5\]\[0\]\[1\] 5 REG LCCOMB_X44_Y26_N10 2 " "Info: 5: + IC(1.595 ns) + CELL(0.150 ns) = 8.305 ns; Loc. = LCCOMB_X44_Y26_N10; Fanout = 2; REG Node = 'sc_img_in\[5\]\[0\]\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { Equal2~28clkctrl sc_img_in[5][0][1] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 28.19 % ) " "Info: Total cell delay = 2.341 ns ( 28.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.964 ns ( 71.81 % ) " "Info: Total interconnect delay = 5.964 ns ( 71.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.305 ns" { clk sig_count[2] Equal2~28 Equal2~28clkctrl sc_img_in[5][0][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.305 ns" { clk {} clk~combout {} sig_count[2] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[5][0][1] {} } { 0.000ns 0.000ns 2.001ns 0.507ns 1.861ns 1.595ns } { 0.000ns 0.989ns 0.787ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.905 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 1224 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1224; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.537 ns) 2.905 ns MemImgROM:imgROM\|q\[5\]\[0\]\[1\] 3 REG LCFF_X44_Y26_N25 1 " "Info: 3: + IC(1.265 ns) + CELL(0.537 ns) = 2.905 ns; Loc. = LCFF_X44_Y26_N25; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[5\]\[0\]\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clk~clkctrl MemImgROM:imgROM|q[5][0][1] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.53 % ) " "Info: Total cell delay = 1.526 ns ( 52.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.379 ns ( 47.47 % ) " "Info: Total interconnect delay = 1.379 ns ( 47.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { clk clk~clkctrl MemImgROM:imgROM|q[5][0][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[5][0][1] {} } { 0.000ns 0.000ns 0.114ns 1.265ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.305 ns" { clk sig_count[2] Equal2~28 Equal2~28clkctrl sc_img_in[5][0][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.305 ns" { clk {} clk~combout {} sig_count[2] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[5][0][1] {} } { 0.000ns 0.000ns 2.001ns 0.507ns 1.861ns 1.595ns } { 0.000ns 0.989ns 0.787ns 0.415ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { clk clk~clkctrl MemImgROM:imgROM|q[5][0][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[5][0][1] {} } { 0.000ns 0.000ns 0.114ns 1.265ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.583 ns - Shortest register register " "Info: - Shortest register to register delay is 0.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemImgROM:imgROM\|q\[5\]\[0\]\[1\] 1 REG LCFF_X44_Y26_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y26_N25; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[5\]\[0\]\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemImgROM:imgROM|q[5][0][1] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.271 ns) 0.583 ns sc_img_in\[5\]\[0\]\[1\] 2 REG LCCOMB_X44_Y26_N10 2 " "Info: 2: + IC(0.312 ns) + CELL(0.271 ns) = 0.583 ns; Loc. = LCCOMB_X44_Y26_N10; Fanout = 2; REG Node = 'sc_img_in\[5\]\[0\]\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { MemImgROM:imgROM|q[5][0][1] sc_img_in[5][0][1] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.271 ns ( 46.48 % ) " "Info: Total cell delay = 0.271 ns ( 46.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 53.52 % ) " "Info: Total interconnect delay = 0.312 ns ( 53.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { MemImgROM:imgROM|q[5][0][1] sc_img_in[5][0][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.583 ns" { MemImgROM:imgROM|q[5][0][1] {} sc_img_in[5][0][1] {} } { 0.000ns 0.312ns } { 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.305 ns" { clk sig_count[2] Equal2~28 Equal2~28clkctrl sc_img_in[5][0][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.305 ns" { clk {} clk~combout {} sig_count[2] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[5][0][1] {} } { 0.000ns 0.000ns 2.001ns 0.507ns 1.861ns 1.595ns } { 0.000ns 0.989ns 0.787ns 0.415ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { clk clk~clkctrl MemImgROM:imgROM|q[5][0][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[5][0][1] {} } { 0.000ns 0.000ns 0.114ns 1.265ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { MemImgROM:imgROM|q[5][0][1] sc_img_in[5][0][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.583 ns" { MemImgROM:imgROM|q[5][0][1] {} sc_img_in[5][0][1] {} } { 0.000ns 0.312ns } { 0.000ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk m\[0\]\[1\]\[1\] sc_img_in\[0\]\[1\]\[1\] 17.097 ns register " "Info: tco from clock \"clk\" to destination pin \"m\[0\]\[1\]\[1\]\" through register \"sc_img_in\[0\]\[1\]\[1\]\" is 17.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.285 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.787 ns) 3.777 ns sig_count\[2\] 2 REG LCFF_X50_Y11_N11 6 " "Info: 2: + IC(2.001 ns) + CELL(0.787 ns) = 3.777 ns; Loc. = LCFF_X50_Y11_N11; Fanout = 6; REG Node = 'sig_count\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { clk sig_count[2] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.415 ns) 4.699 ns Equal2~28 3 COMB LCCOMB_X50_Y11_N18 2 " "Info: 3: + IC(0.507 ns) + CELL(0.415 ns) = 4.699 ns; Loc. = LCCOMB_X50_Y11_N18; Fanout = 2; COMB Node = 'Equal2~28'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { sig_count[2] Equal2~28 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 6.560 ns Equal2~28clkctrl 4 COMB CLKCTRL_G13 288 " "Info: 4: + IC(1.861 ns) + CELL(0.000 ns) = 6.560 ns; Loc. = CLKCTRL_G13; Fanout = 288; COMB Node = 'Equal2~28clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { Equal2~28 Equal2~28clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.150 ns) 8.285 ns sc_img_in\[0\]\[1\]\[1\] 5 REG LCCOMB_X40_Y22_N26 3 " "Info: 5: + IC(1.575 ns) + CELL(0.150 ns) = 8.285 ns; Loc. = LCCOMB_X40_Y22_N26; Fanout = 3; REG Node = 'sc_img_in\[0\]\[1\]\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { Equal2~28clkctrl sc_img_in[0][1][1] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 28.26 % ) " "Info: Total cell delay = 2.341 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.944 ns ( 71.74 % ) " "Info: Total interconnect delay = 5.944 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.285 ns" { clk sig_count[2] Equal2~28 Equal2~28clkctrl sc_img_in[0][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.285 ns" { clk {} clk~combout {} sig_count[2] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[0][1][1] {} } { 0.000ns 0.000ns 2.001ns 0.507ns 1.861ns 1.575ns } { 0.000ns 0.989ns 0.787ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.812 ns + Longest register pin " "Info: + Longest register to pin delay is 8.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sc_img_in\[0\]\[1\]\[1\] 1 REG LCCOMB_X40_Y22_N26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X40_Y22_N26; Fanout = 3; REG Node = 'sc_img_in\[0\]\[1\]\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_img_in[0][1][1] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.612 ns) 8.812 ns m\[0\]\[1\]\[1\] 2 PIN PIN_M24 0 " "Info: 2: + IC(6.200 ns) + CELL(2.612 ns) = 8.812 ns; Loc. = PIN_M24; Fanout = 0; PIN Node = 'm\[0\]\[1\]\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.812 ns" { sc_img_in[0][1][1] m[0][1][1] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 29.64 % ) " "Info: Total cell delay = 2.612 ns ( 29.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 70.36 % ) " "Info: Total interconnect delay = 6.200 ns ( 70.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.812 ns" { sc_img_in[0][1][1] m[0][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.812 ns" { sc_img_in[0][1][1] {} m[0][1][1] {} } { 0.000ns 6.200ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.285 ns" { clk sig_count[2] Equal2~28 Equal2~28clkctrl sc_img_in[0][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.285 ns" { clk {} clk~combout {} sig_count[2] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[0][1][1] {} } { 0.000ns 0.000ns 2.001ns 0.507ns 1.861ns 1.575ns } { 0.000ns 0.989ns 0.787ns 0.415ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.812 ns" { sc_img_in[0][1][1] m[0][1][1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.812 ns" { sc_img_in[0][1][1] {} m[0][1][1] {} } { 0.000ns 6.200ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 686 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 686 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Allocated 226 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 15:36:20 2012 " "Info: Processing ended: Tue Jun 12 15:36:20 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
