Timing Analyzer report for VGAOSST
Thu Oct 21 23:33:01 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                   ;
+-----------------------+-------------------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                            ;
; Revision Name         ; VGAOSST                                                           ;
; Device Family         ; Cyclone IV E                                                      ;
; Device Name           ; EP4CE6E22C8                                                       ;
; Timing Models         ; Final                                                             ;
; Delay Model           ; Combined                                                          ;
; Rise/Fall Delays      ; Enabled                                                           ;
+-----------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Clock }                                             ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.729 ; 25.17 MHz ; 0.000 ; 19.864 ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; Clock  ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 122.13 MHz ; 122.13 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 31.541 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; 9.934  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19.585 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+-----------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 31.541 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 8.107      ;
; 31.541 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 8.107      ;
; 31.541 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 8.107      ;
; 31.541 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 8.107      ;
; 31.541 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 8.107      ;
; 31.541 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 8.107      ;
; 31.541 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 8.107      ;
; 31.541 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 8.107      ;
; 31.541 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 8.107      ;
; 31.739 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.910      ;
; 31.739 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.910      ;
; 31.739 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.910      ;
; 31.739 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.910      ;
; 31.739 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.910      ;
; 31.739 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.910      ;
; 31.739 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.910      ;
; 31.739 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.910      ;
; 31.739 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.910      ;
; 31.769 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.879      ;
; 31.890 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.759      ;
; 31.890 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.759      ;
; 31.890 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.759      ;
; 31.890 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.759      ;
; 31.890 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.759      ;
; 31.890 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.759      ;
; 31.890 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.759      ;
; 31.890 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.759      ;
; 31.890 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.759      ;
; 31.949 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.699      ;
; 31.967 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.682      ;
; 32.118 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.531      ;
; 32.147 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.502      ;
; 32.193 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.456      ;
; 32.193 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.456      ;
; 32.193 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.456      ;
; 32.193 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.456      ;
; 32.193 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.456      ;
; 32.193 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.456      ;
; 32.193 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.456      ;
; 32.193 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.456      ;
; 32.193 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.456      ;
; 32.298 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.351      ;
; 32.322 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.326      ;
; 32.322 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.326      ;
; 32.322 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.326      ;
; 32.322 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.326      ;
; 32.322 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.326      ;
; 32.322 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.326      ;
; 32.322 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.326      ;
; 32.322 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.326      ;
; 32.322 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.326      ;
; 32.398 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.252      ;
; 32.398 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.252      ;
; 32.398 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.252      ;
; 32.398 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.252      ;
; 32.398 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.252      ;
; 32.398 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.252      ;
; 32.398 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.252      ;
; 32.398 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.252      ;
; 32.398 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.252      ;
; 32.421 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.228      ;
; 32.445 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.204      ;
; 32.445 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.204      ;
; 32.445 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.204      ;
; 32.445 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.204      ;
; 32.445 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.204      ;
; 32.445 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.204      ;
; 32.445 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.204      ;
; 32.445 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.204      ;
; 32.445 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.204      ;
; 32.512 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.136      ;
; 32.512 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.136      ;
; 32.512 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.136      ;
; 32.512 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.136      ;
; 32.512 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.136      ;
; 32.512 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.136      ;
; 32.512 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.136      ;
; 32.512 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.136      ;
; 32.512 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.136      ;
; 32.550 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.098      ;
; 32.556 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.092      ;
; 32.556 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.092      ;
; 32.556 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.092      ;
; 32.556 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.092      ;
; 32.556 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.092      ;
; 32.556 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.092      ;
; 32.556 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.092      ;
; 32.556 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.092      ;
; 32.556 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.082     ; 7.092      ;
; 32.560 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.093      ;
; 32.560 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.093      ;
; 32.560 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.093      ;
; 32.560 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.093      ;
; 32.560 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.093      ;
; 32.560 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.093      ;
; 32.560 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.093      ;
; 32.560 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.093      ;
; 32.560 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.093      ;
; 32.601 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 7.048      ;
; 32.617 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 7.033      ;
+--------+-----------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 1.065 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.358      ;
; 1.072 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.365      ;
; 1.073 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.366      ;
; 1.283 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.335 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.628      ;
; 1.360 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.653      ;
; 1.370 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.372 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.665      ;
; 1.383 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.676      ;
; 1.410 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.703      ;
; 1.461 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.754      ;
; 1.468 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.761      ;
; 1.510 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vertical_coord[7]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.804      ;
; 1.524 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vertical_coord[8]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.818      ;
; 1.571 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vertical_coord[3]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.868      ;
; 1.575 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_coord[5]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.872      ;
; 1.578 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_coord[2]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.875      ;
; 1.607 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.897      ;
; 1.616 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[0]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.913      ;
; 1.617 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.907      ;
; 1.618 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.908      ;
; 1.619 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.909      ;
; 1.620 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.910      ;
; 1.621 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.911      ;
; 1.623 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.919      ;
; 1.646 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.939      ;
; 1.655 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.949      ;
; 1.656 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.949      ;
; 1.709 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.002      ;
; 1.718 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.010      ;
; 1.721 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.013      ;
; 1.723 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.015      ;
; 1.746 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.039      ;
; 1.748 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.042      ;
; 1.748 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.042      ;
; 1.754 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.051      ;
; 1.758 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.051      ;
; 1.766 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.059      ;
; 1.768 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.061      ;
; 1.780 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vertical_coord[4]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.077      ;
; 1.780 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.073      ;
; 1.808 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[1]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.105      ;
; 1.816 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[6]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.110      ;
; 1.831 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.124      ;
; 1.875 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.168      ;
; 1.885 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.178      ;
; 1.895 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.188      ;
; 1.918 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.211      ;
; 1.919 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.213      ;
; 1.919 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.212      ;
; 1.928 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.220      ;
; 1.932 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.224      ;
; 1.935 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.227      ;
; 1.936 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.228      ;
; 1.936 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.229      ;
; 1.937 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.230      ;
; 1.957 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.250      ;
; 1.960 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.253      ;
; 1.964 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.256      ;
; 1.971 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.263      ;
; 1.972 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.264      ;
; 1.973 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.266      ;
; 1.984 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.280      ;
; 2.002 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.295      ;
; 2.017 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.310      ;
; 2.035 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.328      ;
; 2.036 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.330      ;
; 2.037 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.330      ;
; 2.039 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.332      ;
; 2.051 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.345      ;
; 2.060 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.357      ;
; 2.061 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.355      ;
; 2.071 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.364      ;
; 2.073 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.367      ;
; 2.089 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.382      ;
; 2.096 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.389      ;
; 2.114 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.406      ;
; 2.117 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.409      ;
; 2.119 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.411      ;
; 2.128 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.422      ;
; 2.136 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.429      ;
; 2.144 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.438      ;
; 2.144 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.438      ;
; 2.161 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.453      ;
; 2.162 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.456      ;
; 2.168 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.460      ;
; 2.169 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.461      ;
; 2.173 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.470      ;
; 2.176 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.186 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.480      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 132.1 MHz ; 132.1 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 32.159 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; 9.943  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19.582 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+--------+-----------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 32.159 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.499      ;
; 32.159 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.499      ;
; 32.159 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.499      ;
; 32.159 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.499      ;
; 32.159 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.499      ;
; 32.159 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.499      ;
; 32.159 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.499      ;
; 32.159 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.499      ;
; 32.159 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.499      ;
; 32.348 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.310      ;
; 32.380 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.280      ;
; 32.380 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.280      ;
; 32.380 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.280      ;
; 32.380 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.280      ;
; 32.380 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.280      ;
; 32.380 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.280      ;
; 32.380 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.280      ;
; 32.380 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.280      ;
; 32.380 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.280      ;
; 32.509 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.151      ;
; 32.509 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.151      ;
; 32.509 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.151      ;
; 32.509 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.151      ;
; 32.509 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.151      ;
; 32.509 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.151      ;
; 32.509 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.151      ;
; 32.509 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.151      ;
; 32.509 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.151      ;
; 32.517 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 7.141      ;
; 32.590 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 7.070      ;
; 32.758 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.902      ;
; 32.759 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.901      ;
; 32.776 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.884      ;
; 32.776 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.884      ;
; 32.776 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.884      ;
; 32.776 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.884      ;
; 32.776 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.884      ;
; 32.776 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.884      ;
; 32.776 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.884      ;
; 32.776 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.884      ;
; 32.776 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.884      ;
; 32.799 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.861      ;
; 32.799 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.861      ;
; 32.799 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.861      ;
; 32.799 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.861      ;
; 32.799 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.861      ;
; 32.799 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.861      ;
; 32.799 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.861      ;
; 32.799 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.861      ;
; 32.799 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.861      ;
; 32.876 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.782      ;
; 32.876 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.782      ;
; 32.876 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.782      ;
; 32.876 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.782      ;
; 32.876 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.782      ;
; 32.876 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.782      ;
; 32.876 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.782      ;
; 32.876 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.782      ;
; 32.876 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.782      ;
; 32.907 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.753      ;
; 32.988 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.672      ;
; 33.006 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.654      ;
; 33.006 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.654      ;
; 33.006 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.654      ;
; 33.006 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.654      ;
; 33.006 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.654      ;
; 33.006 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.654      ;
; 33.006 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.654      ;
; 33.006 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.654      ;
; 33.006 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.654      ;
; 33.022 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.642      ;
; 33.022 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.642      ;
; 33.022 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.642      ;
; 33.022 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.642      ;
; 33.022 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.642      ;
; 33.022 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.642      ;
; 33.022 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.642      ;
; 33.022 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.642      ;
; 33.022 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.642      ;
; 33.025 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.635      ;
; 33.031 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.627      ;
; 33.031 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.627      ;
; 33.031 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.627      ;
; 33.031 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.627      ;
; 33.031 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.627      ;
; 33.031 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.627      ;
; 33.031 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.627      ;
; 33.031 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.627      ;
; 33.031 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.627      ;
; 33.065 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.593      ;
; 33.070 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.588      ;
; 33.070 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.588      ;
; 33.070 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.588      ;
; 33.070 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.588      ;
; 33.070 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.588      ;
; 33.070 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.588      ;
; 33.070 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.588      ;
; 33.070 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.588      ;
; 33.070 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 6.588      ;
; 33.127 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 6.537      ;
+--------+-----------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.945 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.213      ;
; 0.952 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.220      ;
; 0.953 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.221      ;
; 1.200 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.468      ;
; 1.218 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.486      ;
; 1.219 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.487      ;
; 1.220 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.488      ;
; 1.239 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.507      ;
; 1.290 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.558      ;
; 1.313 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.581      ;
; 1.341 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.609      ;
; 1.348 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.616      ;
; 1.357 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vertical_coord[7]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.626      ;
; 1.371 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vertical_coord[8]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.640      ;
; 1.395 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vertical_coord[3]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.667      ;
; 1.401 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_coord[2]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.673      ;
; 1.420 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_coord[5]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.692      ;
; 1.435 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[0]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.707      ;
; 1.453 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.717      ;
; 1.463 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.727      ;
; 1.464 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.728      ;
; 1.465 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.729      ;
; 1.466 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.730      ;
; 1.467 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.731      ;
; 1.477 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.747      ;
; 1.487 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.755      ;
; 1.502 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.773      ;
; 1.513 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.781      ;
; 1.520 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.788      ;
; 1.523 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.527 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.795      ;
; 1.528 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.796      ;
; 1.553 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.823      ;
; 1.553 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.823      ;
; 1.568 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.840      ;
; 1.585 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.852      ;
; 1.592 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.860      ;
; 1.600 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vertical_coord[4]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.872      ;
; 1.615 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.883      ;
; 1.616 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.884      ;
; 1.622 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.890      ;
; 1.629 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[1]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.901      ;
; 1.631 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[6]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.900      ;
; 1.661 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.929      ;
; 1.704 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.972      ;
; 1.708 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.977      ;
; 1.715 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.983      ;
; 1.722 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.990      ;
; 1.723 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.990      ;
; 1.732 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.999      ;
; 1.737 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.004      ;
; 1.747 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.014      ;
; 1.750 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.018      ;
; 1.772 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.039      ;
; 1.776 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.044      ;
; 1.780 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.047      ;
; 1.805 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.070      ;
; 1.809 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.077      ;
; 1.812 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.077      ;
; 1.812 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.077      ;
; 1.824 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.091      ;
; 1.834 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.101      ;
; 1.835 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.100      ;
; 1.837 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.108      ;
; 1.842 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.107      ;
; 1.843 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.108      ;
; 1.845 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.113      ;
; 1.848 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.118      ;
; 1.853 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.122      ;
; 1.854 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.126      ;
; 1.872 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.139      ;
; 1.873 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.143      ;
; 1.875 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.145      ;
; 1.882 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.149      ;
; 1.890 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.158      ;
; 1.895 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.165      ;
; 1.904 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.172      ;
; 1.919 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.187      ;
; 1.923 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.191      ;
; 1.924 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.192      ;
; 1.940 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.210      ;
; 1.941 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.210      ;
; 1.942 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.214      ;
; 1.949 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.219      ;
; 1.949 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.219      ;
; 1.950 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.220      ;
; 1.957 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.225      ;
; 1.980 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.244      ;
; 1.980 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.244      ;
; 1.980 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.244      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 36.210 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; 9.594  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19.662 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+--------+-----------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.210 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.469      ;
; 36.210 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.469      ;
; 36.210 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.469      ;
; 36.210 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.469      ;
; 36.210 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.469      ;
; 36.210 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.469      ;
; 36.210 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.469      ;
; 36.210 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.469      ;
; 36.210 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.469      ;
; 36.282 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.397      ;
; 36.312 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.368      ;
; 36.312 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.368      ;
; 36.312 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.368      ;
; 36.312 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.368      ;
; 36.312 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.368      ;
; 36.312 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.368      ;
; 36.312 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.368      ;
; 36.312 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.368      ;
; 36.312 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.368      ;
; 36.376 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.303      ;
; 36.384 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.296      ;
; 36.386 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.294      ;
; 36.386 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.294      ;
; 36.386 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.294      ;
; 36.386 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.294      ;
; 36.386 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.294      ;
; 36.386 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.294      ;
; 36.386 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.294      ;
; 36.386 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.294      ;
; 36.386 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.294      ;
; 36.458 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.222      ;
; 36.478 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.202      ;
; 36.520 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.159      ;
; 36.520 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.159      ;
; 36.520 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.159      ;
; 36.520 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.159      ;
; 36.520 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.159      ;
; 36.520 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.159      ;
; 36.520 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.159      ;
; 36.520 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.159      ;
; 36.520 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.159      ;
; 36.524 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.156      ;
; 36.524 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.156      ;
; 36.524 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.156      ;
; 36.524 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.156      ;
; 36.524 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.156      ;
; 36.524 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.156      ;
; 36.524 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.156      ;
; 36.524 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.156      ;
; 36.524 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.156      ;
; 36.552 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|display_on        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.128      ;
; 36.587 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.092      ;
; 36.587 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.092      ;
; 36.587 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.092      ;
; 36.587 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.092      ;
; 36.587 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.092      ;
; 36.587 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.092      ;
; 36.587 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.092      ;
; 36.587 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.092      ;
; 36.587 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.092      ;
; 36.592 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.087      ;
; 36.596 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.084      ;
; 36.602 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.078      ;
; 36.602 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.078      ;
; 36.602 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.078      ;
; 36.602 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.078      ;
; 36.602 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.078      ;
; 36.602 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.078      ;
; 36.602 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.078      ;
; 36.602 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.078      ;
; 36.602 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.078      ;
; 36.604 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.076      ;
; 36.604 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.076      ;
; 36.604 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.076      ;
; 36.604 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.076      ;
; 36.604 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.076      ;
; 36.604 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.076      ;
; 36.604 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.076      ;
; 36.604 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.076      ;
; 36.604 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 3.076      ;
; 36.610 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.069      ;
; 36.610 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.069      ;
; 36.610 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.069      ;
; 36.610 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.069      ;
; 36.610 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.069      ;
; 36.610 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.069      ;
; 36.610 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.069      ;
; 36.610 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.069      ;
; 36.610 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.037     ; 3.069      ;
; 36.625 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.059      ;
; 36.625 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.059      ;
; 36.625 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.059      ;
; 36.625 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.059      ;
; 36.625 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.059      ;
; 36.625 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.059      ;
; 36.625 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.059      ;
; 36.625 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.059      ;
; 36.625 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.059      ;
; 36.636 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.048      ;
; 36.636 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.048      ;
+--------+-----------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.427 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.548      ;
; 0.434 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.434 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.511 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.547 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.668      ;
; 0.548 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.669      ;
; 0.553 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.674      ;
; 0.565 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.685      ;
; 0.566 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.687      ;
; 0.569 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.689      ;
; 0.605 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vertical_coord[7]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.726      ;
; 0.615 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.736      ;
; 0.618 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vertical_coord[8]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.739      ;
; 0.622 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.743      ;
; 0.648 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_coord[5]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.773      ;
; 0.655 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.776      ;
; 0.670 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vertical_coord[3]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.795      ;
; 0.671 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.793      ;
; 0.678 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_coord[2]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.803      ;
; 0.684 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.808      ;
; 0.690 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.811      ;
; 0.692 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_coord[0]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.817      ;
; 0.699 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.819      ;
; 0.706 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.826      ;
; 0.709 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.829      ;
; 0.710 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.826      ;
; 0.711 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.832      ;
; 0.714 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.835      ;
; 0.716 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.719 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.835      ;
; 0.720 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.836      ;
; 0.721 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.837      ;
; 0.721 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.837      ;
; 0.722 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.838      ;
; 0.723 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.844      ;
; 0.733 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.854      ;
; 0.736 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vertical_coord[4]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.861      ;
; 0.740 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.865      ;
; 0.740 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.861      ;
; 0.743 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_coord[6]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.864      ;
; 0.751 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.872      ;
; 0.753 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_coord[1]   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.878      ;
; 0.753 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.874      ;
; 0.763 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.883      ;
; 0.767 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.887      ;
; 0.777 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.897      ;
; 0.778 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.898      ;
; 0.783 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.903      ;
; 0.789 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.789 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.796 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.916      ;
; 0.798 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.917      ;
; 0.805 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.924      ;
; 0.806 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.925      ;
; 0.811 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.932      ;
; 0.813 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.934      ;
; 0.816 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.937      ;
; 0.819 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.943      ;
; 0.822 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.941      ;
; 0.826 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.946      ;
; 0.829 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.948      ;
; 0.830 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.949      ;
; 0.830 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.831 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.953      ;
; 0.832 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.952      ;
; 0.834 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.956      ;
; 0.839 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.960      ;
; 0.840 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.960      ;
; 0.844 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.965      ;
; 0.845 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.970      ;
; 0.846 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.966      ;
; 0.854 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.975      ;
; 0.860 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.981      ;
; 0.876 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.998      ;
; 0.877 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.999      ;
; 0.878 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.000      ;
; 0.882 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.004      ;
; 0.893 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.015      ;
; 0.893 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.018      ;
; 0.895 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.014      ;
; 0.900 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.022      ;
; 0.902 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.021      ;
; 0.903 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.904 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.026      ;
; 0.908 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.029      ;
; 0.909 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.029      ;
; 0.922 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.043      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 31.541 ; 0.187 ; N/A      ; N/A     ; 9.594               ;
;  Clock                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 31.541 ; 0.187 ; N/A      ; N/A     ; 19.582              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Red           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H_SYNC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_SYNC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Red           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Green         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; Blue          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; H_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; V_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Red           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Green         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; Blue          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; H_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; V_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Red           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Green         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Blue          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; H_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; V_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 3486     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 3486     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Clock                                             ; Clock                                             ; Base      ; Constrained ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Green       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Green       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition
    Info: Processing started: Thu Oct 21 23:33:00 2021
Info: Command: quartus_sta VGAOSST -c VGAOSST
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGAOSST.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name Clock Clock
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 31.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.541               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 Clock 
    Info (332119):    19.585               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 32.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    32.159               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 Clock 
    Info (332119):    19.582               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.210               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 Clock 
    Info (332119):    19.662               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Thu Oct 21 23:33:01 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


