<div align="center">

# RAWAN ABDELKADER
**Digital IC Design & Verification Engineer | E-JUST S'27**
`Analog Devices GP Fellow вЂў ML Hardware Architect вЂў UVM Expert`

<br />

<pre style="font-family:'Courier New', monospace; font-size: 14px; background: #0d1117; color: #58a6ff; padding: 15px; border: 1px solid #30363d; border-radius: 8px; line-height: 1.2; text-align: left;">
<b>TIME (ns)   SIGNAL NAME          VAL  TRACE</b>
<hr style="border: 0.5px solid #30363d;">
0           SYS_CLK              1    _|вЂѕ|_|вЂѕ|_|вЂѕ|_|вЂѕ|_|вЂѕ|_|вЂѕ|_|вЂѕ|_
100         RESET_N              1    вЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕ
250         <font color="#00ff00">RAWAN_ACTIVE</font>         1    ______/вЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕ
500         <b>DATA_BUS [63:0]</b>      VAL  ==&lt; <font color="#ffffff">RAWAN_ABDELKADER</font> &gt;========
750         <font color="#ffcc00">SPONSOR_ADI</font>          1    ______________/вЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕвЂѕ
</pre>

---

</div>

### рџЏ—пёЏ Silicon Floorplan (Technical Domains)

<table width="100%" style="border-collapse: collapse;">
<tr>
<td width="50%" style="border: 1px solid #30363d; padding: 15px;">
<h4 style="color: #8b5cf6;">[0] RTL & ARCHITECTURE</h4>
вЂў <b>Core:</b> SystemVerilog, Verilog, VHDL<br>
вЂў <b>Micro-arch:</b> Pipelining, FSMs, Memory Interconnects<br>
вЂў <b>Accelerators:</b> ML Kernels, Systolic Arrays, MAC Units<br>
вЂў <b>PPA:</b> Area-efficient & Power-aware design logic
</td>
<td width="50%" style="border: 1px solid #30363d; padding: 15px;">
<h4 style="color: #ef4444;">[1] FUNCTIONAL VERIFICATION (DV)</h4>
вЂў <b>Methodology:</b> UVM (Universal Verification Methodology)<br>
вЂў <b>TB Automation:</b> Python-based <b>cocotb</b> flows<br>
вЂў <b>Coverage:</b> Functional (Covergroups), Code, Assertions (SVA)<br>
вЂў <b>Regression:</b> Constraint-Random Stimulus & Scoreboarding
</td>
</tr>
<tr>
<td width="50%" style="border: 1px solid #30363d; padding: 15px;">
<h4 style="color: #10b981;">[2] PROGRAMMING STACK</h4>
вЂў <b>Languages:</b> C++ (Strong), Python (Automation/Modeling)<br>
вЂў <b>Hardware Abstraction:</b> Algorithmic-to-RTL Mapping<br>
вЂў <b>Environment:</b> Linux/Bash, Makefile, Git Version Control<br>
вЂў <b>Math:</b> MATLAB/Simulink for Architectural Modeling
</td>
<td width="50%" style="border: 1px solid #30363d; padding: 15px;">
<h4 style="color: #f59e0b;">[3] EDA INFRASTRUCTURE</h4>
вЂў <b>Simulation:</b> Siemens QuestaSim / ModelSim<br>
вЂў <b>FPGA Flows:</b> Xilinx Vivado, Intel Quartus Prime<br>
вЂў <b>Static Analysis:</b> Linting, CDC, Timing Analysis (STA)<br>
вЂў <b>Protocol:</b> AXI, APB, UART, SPI, I2C
</td>
</tr>
</table>

---

### рџ”¬ Project_Report --sponsor=Analog_Devices

```bash
$ cat graduation_project_status.log

> [INFO] Initializing GP Workflow (Senior Year)...
> [INFO] Industry Partner: Analog Devices (ADI)
> [INFO] Focus Area: Hardware Acceleration for ML Inferencing
> [INFO] Objective: Achieving 100% Coverage Closure on High-Speed Data Paths
> [STATUS] Core Architecture: VALIDATED | Verification Plan: IN-PROGRESS
