--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Hardware_TL.twx Hardware_TL.ncd -o
Hardware_TL.twr Hardware_TL.pcf -ucf UMD RISC-16.ucf

Design file:              Hardware_TL.ncd
Physical constraint file: Hardware_TL.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |    1.618(R)|   -0.091(R)|CLK_IBUF          |   0.000|
BTN<3>      |    1.347(R)|    0.132(R)|CLK_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |   10.501(F)|software_clk      |   0.000|
LED<1>      |   10.300(F)|software_clk      |   0.000|
LED<2>      |   10.288(F)|software_clk      |   0.000|
LED<3>      |   10.497(F)|software_clk      |   0.000|
LED<4>      |   10.557(F)|software_clk      |   0.000|
------------+------------+------------------+--------+

Clock SW<6> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |   13.155(F)|software_clk      |   0.000|
LED<1>      |   12.954(F)|software_clk      |   0.000|
LED<2>      |   12.942(F)|software_clk      |   0.000|
LED<3>      |   13.151(F)|software_clk      |   0.000|
LED<4>      |   13.211(F)|software_clk      |   0.000|
------------+------------+------------------+--------+

Clock SW<7> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |   13.206(F)|software_clk      |   0.000|
LED<1>      |   13.005(F)|software_clk      |   0.000|
LED<2>      |   12.993(F)|software_clk      |   0.000|
LED<3>      |   13.202(F)|software_clk      |   0.000|
LED<4>      |   13.262(F)|software_clk      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.343|   12.977|    8.308|   10.775|
SW<6>          |    3.748|   12.977|    8.308|   10.775|
SW<7>          |    3.748|   12.977|    8.308|   10.775|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.450|   12.977|    8.308|   10.775|
SW<6>          |    3.748|   12.977|    8.308|   10.775|
SW<7>          |    3.748|   12.977|    8.308|   10.775|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.450|   12.977|    8.308|   10.775|
SW<6>          |    3.748|   12.977|    8.308|   10.775|
SW<7>          |    3.748|   12.977|    8.308|   10.775|
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 24 15:15:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



