{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598635904151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598635904152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 28 18:31:43 2020 " "Processing started: Fri Aug 28 18:31:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598635904152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635904152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB-to-I2S-Converter -c USB-to-I2S-Converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off USB-to-I2S-Converter -c USB-to-I2S-Converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635904152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598635905459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598635905459 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(72) " "Verilog HDL Module Instantiation warning at top.v(72): ignored dangling comma in List of Port Connections" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 72 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1598635924251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_generator " "Found entity 1: sample_generator" {  } { { "sample_generator.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_mux " "Found entity 1: audio_clock_mux" {  } { { "audio_clock_mux.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/audio_clock_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_shift_register_tb " "Found entity 1: I2S_shift_register_tb" {  } { { "sample_processor_tb.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sample_processor.v(42) " "Verilog HDL information at sample_processor.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598635924263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_processor " "Found entity 1: sample_processor" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/my_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/my_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios " "Found entity 1: my_nios" {  } { { "nios_custom/synthesis/my_nios.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/my_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_custom/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_custom/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_irq_mapper " "Found entity 1: my_nios_irq_mapper" {  } { { "nios_custom/synthesis/submodules/my_nios_irq_mapper.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0 " "Found entity 1: my_nios_mm_interconnect_0" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter_006" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: my_nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924344 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_mux " "Found entity 1: my_nios_mm_interconnect_0_rsp_mux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: my_nios_mm_interconnect_0_rsp_demux_002" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_demux " "Found entity 1: my_nios_mm_interconnect_0_rsp_demux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: my_nios_mm_interconnect_0_cmd_mux_002" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_mux " "Found entity 1: my_nios_mm_interconnect_0_cmd_mux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: my_nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_demux " "Found entity 1: my_nios_mm_interconnect_0_cmd_demux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924394 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924394 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924394 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924394 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_custom/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_custom/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_008_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_008_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924441 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_008 " "Found entity 2: my_nios_mm_interconnect_0_router_008" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_004_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924445 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_004 " "Found entity 2: my_nios_mm_interconnect_0_router_004" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924448 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_002 " "Found entity 2: my_nios_mm_interconnect_0_router_002" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924455 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_001 " "Found entity 2: my_nios_mm_interconnect_0_router_001" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598635924457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924459 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router " "Found entity 2: my_nios_mm_interconnect_0_router" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_custom/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_custom/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_timer_0 " "Found entity 1: my_nios_timer_0" {  } { { "nios_custom/synthesis/submodules/my_nios_timer_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_sysid_qsys_0 " "Found entity 1: my_nios_sysid_qsys_0" {  } { { "nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_pio_1 " "Found entity 1: my_nios_pio_1" {  } { { "nios_custom/synthesis/submodules/my_nios_pio_1.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_pio_0 " "Found entity 1: my_nios_pio_0" {  } { { "nios_custom/synthesis/submodules/my_nios_pio_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_onchip_memory2_0 " "Found entity 1: my_nios_onchip_memory2_0" {  } { { "nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0 " "Found entity 1: my_nios_nios2_gen2_0" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: my_nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: my_nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: my_nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: my_nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: my_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: my_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: my_nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: my_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: my_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: my_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "13 my_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: my_nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "14 my_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: my_nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "15 my_nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: my_nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "16 my_nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: my_nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "17 my_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: my_nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "18 my_nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: my_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "19 my_nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: my_nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "20 my_nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: my_nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""} { "Info" "ISGN_ENTITY_NAME" "21 my_nios_nios2_gen2_0_cpu " "Found entity 21: my_nios_nios2_gen2_0_cpu" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: my_nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: my_nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: my_nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: my_nios_nios2_gen2_0_cpu_test_bench" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_new_sdram_controller_0_input_efifo_module " "Found entity 1: my_nios_new_sdram_controller_0_input_efifo_module" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924545 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_new_sdram_controller_0 " "Found entity 2: my_nios_new_sdram_controller_0" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: my_nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924550 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_jtag_uart_0_scfifo_w " "Found entity 2: my_nios_jtag_uart_0_scfifo_w" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924550 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: my_nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924550 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_nios_jtag_uart_0_scfifo_r " "Found entity 4: my_nios_jtag_uart_0_scfifo_r" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924550 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_nios_jtag_uart_0 " "Found entity 5: my_nios_jtag_uart_0" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb-to-i2s-converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file usb-to-i2s-converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 USB-to-I2S-Converter " "Found entity 1: USB-to-I2S-Converter" {  } { { "USB-to-I2S-Converter.bdf" "" { Schematic "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/USB-to-I2S-Converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Manager " "Found entity 1: FIFO_Manager" {  } { { "FIFO_Manager.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/FIFO_Manager.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598635924562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924562 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598635924568 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598635924568 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598635924568 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598635924572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598635924748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_generator sample_generator:sample_generator1 " "Elaborating entity \"sample_generator\" for hierarchy \"sample_generator:sample_generator1\"" {  } { { "top.v" "sample_generator1" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598635924754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_processor sample_processor:sample_processor1 " "Elaborating entity \"sample_processor\" for hierarchy \"sample_processor:sample_processor1\"" {  } { { "top.v" "sample_processor1" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598635924757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(23) " "Verilog HDL assignment warning at sample_processor.v(23): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924759 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(24) " "Verilog HDL assignment warning at sample_processor.v(24): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924759 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(25) " "Verilog HDL assignment warning at sample_processor.v(25): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924759 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(26) " "Verilog HDL assignment warning at sample_processor.v(26): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924759 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(27) " "Verilog HDL assignment warning at sample_processor.v(27): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924759 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sample_processor.v(22) " "Verilog HDL Case Statement warning at sample_processor.v(22): incomplete case statement has no default case item" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1598635924760 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_blocks_per_sample sample_processor.v(22) " "Verilog HDL Always Construct warning at sample_processor.v(22): inferring latch(es) for variable \"n_blocks_per_sample\", which holds its previous value in one or more paths through the always construct" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598635924760 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sample_processor.v(32) " "Verilog HDL Case Statement warning at sample_processor.v(32): incomplete case statement has no default case item" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1598635924760 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sample_mask sample_processor.v(32) " "Verilog HDL Always Construct warning at sample_processor.v(32): inferring latch(es) for variable \"sample_mask\", which holds its previous value in one or more paths through the always construct" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598635924761 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(57) " "Verilog HDL assignment warning at sample_processor.v(57): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924762 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[0\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[0\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924769 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[1\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[1\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924769 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[2\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[2\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924769 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[3\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[3\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924769 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[4\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[4\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924769 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[5\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[5\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924769 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[6\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[6\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924769 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[7\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[7\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924769 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[8\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[8\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924770 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[9\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[9\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924770 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[10\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[10\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924770 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[11\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[11\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924770 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[12\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[12\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924770 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[13\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[13\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924771 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[14\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[14\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924772 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[15\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[15\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924772 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[16\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[16\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924772 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[17\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[17\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924773 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[18\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[18\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924773 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[19\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[19\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924774 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[20\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[20\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924774 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[21\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[21\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924774 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[22\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[22\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924774 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[23\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[23\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924775 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[24\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[24\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924775 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[25\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[25\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924775 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[26\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[26\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924775 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[27\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[27\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924775 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[28\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[28\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924776 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[29\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[29\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924776 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[30\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[30\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924776 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[31\] sample_processor.v(32) " "Inferred latch for \"sample_mask\[31\]\" at sample_processor.v(32)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924776 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_blocks_per_sample\[0\] sample_processor.v(22) " "Inferred latch for \"n_blocks_per_sample\[0\]\" at sample_processor.v(22)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924776 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_blocks_per_sample\[1\] sample_processor.v(22) " "Inferred latch for \"n_blocks_per_sample\[1\]\" at sample_processor.v(22)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924777 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_blocks_per_sample\[2\] sample_processor.v(22) " "Inferred latch for \"n_blocks_per_sample\[2\]\" at sample_processor.v(22)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924777 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_blocks_per_sample\[3\] sample_processor.v(22) " "Inferred latch for \"n_blocks_per_sample\[3\]\" at sample_processor.v(22)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635924777 "|top|sample_processor:sample_processor1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:I2S_shift_register1 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:I2S_shift_register1\"" {  } { { "top.v" "I2S_shift_register1" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598635924802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(78) " "Verilog HDL assignment warning at I2S_shift_register.v(78): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924805 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(79) " "Verilog HDL assignment warning at I2S_shift_register.v(79): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924805 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(81) " "Verilog HDL assignment warning at I2S_shift_register.v(81): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924805 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(82) " "Verilog HDL assignment warning at I2S_shift_register.v(82): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924806 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(92) " "Verilog HDL assignment warning at I2S_shift_register.v(92): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924806 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_shift_register.v(95) " "Verilog HDL assignment warning at I2S_shift_register.v(95): truncated value with size 32 to match size of target (1)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924806 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(104) " "Verilog HDL assignment warning at I2S_shift_register.v(104): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924807 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_shift_register.v(107) " "Verilog HDL assignment warning at I2S_shift_register.v(107): truncated value with size 32 to match size of target (1)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598635924807 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_rst " "Net \"main_rst\" is missing source, defaulting to GND" {  } { { "top.v" "main_rst" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598635924882 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1598635924882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sample_processor:sample_processor1\|n_blocks_per_sample\[0\] " "LATCH primitive \"sample_processor:sample_processor1\|n_blocks_per_sample\[0\]\" is permanently enabled" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1598635924988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sample_processor:sample_processor1\|n_blocks_per_sample\[1\] " "LATCH primitive \"sample_processor:sample_processor1\|n_blocks_per_sample\[1\]\" is permanently enabled" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1598635924989 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598635925542 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598635925638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925684 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925684 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925684 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios 19 " "Ignored 19 assignments for entity \"my_nios\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_irq_mapper 14 " "Ignored 14 assignments for entity \"my_nios_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_jtag_uart_0 24 " "Ignored 24 assignments for entity \"my_nios_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"my_nios_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter_006 32 " "Ignored 32 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter_006\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925687 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925687 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925687 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925687 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_008 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_008\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_demux_002 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_new_sdram_controller_0 34 " "Ignored 34 assignments for entity \"my_nios_new_sdram_controller_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"my_nios_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"my_nios_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_onchip_memory2_0 38 " "Ignored 38 assignments for entity \"my_nios_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_pio_0 22 " "Ignored 22 assignments for entity \"my_nios_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_pio_1 23 " "Ignored 23 assignments for entity \"my_nios_pio_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925690 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"my_nios_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925690 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_timer_0 26 " "Ignored 26 assignments for entity \"my_nios_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1598635925690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/output_files/USB-to-I2S-Converter.map.smsg " "Generated suppressed messages file C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/output_files/USB-to-I2S-Converter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635925817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598635928094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598635928094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598635928168 "|top|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk " "No output dependent on input pin \"fpga_clk\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598635928168 "|top|fpga_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598635928168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598635928170 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598635928170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598635928170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598635928208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 28 18:32:08 2020 " "Processing ended: Fri Aug 28 18:32:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598635928208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598635928208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598635928208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598635928208 ""}
