// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate2_Pipeline_VITIS_LOOP_788_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln805,
        r_address0,
        r_ce0,
        r_we0,
        r_d0,
        sub_ln232,
        l_address0,
        l_ce0,
        l_q0,
        sub_ln791,
        b_address0,
        b_ce0,
        b_we0,
        b_d0,
        b_q0,
        b_address1,
        b_ce1,
        b_we1,
        b_d1,
        b_q1,
        sub_ln792
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] sub_ln805;
output  [15:0] r_address0;
output   r_ce0;
output   r_we0;
output  [0:0] r_d0;
input  [15:0] sub_ln232;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [18:0] sub_ln791;
output  [18:0] b_address0;
output   b_ce0;
output   b_we0;
output  [5:0] b_d0;
input  [5:0] b_q0;
output  [18:0] b_address1;
output   b_ce1;
output   b_we1;
output  [5:0] b_d1;
input  [5:0] b_q1;
input  [18:0] sub_ln792;

reg ap_idle;
reg r_ce0;
reg r_we0;
reg l_ce0;
reg[18:0] b_address0;
reg b_ce0;
reg b_we0;
reg[18:0] b_address1;
reg b_ce1;
reg b_we1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln788_reg_364;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] icmp_ln788_fu_157_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] add_ln805_fu_177_p2;
reg   [15:0] add_ln805_reg_368;
reg   [18:0] b_addr_reg_378;
reg   [18:0] b_addr_2_reg_383;
reg   [18:0] b_addr_2_reg_383_pp0_iter1_reg;
wire   [5:0] select_ln70_9_fu_340_p3;
reg   [5:0] select_ln70_9_reg_388;
wire    ap_block_pp0_stage1_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln232_fu_189_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln791_fu_200_p1;
wire   [63:0] zext_ln792_fu_211_p1;
wire   [63:0] zext_ln805_2_fu_221_p1;
wire    ap_block_pp0_stage1;
reg   [7:0] i_fu_70;
wire   [7:0] add_ln788_fu_163_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_i_13;
wire   [15:0] zext_ln805_1_fu_173_p1;
wire   [15:0] add_ln232_fu_183_p2;
wire   [18:0] zext_ln805_fu_169_p1;
wire   [18:0] add_ln791_fu_194_p2;
wire   [18:0] add_ln792_fu_205_p2;
wire  signed [5:0] sext_ln232_35_fu_229_p0;
wire  signed [6:0] sext_ln232_fu_225_p1;
wire  signed [6:0] sext_ln232_35_fu_229_p1;
wire  signed [6:0] ret_fu_233_p2;
wire  signed [5:0] sext_ln232_37_fu_243_p0;
wire  signed [7:0] sext_ln232_36_fu_239_p1;
wire  signed [7:0] sext_ln232_37_fu_243_p1;
wire  signed [5:0] sext_ln1541_fu_253_p0;
wire   [7:0] ret_13_fu_247_p2;
wire  signed [7:0] sext_ln1541_fu_253_p1;
wire   [7:0] sub_ln70_fu_257_p2;
wire   [2:0] tmp_fu_263_p4;
wire   [0:0] icmp_ln1080_fu_273_p2;
wire   [7:0] select_ln798_fu_279_p3;
wire   [1:0] tmp_36_fu_293_p4;
wire   [0:0] icmp_ln1080_11_fu_303_p2;
wire   [6:0] select_ln798_1_fu_309_p3;
wire   [0:0] icmp_ln1072_31_fu_287_p2;
wire   [5:0] trunc_ln70_fu_323_p1;
wire   [0:0] icmp_ln1072_32_fu_317_p2;
wire   [5:0] trunc_ln70_11_fu_336_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ldpcDec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln788_fu_157_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_70 <= add_ln788_fu_163_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_70 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln788_fu_157_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln805_reg_368 <= add_ln805_fu_177_p2;
        b_addr_2_reg_383 <= zext_ln792_fu_211_p1;
        b_addr_reg_378 <= zext_ln791_fu_200_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_addr_2_reg_383_pp0_iter1_reg <= b_addr_2_reg_383;
        icmp_ln788_reg_364 <= icmp_ln788_fu_157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln788_reg_364 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln70_9_reg_388 <= select_ln70_9_fu_340_p3;
    end
end

always @ (*) begin
    if (((icmp_ln788_reg_364 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_13 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_13 = i_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        b_address0 = b_addr_2_reg_383_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_address0 = zext_ln792_fu_211_p1;
    end else begin
        b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            b_address1 = b_addr_reg_378;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            b_address1 = zext_ln791_fu_200_p1;
        end else begin
            b_address1 = 'bx;
        end
    end else begin
        b_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        b_ce1 = 1'b1;
    end else begin
        b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        b_we0 = 1'b1;
    end else begin
        b_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln788_reg_364 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        b_we1 = 1'b1;
    end else begin
        b_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_ce0 = 1'b1;
    end else begin
        l_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_ce0 = 1'b1;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln788_reg_364 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_we0 = 1'b1;
    end else begin
        r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln232_fu_183_p2 = (sub_ln232 + zext_ln805_1_fu_173_p1);

assign add_ln788_fu_163_p2 = (ap_sig_allocacmp_i_13 + 8'd1);

assign add_ln791_fu_194_p2 = (sub_ln791 + zext_ln805_fu_169_p1);

assign add_ln792_fu_205_p2 = (sub_ln792 + zext_ln805_fu_169_p1);

assign add_ln805_fu_177_p2 = (sub_ln805 + zext_ln805_1_fu_173_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign b_d0 = select_ln70_9_reg_388;

assign b_d1 = ((icmp_ln1072_31_fu_287_p2[0:0] == 1'b1) ? 6'd32 : trunc_ln70_fu_323_p1);

assign icmp_ln1072_31_fu_287_p2 = (($signed(select_ln798_fu_279_p3) < $signed(8'd224)) ? 1'b1 : 1'b0);

assign icmp_ln1072_32_fu_317_p2 = (($signed(select_ln798_1_fu_309_p3) < $signed(7'd96)) ? 1'b1 : 1'b0);

assign icmp_ln1080_11_fu_303_p2 = ((tmp_36_fu_293_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1080_fu_273_p2 = (($signed(tmp_fu_263_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln788_fu_157_p2 = ((ap_sig_allocacmp_i_13 == 8'd160) ? 1'b1 : 1'b0);

assign l_address0 = zext_ln232_fu_189_p1;

assign r_address0 = zext_ln805_2_fu_221_p1;

assign r_d0 = ret_13_fu_247_p2[32'd7];

assign ret_13_fu_247_p2 = ($signed(sext_ln232_36_fu_239_p1) + $signed(sext_ln232_37_fu_243_p1));

assign ret_fu_233_p2 = ($signed(sext_ln232_fu_225_p1) + $signed(sext_ln232_35_fu_229_p1));

assign select_ln70_9_fu_340_p3 = ((icmp_ln1072_32_fu_317_p2[0:0] == 1'b1) ? 6'd32 : trunc_ln70_11_fu_336_p1);

assign select_ln798_1_fu_309_p3 = ((icmp_ln1080_11_fu_303_p2[0:0] == 1'b1) ? 7'd31 : ret_fu_233_p2);

assign select_ln798_fu_279_p3 = ((icmp_ln1080_fu_273_p2[0:0] == 1'b1) ? 8'd31 : sub_ln70_fu_257_p2);

assign sext_ln1541_fu_253_p0 = b_q1;

assign sext_ln1541_fu_253_p1 = sext_ln1541_fu_253_p0;

assign sext_ln232_35_fu_229_p0 = b_q1;

assign sext_ln232_35_fu_229_p1 = sext_ln232_35_fu_229_p0;

assign sext_ln232_36_fu_239_p1 = ret_fu_233_p2;

assign sext_ln232_37_fu_243_p0 = b_q0;

assign sext_ln232_37_fu_243_p1 = sext_ln232_37_fu_243_p0;

assign sext_ln232_fu_225_p1 = $signed(l_q0);

assign sub_ln70_fu_257_p2 = ($signed(ret_13_fu_247_p2) - $signed(sext_ln1541_fu_253_p1));

assign tmp_36_fu_293_p4 = {{ret_fu_233_p2[6:5]}};

assign tmp_fu_263_p4 = {{sub_ln70_fu_257_p2[7:5]}};

assign trunc_ln70_11_fu_336_p1 = select_ln798_1_fu_309_p3[5:0];

assign trunc_ln70_fu_323_p1 = select_ln798_fu_279_p3[5:0];

assign zext_ln232_fu_189_p1 = add_ln232_fu_183_p2;

assign zext_ln791_fu_200_p1 = add_ln791_fu_194_p2;

assign zext_ln792_fu_211_p1 = add_ln792_fu_205_p2;

assign zext_ln805_1_fu_173_p1 = ap_sig_allocacmp_i_13;

assign zext_ln805_2_fu_221_p1 = add_ln805_reg_368;

assign zext_ln805_fu_169_p1 = ap_sig_allocacmp_i_13;

endmodule //ldpcDec_colUpdate2_Pipeline_VITIS_LOOP_788_1
