Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 19 00:16:44 2022
| Host         : HafisPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100tl
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |              15 |            7 |
| No           | Yes                   | No                     |             510 |          104 |
| Yes          | No                    | No                     |             265 |          143 |
| Yes          | No                    | Yes                    |            2195 |          648 |
| Yes          | Yes                   | No                     |            2592 |          597 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                        |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | comm_inst/transmitter/s_next[3]_i_1__0_n_0                  | comm_inst/tx_buffer/SR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | comm_inst/receiver/s_next[3]_i_1_n_0                        | comm_inst/tx_buffer/SR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | comm_inst/tx_shifter/E[0]                                   | comm_inst/tx_buffer/SR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/FSM_onehot_key_mem_ctrl_reg[3]_i_1_n_0 | comm_inst/tx_buffer/SR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/round_ctr_we                           | comm_inst/tx_buffer/SR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | comm_inst/transmitter/b_next[7]_i_1__0_n_0                  | comm_inst/tx_buffer/SR[0] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | comm_inst/receiver/b_next                                   | comm_inst/tx_buffer/SR[0] |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | aes_core_inst/enc_block/round_ctr_we                        | comm_inst/tx_buffer/SR[0] |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                                             |                           |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | comm_inst/tx_buffer/buff[1][127]_i_1_n_0                    | comm_inst/tx_buffer/SR[0] |               29 |            128 |         4.41 |
|  clk_IBUF_BUFG | comm_inst/tx_buffer/buff[0][127]_i_1_n_0                    | comm_inst/tx_buffer/SR[0] |               25 |            128 |         5.12 |
|  clk_IBUF_BUFG | comm_inst/tx_buffer/buff[3][127]_i_1_n_0                    | comm_inst/tx_buffer/SR[0] |               24 |            128 |         5.33 |
|  clk_IBUF_BUFG | comm_inst/tx_buffer/buff[5][127]_i_1__0_n_0                 | comm_inst/tx_buffer/SR[0] |               24 |            128 |         5.33 |
|  clk_IBUF_BUFG | comm_inst/tx_buffer/buff[2][127]_i_1_n_0                    | comm_inst/tx_buffer/SR[0] |               27 |            128 |         4.74 |
|  clk_IBUF_BUFG | comm_inst/tx_buffer/buff[7][127]_i_1_n_0                    | comm_inst/tx_buffer/SR[0] |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG | comm_inst/tx_buffer/buff[4][127]_i_1_n_0                    | comm_inst/tx_buffer/SR[0] |               28 |            128 |         4.57 |
|  clk_IBUF_BUFG | comm_inst/tx_buffer/buff[6][127]_i_1_n_0                    | comm_inst/tx_buffer/SR[0] |               30 |            128 |         4.27 |
|  clk_IBUF_BUFG | comm_inst/rx_buffer/buff[2][127]_i_1__0_n_0                 | comm_inst/tx_buffer/SR[0] |               25 |            128 |         5.12 |
|  clk_IBUF_BUFG | comm_inst/rx_buffer/buff[4][127]_i_1__0_n_0                 | comm_inst/tx_buffer/SR[0] |               33 |            128 |         3.88 |
|  clk_IBUF_BUFG | comm_inst/rx_buffer/buff[7][127]_i_1__0_n_0                 | comm_inst/tx_buffer/SR[0] |               43 |            128 |         2.98 |
|  clk_IBUF_BUFG | comm_inst/rx_buffer/buff[5][127]_i_1_n_0                    | comm_inst/tx_buffer/SR[0] |               38 |            128 |         3.37 |
|  clk_IBUF_BUFG | comm_inst/rx_buffer/buff[3][127]_i_1__0_n_0                 | comm_inst/tx_buffer/SR[0] |               28 |            128 |         4.57 |
|  clk_IBUF_BUFG | comm_inst/rx_buffer/buff[0][127]_i_1__0_n_0                 | comm_inst/tx_buffer/SR[0] |               27 |            128 |         4.74 |
|  clk_IBUF_BUFG | comm_inst/rx_buffer/buff[1][127]_i_1__0_n_0                 | comm_inst/tx_buffer/SR[0] |               29 |            128 |         4.41 |
|  clk_IBUF_BUFG | comm_inst/rx_buffer/buff[6][127]_i_1__0_n_0                 | comm_inst/tx_buffer/SR[0] |               38 |            128 |         3.37 |
|  clk_IBUF_BUFG | comm_inst/CB/ct[127]_i_1_n_0                                | comm_inst/tx_buffer/SR[0] |               34 |            128 |         3.76 |
|  clk_IBUF_BUFG | aes_core_inst/enc_block/block_we                            | comm_inst/tx_buffer/SR[0] |               95 |            128 |         1.35 |
|  clk_IBUF_BUFG | comm_inst/rx_buffer/state_next                              | comm_inst/tx_buffer/SR[0] |               31 |            128 |         4.13 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[9][127]_i_1_n_0                | comm_inst/tx_buffer/SR[0] |               79 |            128 |         1.62 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[11][127]_i_1_n_0               | comm_inst/tx_buffer/SR[0] |               31 |            128 |         4.13 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[6][127]_i_1_n_0                | comm_inst/tx_buffer/SR[0] |               28 |            128 |         4.57 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[7][127]_i_1_n_0                | comm_inst/tx_buffer/SR[0] |               57 |            128 |         2.25 |
|  clk_IBUF_BUFG | comm_inst/tx_shifter/data_next[127]_i_1__0_n_0              | comm_inst/tx_buffer/SR[0] |               20 |            128 |         6.40 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[10][127]_i_1_n_0               | comm_inst/tx_buffer/SR[0] |               30 |            128 |         4.27 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[1][127]_i_1_n_0                | comm_inst/tx_buffer/SR[0] |               24 |            128 |         5.33 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[5][127]_i_1_n_0                | comm_inst/tx_buffer/SR[0] |               25 |            128 |         5.12 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[8][127]_i_1_n_0                | comm_inst/tx_buffer/SR[0] |               35 |            128 |         3.66 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem                                | comm_inst/tx_buffer/SR[0] |               31 |            128 |         4.13 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[3][127]_i_1_n_0                | comm_inst/tx_buffer/SR[0] |               33 |            128 |         3.88 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[2][127]_i_1_n_0                | comm_inst/tx_buffer/SR[0] |               25 |            128 |         5.12 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[14][127]_i_1_n_0               | comm_inst/tx_buffer/SR[0] |               27 |            128 |         4.74 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[12][127]_i_1_n_0               | comm_inst/tx_buffer/SR[0] |               28 |            128 |         4.57 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[4][127]_i_1_n_0                | comm_inst/tx_buffer/SR[0] |               27 |            128 |         4.74 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/round_ctr_inc                          | comm_inst/tx_buffer/SR[0] |               38 |            128 |         3.37 |
|  clk_IBUF_BUFG | aes_core_inst/keymem/key_mem[13][127]_i_1_n_0               | comm_inst/tx_buffer/SR[0] |               30 |            128 |         4.27 |
|  clk_IBUF_BUFG | comm_inst/rx_shifter/ctr_next[3]_i_1_n_0                    | comm_inst/tx_buffer/SR[0] |               24 |            132 |         5.50 |
|  clk_IBUF_BUFG | reset_IBUF                                                  |                           |              143 |            265 |         1.85 |
|  clk_IBUF_BUFG |                                                             | comm_inst/tx_buffer/SR[0] |              111 |            525 |         4.73 |
+----------------+-------------------------------------------------------------+---------------------------+------------------+----------------+--------------+


