git clone --depth 1 --no-tags https://github.com/ftkovr9k/ARM-Single-Cycle-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/464660629
git clone --depth 1 --no-tags https://github.com/yuerbujin/VerilogHDL_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/467425609
git clone --depth 1 --no-tags https://github.com/DebjitLP/logic_synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/466158536
git clone --depth 1 --no-tags https://github.com/marcus-deans/mips-isa-processor.git f:/verilog_sva_gh_scraper/data/full_repos/466269504
git clone --depth 1 --no-tags https://github.com/ikbalavsar/8-bit-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/466829031
git clone --depth 1 --no-tags https://github.com/visionvlsi/opensta_examples.git f:/verilog_sva_gh_scraper/data/full_repos/468291202
git clone --depth 1 --no-tags https://github.com/thebigshed/7Segment-Hex.git f:/verilog_sva_gh_scraper/data/full_repos/456174043
git clone --depth 1 --no-tags https://github.com/sam2468sam/DIC.git f:/verilog_sva_gh_scraper/data/full_repos/459017585
git clone --depth 1 --no-tags https://github.com/Taotu02feather/SPI_Slave_Test.git f:/verilog_sva_gh_scraper/data/full_repos/459939272
git clone --depth 1 --no-tags https://github.com/cuesta22/Lab_3_regfile.git f:/verilog_sva_gh_scraper/data/full_repos/460188814
git clone --depth 1 --no-tags https://github.com/FredericoBresani/processing-unit.git f:/verilog_sva_gh_scraper/data/full_repos/458257485
git clone --depth 1 --no-tags https://github.com/jumzzz/learn_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/458492267
git clone --depth 1 --no-tags https://github.com/wangxuechun7215/multiper.git f:/verilog_sva_gh_scraper/data/full_repos/459150002
git clone --depth 1 --no-tags https://github.com/alanswx/Laser500_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/458870430
git clone --depth 1 --no-tags https://github.com/mahashunya/NocEpidemicRouting.git f:/verilog_sva_gh_scraper/data/full_repos/464754997
git clone --depth 1 --no-tags https://github.com/Dasoveanu-Teodora/Maze-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/464897567
git clone --depth 1 --no-tags https://github.com/vikkisachdeva/openSTA_sta_workshop.git f:/verilog_sva_gh_scraper/data/full_repos/467063689
git clone --depth 1 --no-tags https://github.com/CEK19/LSI_Design.git f:/verilog_sva_gh_scraper/data/full_repos/466636763
git clone --depth 1 --no-tags https://github.com/EgoPlaZa/workshop_final-plaza-vasquez.git f:/verilog_sva_gh_scraper/data/full_repos/466970908
git clone --depth 1 --no-tags https://github.com/ygjzdsg/A-Static-5-stage-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/462693179
git clone --depth 1 --no-tags https://github.com/Yanglin-Tao/E15-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/463210955
git clone --depth 1 --no-tags https://github.com/Adil-Kh/Lab4ALU.git f:/verilog_sva_gh_scraper/data/full_repos/463197430
git clone --depth 1 --no-tags https://github.com/jimmysitu/verilog2smt.git f:/verilog_sva_gh_scraper/data/full_repos/463198249
git clone --depth 1 --no-tags https://github.com/Igor542/fpga-uart.git f:/verilog_sva_gh_scraper/data/full_repos/462107412
git clone --depth 1 --no-tags https://github.com/lucaxchaves/IPLibrary.git f:/verilog_sva_gh_scraper/data/full_repos/461069000
git clone --depth 1 --no-tags https://github.com/Whee-il/COEN122.git f:/verilog_sva_gh_scraper/data/full_repos/461598158
git clone --depth 1 --no-tags https://github.com/DominicWasiewicz/Simulation-of-RISC-CPU-using-Verilog-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/457895358
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_FAS.git f:/verilog_sva_gh_scraper/data/full_repos/459984304
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2016.git f:/verilog_sva_gh_scraper/data/full_repos/460343015
git clone --depth 1 --no-tags https://github.com/birdybro/Test_Pattern_YC.git f:/verilog_sva_gh_scraper/data/full_repos/461047975
git clone --depth 1 --no-tags https://github.com/howie-zhao/gradu_proj.git f:/verilog_sva_gh_scraper/data/full_repos/456829815
git clone --depth 1 --no-tags https://github.com/ruichenZz/csm152a-group9-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/457151625
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/Restoring-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/457738105
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/Stack-Based-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/457747238
git clone --depth 1 --no-tags https://github.com/Alik-Mirzoyan/Verilog_home_work.git f:/verilog_sva_gh_scraper/data/full_repos/456645887
git clone --depth 1 --no-tags https://github.com/Sumanyu-Singh/Mixed-Signal-Design-of-3-bit-Flash-Type-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/468449555
git clone --depth 1 --no-tags https://github.com/AndraPescaru/Digital-Integrated-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/467670240
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/mpw5-eFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/468093033
git clone --depth 1 --no-tags https://github.com/YoTuGi/DE0CV_4BitCounter.git f:/verilog_sva_gh_scraper/data/full_repos/462775460
git clone --depth 1 --no-tags https://github.com/YoTuGi/DE0CV.git f:/verilog_sva_gh_scraper/data/full_repos/462752294
git clone --depth 1 --no-tags https://github.com/fast-crypto-lab/sntrup761_fcl.git f:/verilog_sva_gh_scraper/data/full_repos/463439324
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/463325928
git clone --depth 1 --no-tags https://github.com/KLGR123/Digital_Circuit_homework.git f:/verilog_sva_gh_scraper/data/full_repos/463822087
git clone --depth 1 --no-tags https://github.com/TheSonders/SimpleSniffer.git f:/verilog_sva_gh_scraper/data/full_repos/463678643
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/Half-Precision-FP-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/464357333
git clone --depth 1 --no-tags https://github.com/YhelyO/GCD-Verilog-DVD-Course-Project.git f:/verilog_sva_gh_scraper/data/full_repos/464566316
git clone --depth 1 --no-tags https://github.com/eric0219c/CVSD_Computer-Aided-VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/465216255
git clone --depth 1 --no-tags https://github.com/adeelahmad81299/RISC-V_CORE.git f:/verilog_sva_gh_scraper/data/full_repos/466119483
git clone --depth 1 --no-tags https://github.com/jc123488/B_ICC2014_preliminary_grad_cell-based.git f:/verilog_sva_gh_scraper/data/full_repos/465614476
git clone --depth 1 --no-tags https://github.com/elvislzy/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/466241681
git clone --depth 1 --no-tags https://github.com/DavidCussans/uob-hep-pc005a.git f:/verilog_sva_gh_scraper/data/full_repos/467531507
git clone --depth 1 --no-tags https://github.com/yashpawar/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/467768192
git clone --depth 1 --no-tags https://github.com/AnDa-creator/TLC_ee705Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/465389471
git clone --depth 1 --no-tags https://github.com/Chandrusankar7/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/462309460
git clone --depth 1 --no-tags https://github.com/vignesh24g/Knockout_tournament.git f:/verilog_sva_gh_scraper/data/full_repos/467854085
git clone --depth 1 --no-tags https://github.com/northwoodlogic/riscv-robotsoc.git f:/verilog_sva_gh_scraper/data/full_repos/466591636
git clone --depth 1 --no-tags https://github.com/Eldorado7621/image-processing-on-zynq-processing-system-.git f:/verilog_sva_gh_scraper/data/full_repos/466557165
git clone --depth 1 --no-tags https://github.com/pavang19/4-bit-Carry-Look-Ahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/467182899
git clone --depth 1 --no-tags https://github.com/CyberSoul21/digital-systems-II-final-project-UNAL.git f:/verilog_sva_gh_scraper/data/full_repos/467240814
git clone --depth 1 --no-tags https://github.com/lwshowl/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/467341918
git clone --depth 1 --no-tags https://github.com/dongremayur777/3_Bit_Wallace_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/467194018
git clone --depth 1 --no-tags https://github.com/Mounika3105/FPGA-Based-System-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/458113953
git clone --depth 1 --no-tags https://github.com/swood76/ADS.git f:/verilog_sva_gh_scraper/data/full_repos/456729870
git clone --depth 1 --no-tags https://github.com/yuxiaoqing123/git_test.git f:/verilog_sva_gh_scraper/data/full_repos/456929432
git clone --depth 1 --no-tags https://github.com/Ronan-Harkins/Lab3_comparch.git f:/verilog_sva_gh_scraper/data/full_repos/457888581
git clone --depth 1 --no-tags https://github.com/16uhrpasing/hwsw.git f:/verilog_sva_gh_scraper/data/full_repos/459096966
git clone --depth 1 --no-tags https://github.com/RChandana/EDA-Playground-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/461498097
git clone --depth 1 --no-tags https://github.com/hsdev1/ImageProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/462395423
git clone --depth 1 --no-tags https://github.com/WillyChennnn/E_ICC2021_prelimily_univ_cell-based.git f:/verilog_sva_gh_scraper/data/full_repos/462750452
git clone --depth 1 --no-tags https://github.com/JoeRock1298/SID-Laboratories.git f:/verilog_sva_gh_scraper/data/full_repos/461853014
git clone --depth 1 --no-tags https://github.com/code-matrix-au/Xilinx-FPGA-Tennis-Scoring-Game.git f:/verilog_sva_gh_scraper/data/full_repos/462245419
git clone --depth 1 --no-tags https://github.com/qijiyu1613/ji-chuang.git f:/verilog_sva_gh_scraper/data/full_repos/463714852
git clone --depth 1 --no-tags https://github.com/AlanHJH/trabVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/463931610
git clone --depth 1 --no-tags https://github.com/seongwon980/Verliog.git f:/verilog_sva_gh_scraper/data/full_repos/459501187
git clone --depth 1 --no-tags https://github.com/joaovclobo/TP1-ISLD-DECODIFICADOR.git f:/verilog_sva_gh_scraper/data/full_repos/459788111
git clone --depth 1 --no-tags https://github.com/AbdelrahmanHamdyy/Randomizer.git f:/verilog_sva_gh_scraper/data/full_repos/460663963
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2014.git f:/verilog_sva_gh_scraper/data/full_repos/460342498
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/Hadd.git f:/verilog_sva_gh_scraper/data/full_repos/459575948
git clone --depth 1 --no-tags https://github.com/lazarvulic99/Verilog---Module-synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/459800143
git clone --depth 1 --no-tags https://github.com/sg05060/SDS_A_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/459972569
git clone --depth 1 --no-tags https://github.com/ikbalyazici/GTU---Computer-Organizaton-Homeworks.git f:/verilog_sva_gh_scraper/data/full_repos/459980408
git clone --depth 1 --no-tags https://github.com/JoeRock1298/PSFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/461247768
git clone --depth 1 --no-tags https://github.com/yy-dla/hw.git f:/verilog_sva_gh_scraper/data/full_repos/456552388
git clone --depth 1 --no-tags https://github.com/rdelozier/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/457581410
git clone --depth 1 --no-tags https://github.com/SerdarUnal132/pwm_openmpw.git f:/verilog_sva_gh_scraper/data/full_repos/464389943
git clone --depth 1 --no-tags https://github.com/raadkhan/Link-IO-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/464324960
git clone --depth 1 --no-tags https://github.com/ashaki345/Sequence_Detector_V.git f:/verilog_sva_gh_scraper/data/full_repos/463999341
git clone --depth 1 --no-tags https://github.com/methodist20122016/OracleDBA.git f:/verilog_sva_gh_scraper/data/full_repos/464057626
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/RFTC.git f:/verilog_sva_gh_scraper/data/full_repos/464089711
git clone --depth 1 --no-tags https://github.com/dunicadavid/BaggageDrop.git f:/verilog_sva_gh_scraper/data/full_repos/465239239
git clone --depth 1 --no-tags https://github.com/makeprtps/SigOne5c.git f:/verilog_sva_gh_scraper/data/full_repos/466186773
git clone --depth 1 --no-tags https://github.com/channel104257/TaipeiTech-Digital-Logic-Design-Experiments-297208.git f:/verilog_sva_gh_scraper/data/full_repos/466032977
git clone --depth 1 --no-tags https://github.com/dOwOb1212/NCU_DSD_2022_HW.git f:/verilog_sva_gh_scraper/data/full_repos/466060519
git clone --depth 1 --no-tags https://github.com/ashhissh/Crypto_Fpga_Summer_Project.git f:/verilog_sva_gh_scraper/data/full_repos/466062205
git clone --depth 1 --no-tags https://github.com/18521449/Deep-Q-Network.git f:/verilog_sva_gh_scraper/data/full_repos/464895429
git clone --depth 1 --no-tags https://github.com/ahadali-10x/RISC-V_Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/464180018
git clone --depth 1 --no-tags https://github.com/SaadiaNaaz/4---bit-comparator-with-MUX.git f:/verilog_sva_gh_scraper/data/full_repos/468301726
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/Floating-Point-Multiply-Accumulate-for-AI-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/468530691
git clone --depth 1 --no-tags https://github.com/Ahmed-El-said/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/467687620
git clone --depth 1 --no-tags https://github.com/J0J000/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/468243196
