#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May 16 17:56:50 2022
# Process ID: 23332
# Current directory: /home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/axil_conv2D0/xsim_script.tcl}
# Log file: /home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/xsim.log
# Journal file: /home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/xsim.jou
# Running On: legion, OS: Linux, CPU Frequency: 2089.309 MHz, CPU Physical cores: 4, Host memory: 8162 MB
#-----------------------------------------------------------
source xsim.dir/axil_conv2D0/xsim_script.tcl
# xsim {axil_conv2D0} -autoloadwcfg -tclbatch {axil_conv2D0.tcl}
Time resolution is 1 ps
source axil_conv2D0.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1450185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1450245 ns : File "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0.autotb.v" Line 290
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2681.348 ; gain = 0.000 ; free physical = 974 ; free virtual = 6109
## quit
INFO: [Common 17-206] Exiting xsim at Mon May 16 17:57:29 2022...
