{
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port led_16bits -pg 1 -y -100 -defaultsOSRD
preplace port dip_switches_16bits -pg 1 -y -80 -defaultsOSRD
preplace port eth_mdio_mdc -pg 1 -y 850 -defaultsOSRD
preplace port qspi_flash -pg 1 -y 630 -defaultsOSRD
preplace port ddr2_sdram -pg 1 -y 80 -defaultsOSRD
preplace port sys_clock -pg 1 -y 530 -defaultsOSRD
preplace port eth_rmii -pg 1 -y 880 -defaultsOSRD
preplace port usb_uart -pg 1 -y 400 -defaultsOSRD
preplace port eth_intn -pg 1 -y 330 -defaultsOSRD
preplace port eth_refclk -pg 1 -y 820 -defaultsOSRD
preplace port reset -pg 1 -y 510 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 1 -y 1100 -defaultsOSRD
preplace inst spi_flash_controller -pg 1 -lvl 7 -y 650 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 7 -y 1050 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -y 130 -defaultsOSRD
preplace inst ground_0 -pg 1 -lvl 1 -y 990 -defaultsOSRD
preplace inst negate_reset -pg 1 -lvl 1 -y 870 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -y -90 -defaultsOSRD
preplace inst mig_interconnect -pg 1 -lvl 6 -y 100 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -y 200 -defaultsOSRD
preplace inst basic_clocking -pg 1 -lvl 1 -y 520 -defaultsOSRD
preplace inst MangoMIPS32_0 -pg 1 -lvl 3 -y 530 -defaultsOSRD -resize 160 116
preplace inst intr_concat_0 -pg 1 -lvl 2 -y 550 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 6 -y 880 -defaultsOSRD
preplace inst mii_to_rmii_0 -pg 1 -lvl 7 -y 880 -defaultsOSRD
preplace inst bootrom -pg 1 -lvl 7 -y 320 -defaultsOSRD
preplace inst negate_eth_int -pg 1 -lvl 1 -y 330 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 7 -y 460 -defaultsOSRD
preplace inst soc_interconnect -pg 1 -lvl 4 -y 520 -defaultsOSRD -resize 256 600
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -y 320 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 1 -y 710 -defaultsOSRD
preplace netloc axi_uart16550_1_UART 1 7 1 2470J
preplace netloc intr_concat_0_intr 1 2 1 N
preplace netloc clocking_unit_clk_ethref 1 1 7 590J 430 NJ 430 1040J 850 1440J 790 NJ 790 NJ 790 2470J
preplace netloc clk_wiz_0_clk_cpu 1 1 3 570 420 830 340 N
preplace netloc axi_ethernetlite_0_MDIO 1 6 2 2110J 800 2460J
preplace netloc mig_7series_0_DDR2 1 7 1 NJ
preplace netloc eth_intn_1 1 0 1 N
preplace netloc clk_wiz_0_locked 1 0 7 -90 390 550 -30 NJ -30 NJ -30 NJ -30 NJ -30 2150J
preplace netloc clk_wiz_0_clk_periph 1 1 6 560J 400 NJ 400 1080 200 1410 280 1780 220 2130
preplace netloc spi_flash_controller_SPI_0 1 7 1 NJ
preplace netloc mig_7series_0_init_calib_complete 1 0 8 -80 930 560 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 2450
preplace netloc soc_interconnect_M05_AXI 1 4 3 NJ 620 NJ 620 2090
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 NJ
preplace netloc clocking_unit_clk_mig 1 1 6 540J 200 NJ 200 1040J 180 1440J 260 1770J 230 2100
preplace netloc soc_interconnect_M03_AXI 1 4 2 1410 300 N
preplace netloc soc_interconnect_M02_AXI 1 4 2 1380 40 N
preplace netloc axi_uart16550_0_ip2intc_irpt 1 1 7 620 890 NJ 890 NJ 890 1450J 780 NJ 780 NJ 780 2430
preplace netloc util_vector_logic_0_Res 1 5 1 1750J
preplace netloc ARESETN_1 1 1 5 580 330 NJ 330 1050 120 N 120 1770
preplace netloc proc_sys_reset_0_mb_reset 1 0 2 -70 810 510
preplace netloc soc_interconnect_M04_AXI 1 4 2 N 570 1770
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc vio_0_probe_out0 1 0 2 -70 410 520
preplace netloc clk_wiz_0_clk_slowest 1 0 7 -100 400 530 410 N 410 1050 840 1400 610 N 610 2110
preplace netloc soc_interconnect_M01_AXI 1 4 3 1400 430 NJ 430 N
preplace netloc mii_to_rmii_0_RMII_PHY_M 1 7 1 NJ
preplace netloc axi_gpio_0_GPIO2 1 7 1 N
preplace netloc S00_AXI_1 1 3 1 1060
preplace netloc negate_reset1_Res 1 1 6 520J 210 NJ 210 1060J 190 1420J 270 1790J 240 2100
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 N
preplace netloc axi_gpio_0_GPIO 1 7 1 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 N 750 NJ 750 1070 880 N 880 1760 -20 2140
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 4 1450J -170 NJ -170 NJ -170 2430
preplace netloc soc_interconnect_M06_AXI 1 4 3 1390 -110 NJ -110 NJ
preplace netloc constant_0_dout 1 1 6 610 860 NJ 860 NJ 860 1420J 490 NJ 490 NJ
preplace netloc M02_ACLK_1 1 5 3 1790 -180 NJ -180 2450
preplace netloc axi_ethernetlite_0_MII 1 6 1 N
preplace netloc soc_interconnect_M00_AXI 1 4 3 1440 400 NJ 400 2120
preplace netloc axi_intc_0_irq 1 1 7 630 870 NJ 870 NJ 870 1430J 770 NJ 770 NJ 770 2440
preplace netloc reset_1 1 0 1 -110
preplace netloc negate_reset_Res 1 1 3 600 440 840 370 NJ
levelinfo -pg 1 -130 340 730 940 1230 1600 1940 2290 2490 -top -410 -bot 1170
"
}
0
