

================================================================
== Vivado HLS Report for 'sinh_cosh_range_redu'
================================================================
* Date:           Tue May 21 18:43:35 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  134|    1|  134|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   96|   96|         2|          -|          -|    48|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp_11 & !tmp_s & !tmp_1)
	14  / (tmp_1) | (tmp_s) | (tmp_11)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond_i)
	6  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_read = call float @_ssdm_op_Read.ap_auto.float(float %d) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:927]   --->   Operation 15 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_8 = bitcast float %d_read to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:931]   --->   Operation 16 'bitcast' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:931]   --->   Operation 17 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_8, i32 23, i32 30)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:931]   --->   Operation 18 'partselect' 'tmp_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_15 = trunc i32 %p_Val2_8 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:931]   --->   Operation 19 'trunc' 'tmp_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_Val2_8 to i31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 20 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_42 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 21 'bitconcatenate' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_i_i = bitcast i32 %p_Result_42 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 22 'bitcast' 'ret_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%notlhs = icmp ne i8 %tmp_V_14, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 23 'icmp' 'notlhs' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.11ns)   --->   "%notrhs = icmp eq i23 %tmp_V_15, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 24 'icmp' 'notrhs' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_6 = or i1 %notrhs, %notlhs" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 25 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (3.47ns)   --->   "%tmp_9 = fcmp ogt float %ret_i_i, 0x40565A9F80000000" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 26 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_11 = and i1 %tmp_6, %tmp_9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 27 'and' 'tmp_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %1, label %2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%tmp_s = icmp eq i8 %tmp_V_14, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:945]   --->   Operation 29 'icmp' 'tmp_s' <Predicate = (!tmp_11)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %3, label %4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:945]   --->   Operation 30 'br' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%tmp_1 = icmp ult i8 %tmp_V_14, 115" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:952]   --->   Operation 31 'icmp' 'tmp_1' <Predicate = (!tmp_11 & !tmp_s)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "br i1 %tmp_1, label %6, label %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:952]   --->   Operation 32 'br' <Predicate = (!tmp_11 & !tmp_s)> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%t_f_V = call i40 @_ssdm_op_BitConcatenate.i40.i1.i23.i16(i1 true, i23 %tmp_V_15, i16 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:889->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 33 'bitconcatenate' 't_f_V' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%t_f_V_1_cast = zext i40 %t_f_V to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:889->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 34 'zext' 't_f_V_1_cast' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i_i_cast5 = zext i8 %tmp_V_14 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 35 'zext' 'tmp_i_i_cast5' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.28ns)   --->   "%sh_assign = add i9 %tmp_i_i_cast5, -127" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 36 'add' 'sh_assign' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 37 'bitselect' 'isNeg' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.28ns)   --->   "%tmp_i = sub i8 127, %tmp_V_14" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 38 'sub' 'tmp_i' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i8 %tmp_i to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 39 'sext' 'tmp_i_cast' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_cast, i9 %sh_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 40 'select' 'ush' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sh_assign_2_cast = sext i9 %ush to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 41 'sext' 'sh_assign_2_cast' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%tmp_i_31 = zext i32 %sh_assign_2_cast to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 42 'zext' 'tmp_i_31' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%tmp_i_cast_32 = zext i32 %sh_assign_2_cast to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 43 'zext' 'tmp_i_cast_32' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%r_V_4 = lshr i40 %t_f_V, %tmp_i_cast_32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 44 'lshr' 'r_V_4' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%r_V_4_cast = zext i40 %r_V_4 to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 45 'zext' 'r_V_4_cast' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node r_V_9)   --->   "%r_V_5 = shl i46 %t_f_V_1_cast, %tmp_i_31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 46 'shl' 'r_V_5' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.65ns) (out node of the LUT)   --->   "%r_V_9 = select i1 %isNeg, i46 %r_V_4_cast, i46 %r_V_5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:891->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 47 'select' 'r_V_9' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 1.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [2/2] (0.00ns)   --->   "%p_Val2_12 = call fastcc i85 @big_mult_v3small(i46 %r_V_9) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:363->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:897->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 48 'call' 'p_Val2_12' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_44 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Result_41, i8 -1, i23 %tmp_V_15) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:948]   --->   Operation 49 'bitconcatenate' 'p_Result_44' <Predicate = (!tmp_11 & tmp_s)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_i_i6 = bitcast i32 %p_Result_44 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:948]   --->   Operation 50 'bitcast' 'ret_i_i6' <Predicate = (!tmp_11 & tmp_s)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "br label %6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:951]   --->   Operation 51 'br' <Predicate = (!tmp_11 & tmp_s)> <Delay = 1.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_43 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_41, i31 -8388608)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 52 'bitconcatenate' 'p_Result_43' <Predicate = (tmp_11)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_i_i4 = bitcast i32 %p_Result_43 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 53 'bitcast' 'ret_i_i4' <Predicate = (tmp_11)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "br label %6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:944]   --->   Operation 54 'br' <Predicate = (tmp_11)> <Delay = 1.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%p_Val2_12 = call fastcc i85 @big_mult_v3small(i46 %r_V_9) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:363->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:897->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 55 'call' 'p_Val2_12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_V_6 = call i8 @_ssdm_op_PartSelect.i8.i85.i32.i32(i85 %p_Val2_12, i32 77, i32 84) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:900->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 56 'partselect' 'ret_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%prod_dec_V = call i39 @_ssdm_op_PartSelect.i39.i85.i32.i32(i85 %p_Val2_12, i32 38, i32 76)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:901->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 57 'partselect' 'prod_dec_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "%p_Val2_15 = call fastcc i78 @big_mult_v3small.1(i39 %prod_dec_V) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:363->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:904->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 58 'call' 'p_Val2_15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%p_Val2_15 = call fastcc i78 @big_mult_v3small.1(i39 %prod_dec_V) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:363->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:904->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:961]   --->   Operation 59 'call' 'p_Val2_15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = call i37 @_ssdm_op_PartSelect.i37.i78.i32.i32(i78 %p_Val2_15, i32 41, i32 77)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:967]   --->   Operation 60 'partselect' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_z_V = zext i37 %ssdm_int_V_write_ass to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:967]   --->   Operation 61 'zext' 'tmp_z_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.83ns)   --->   "br label %5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.83>

State 4 <SV = 3> <Delay = 7.99>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i39 [ %tmp_z_V, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %tz_V, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]"   --->   Operation 63 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_16 = phi i39 [ 0, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %ty_V, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]"   --->   Operation 64 'phi' 'tmp_V_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V_17 = phi i39 [ 165962277312, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %tx_V, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]"   --->   Operation 65 'phi' 'tmp_V_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%k1_0_i = phi i6 [ 0, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %k1, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]"   --->   Operation 66 'phi' 'k1_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%k1_0_i_cast = zext i6 %k1_0_i to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 67 'zext' 'k1_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.84ns)   --->   "%exitcond_i = icmp eq i6 %k1_0_i, -16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 68 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.11ns)   --->   "%k1 = add i6 %k1_0_i, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 70 'add' 'k1' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv", label %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %k1_0_i, i32 2, i32 5)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:227->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 72 'partselect' 'p_lshr_f_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i4 %p_lshr_f_cast to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:227->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 73 'zext' 'tmp_1_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.11ns)   --->   "%tmp_19 = sub i7 %k1_0_i_cast, %tmp_1_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:227->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 74 'sub' 'tmp_19' <Predicate = (!exitcond_i)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.20ns)   --->   "%k = add i7 %tmp_19, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:227->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 75 'add' 'k' <Predicate = (!exitcond_i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %k, i32 6)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 76 'bitselect' 'isNeg_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node k_3)   --->   "%tmp_20 = xor i7 %tmp_19, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 77 'xor' 'tmp_20' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.50ns) (out node of the LUT)   --->   "%k_3 = select i1 %isNeg_1, i7 %tmp_20, i7 %k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 78 'select' 'k_3' <Predicate = (!exitcond_i)> <Delay = 0.50> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%k_1_cast = sext i7 %k_3 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 79 'sext' 'k_1_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %k_1_cast to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 80 'zext' 'tmp_21' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%r_V = shl i39 %tmp_V_16, %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 81 'shl' 'r_V' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%r_V_1 = ashr i39 %tmp_V_16, %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 82 'ashr' 'r_V_1' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.65ns) (out node of the LUT)   --->   "%r_V_10 = select i1 %isNeg_1, i39 %r_V, i39 %r_V_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:249->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 83 'select' 'r_V_10' <Predicate = (!exitcond_i)> <Delay = 1.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_4, i32 38)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 84 'bitselect' 'tmp_76' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 85 'specregionbegin' 'rbegin' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 86 'speclatency' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.55ns)   --->   "%ret_V_1_i = sub i39 %tmp_V_17, %r_V_10" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 87 'sub' 'ret_V_1_i' <Predicate = (!exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.55ns)   --->   "%ret_V_i7 = add i39 %r_V_10, %tmp_V_17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 88 'add' 'ret_V_i7' <Predicate = (!exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.55ns)   --->   "%tx_V = select i1 %tmp_76, i39 %ret_V_1_i, i39 %ret_V_i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 89 'select' 'tx_V' <Predicate = (!exitcond_i)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:250->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 90 'specregionend' 'rend' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%r_V_2 = shl i39 %tmp_V_17, %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 91 'shl' 'r_V_2' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%r_V_3 = ashr i39 %tmp_V_17, %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 92 'ashr' 'r_V_3' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.65ns) (out node of the LUT)   --->   "%r_V_11 = select i1 %isNeg_1, i39 %r_V_2, i39 %r_V_3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 93 'select' 'r_V_11' <Predicate = (!exitcond_i)> <Delay = 1.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 94 'specregionbegin' 'rbegin8' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 95 'speclatency' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.55ns)   --->   "%ret_V_1_i1 = sub i39 %tmp_V_16, %r_V_11" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 96 'sub' 'ret_V_1_i1' <Predicate = (!exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.55ns)   --->   "%ret_V_i = add i39 %r_V_11, %tmp_V_16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 97 'add' 'ret_V_i' <Predicate = (!exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.55ns)   --->   "%ty_V = select i1 %tmp_76, i39 %ret_V_1_i1, i39 %ret_V_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 98 'select' 'ty_V' <Predicate = (!exitcond_i)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%rend9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin8) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:252->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 99 'specregionend' 'rend9' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_24 = sext i7 %tmp_19 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 100 'sext' 'tmp_24' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%cordic_hyperb_table_1 = getelementptr [128 x i124]* @cordic_hyperb_table_s, i64 0, i64 %tmp_24" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 101 'getelementptr' 'cordic_hyperb_table_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (1.77ns)   --->   "%p_Val2_s = load i124* %cordic_hyperb_table_1, align 16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 102 'load' 'p_Val2_s' <Predicate = (!exitcond_i)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 124> <Depth = 128> <ROM>
ST_4 : Operation 103 [1/1] (1.55ns)   --->   "%tmp_V = sub nsw i39 0, %tmp_V_17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 103 'sub' 'tmp_V' <Predicate = (exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.55ns)   --->   "%tmp_V_3 = sub nsw i39 0, %tmp_V_16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 104 'sub' 'tmp_V_3' <Predicate = (exitcond_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.28ns)   --->   "%two_p_plus_s_exp_V = add i8 126, %ret_V_6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:995]   --->   Operation 105 'add' 'two_p_plus_s_exp_V' <Predicate = (exitcond_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.78ns)   --->   "%tmp_48 = icmp ugt i8 %ret_V_6, 126" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 106 'icmp' 'tmp_48' <Predicate = (exitcond_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_49 = call i7 @_ssdm_op_PartSelect.i7.i85.i32.i32(i85 %p_Val2_12, i32 77, i32 83)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 107 'partselect' 'tmp_49' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.20ns)   --->   "%tmp_67_cast = sub i7 -2, %tmp_49" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 108 'sub' 'tmp_67_cast' <Predicate = (exitcond_i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.35ns)   --->   "%two_p_minus_s_exp_V = select i1 %tmp_48, i7 0, i7 %tmp_67_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 109 'select' 'two_p_minus_s_exp_V' <Predicate = (exitcond_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%two_p_minus_s_exp_V_s = zext i7 %two_p_minus_s_exp_V to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992]   --->   Operation 110 'zext' 'two_p_minus_s_exp_V_s' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_52 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %two_p_plus_s_exp_V, i23 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:997]   --->   Operation 111 'bitconcatenate' 'p_Result_52' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%two_p_plus_k = bitcast i32 %p_Result_52 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:997]   --->   Operation 112 'bitcast' 'two_p_plus_k' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_53 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %two_p_minus_s_exp_V_s, i23 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:998]   --->   Operation 113 'bitconcatenate' 'p_Result_53' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%two_p_minus_k = bitcast i32 %p_Result_53 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:998]   --->   Operation 114 'bitcast' 'two_p_minus_k' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 115 [4/4] (6.43ns)   --->   "%sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000]   --->   Operation 115 'fsub' 'sinhkln2' <Predicate = (exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [4/4] (6.43ns)   --->   "%coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1001]   --->   Operation 116 'fadd' 'coshkln2' <Predicate = (exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_45 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_4, i32 38)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:240->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 117 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/2] (1.77ns)   --->   "%p_Val2_s = load i124* %cordic_hyperb_table_1, align 16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 118 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 124> <Depth = 128> <ROM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_52 = call i37 @_ssdm_op_PartSelect.i37.i124.i32.i32(i124 %p_Val2_s, i32 87, i32 123)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 119 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%z_s_V = zext i37 %tmp_52 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 120 'zext' 'z_s_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 121 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 122 'speclatency' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.55ns)   --->   "%ret_V_4_i = sub i39 %p_Val2_4, %z_s_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 123 'sub' 'ret_V_4_i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.55ns)   --->   "%ret_V_i1 = add i39 %z_s_V, %p_Val2_4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 124 'add' 'ret_V_i1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.55ns)   --->   "%tz_V = select i1 %p_Result_45, i39 %ret_V_i1, i39 %ret_V_4_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 125 'select' 'tz_V' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 126 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:226->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 8.41>
ST_6 : Operation 128 [1/1] (1.21ns)   --->   "%tmp_2 = icmp eq i39 %tmp_V_17, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 128 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_17, i32 38)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 129 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.55ns)   --->   "%tmp_V_18 = select i1 %p_Result_46, i39 %tmp_V, i39 %tmp_V_17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 130 'select' 'tmp_V_18' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_s = call i39 @llvm.part.select.i39(i39 %tmp_V_18, i32 38, i32 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 131 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_47 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 -1, i39 %p_Result_s)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 132 'bitconcatenate' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.76ns)   --->   "%tmp_4 = call i64 @llvm.cttz.i64(i64 %p_Result_47, i1 true) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 133 'cttz' 'tmp_4' <Predicate = true> <Delay = 1.76> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_4 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 134 'trunc' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.48ns)   --->   "%tmp_5 = sub nsw i32 39, %l" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 135 'sub' 'tmp_5' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.48ns)   --->   "%lsb_index = add nsw i32 -24, %tmp_5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 136 'add' 'lsb_index' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 137 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.13ns)   --->   "%icmp = icmp sgt i31 %tmp_34, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 138 'icmp' 'icmp' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i32 %tmp_5 to i6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 139 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.11ns)   --->   "%tmp_37 = sub i6 0, %tmp_35" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 140 'sub' 'tmp_37' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_42 = zext i6 %tmp_37 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 141 'zext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_43 = lshr i39 -1, %tmp_42" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 142 'lshr' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%p_Result_27 = and i39 %tmp_V_18, %tmp_43" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 143 'and' 'p_Result_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_12 = icmp ne i39 %p_Result_27, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 144 'icmp' 'tmp_12' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%a = and i1 %icmp, %tmp_12" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 145 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 146 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%rev = xor i1 %tmp_56, true" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 147 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_18, i32 %lsb_index)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 148 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_13 = and i1 %p_Result_5, %rev" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 149 'and' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_3 = or i1 %tmp_13, %a" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 150 'or' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_3)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 151 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.33>
ST_6 : Operation 152 [1/1] (1.14ns)   --->   "%tmp_16 = icmp sgt i32 %lsb_index, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 152 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.48ns)   --->   "%tmp_17 = add nsw i32 -25, %tmp_5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 153 'add' 'tmp_17' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_18 = zext i32 %tmp_17 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 154 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_22 = lshr i39 %tmp_V_18, %tmp_18" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 155 'lshr' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.48ns)   --->   "%tmp_23 = sub i32 25, %tmp_5" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 156 'sub' 'tmp_23' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_25 = zext i32 %tmp_23 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 157 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_26 = shl i39 %tmp_V_18, %tmp_25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 158 'shl' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%p_in1 = select i1 %tmp_16, i39 %tmp_22, i39 %tmp_26" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 159 'select' 'p_in1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%m_cast = zext i39 %p_in1 to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 160 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%tmp_42_cast = zext i32 %tmp_15 to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 161 'zext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (1.65ns) (out node of the LUT)   --->   "%m = add i40 %tmp_42_cast, %m_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 162 'add' 'm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%m_6 = call i39 @_ssdm_op_PartSelect.i39.i40.i32.i32(i40 %m, i32 1, i32 39)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 163 'partselect' 'm_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %m, i32 25)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 164 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %tmp_4 to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 165 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (1.21ns)   --->   "%tmp_28 = icmp eq i39 %tmp_V_16, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 166 'icmp' 'tmp_28' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_49 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_16, i32 38)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 167 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.55ns)   --->   "%tmp_V_19 = select i1 %p_Result_49, i39 %tmp_V_3, i39 %tmp_V_16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 168 'select' 'tmp_V_19' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_9 = call i39 @llvm.part.select.i39(i39 %tmp_V_19, i32 38, i32 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 169 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_50 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 -1, i39 %p_Result_9)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 170 'bitconcatenate' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.76ns)   --->   "%tmp_29 = call i64 @llvm.cttz.i64(i64 %p_Result_50, i1 true) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 171 'cttz' 'tmp_29' <Predicate = true> <Delay = 1.76> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%l_1 = trunc i64 %tmp_29 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 172 'trunc' 'l_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (1.48ns)   --->   "%tmp_30 = sub nsw i32 39, %l_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 173 'sub' 'tmp_30' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (1.48ns)   --->   "%lsb_index_1 = add nsw i32 -24, %tmp_30" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 174 'add' 'lsb_index_1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_63 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 175 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (1.13ns)   --->   "%icmp1 = icmp sgt i31 %tmp_63, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 176 'icmp' 'icmp1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i32 %tmp_30 to i6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 177 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (1.11ns)   --->   "%tmp_65 = sub i6 0, %tmp_64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 178 'sub' 'tmp_65' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_66 = zext i6 %tmp_65 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 179 'zext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_67 = lshr i39 -1, %tmp_66" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 180 'lshr' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%p_Result_31 = and i39 %tmp_V_19, %tmp_67" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 181 'and' 'p_Result_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_31 = icmp ne i39 %p_Result_31, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 182 'icmp' 'tmp_31' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%a_1 = and i1 %icmp1, %tmp_31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 183 'and' 'a_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 184 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%rev1 = xor i1 %tmp_69, true" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 185 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_19, i32 %lsb_index_1)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 186 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_32 = and i1 %p_Result_32, %rev1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 187 'and' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_10 = or i1 %tmp_32, %a_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 188 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_33 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_10)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 189 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.33>
ST_6 : Operation 190 [1/1] (1.14ns)   --->   "%tmp_36 = icmp sgt i32 %lsb_index_1, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 190 'icmp' 'tmp_36' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (1.48ns)   --->   "%tmp_38 = add nsw i32 -25, %tmp_30" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 191 'add' 'tmp_38' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_39 = zext i32 %tmp_38 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 192 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_40 = lshr i39 %tmp_V_19, %tmp_39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 193 'lshr' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (1.48ns)   --->   "%tmp_41 = sub i32 25, %tmp_30" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 194 'sub' 'tmp_41' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_44 = zext i32 %tmp_41 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 195 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_45 = shl i39 %tmp_V_19, %tmp_44" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 196 'shl' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%p_in = select i1 %tmp_36, i39 %tmp_40, i39 %tmp_45" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 197 'select' 'p_in' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_4_cast = zext i39 %p_in to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 198 'zext' 'm_4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_62_cast = zext i32 %tmp_33 to i40" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 199 'zext' 'tmp_62_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (1.65ns) (out node of the LUT)   --->   "%m_2 = add i40 %tmp_62_cast, %m_4_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 200 'add' 'm_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%m_7 = call i39 @_ssdm_op_PartSelect.i39.i40.i32.i32(i40 %m_2, i32 1, i32 39)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 201 'partselect' 'm_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %m_2, i32 25)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 202 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %tmp_29 to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 203 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [3/4] (6.43ns)   --->   "%sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000]   --->   Operation 204 'fsub' 'sinhkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [3/4] (6.43ns)   --->   "%coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1001]   --->   Operation 205 'fadd' 'coshkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 6.43>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%m_8_cast = zext i39 %m_6 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 206 'zext' 'm_8_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.29ns)   --->   "%tmp_5_cast_cast = select i1 %tmp_58, i8 127, i8 126" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 207 'select' 'tmp_5_cast_cast' <Predicate = (!tmp_2)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_7 = sub i8 2, %tmp_59" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 208 'sub' 'tmp_7' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc = add i8 %tmp_7, %tmp_5_cast_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 209 'add' 'p_Repl2_7_trunc' <Predicate = (!tmp_2)> <Delay = 1.21> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_46, i8 %p_Repl2_7_trunc)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 210 'bitconcatenate' 'tmp_8' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_48 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_8_cast, i9 %tmp_8, i32 23, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 211 'partset' 'p_Result_48' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %p_Result_48 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 212 'trunc' 'tmp_60' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_27 = bitcast i32 %tmp_60 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 213 'bitcast' 'tmp_27' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.44ns)   --->   "%x = select i1 %tmp_2, float 0.000000e+00, float %tmp_27" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969]   --->   Operation 214 'select' 'x' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%m_9_cast = zext i39 %m_7 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 215 'zext' 'm_9_cast' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.29ns)   --->   "%tmp_12_cast_cast = select i1 %tmp_70, i8 127, i8 126" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 216 'select' 'tmp_12_cast_cast' <Predicate = (!tmp_28)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14 = sub i8 2, %tmp_71" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 217 'sub' 'tmp_14' <Predicate = (!tmp_28)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 218 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%p_Repl2_10_trunc = add i8 %tmp_14, %tmp_12_cast_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 218 'add' 'p_Repl2_10_trunc' <Predicate = (!tmp_28)> <Delay = 1.21> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_46 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_49, i8 %p_Repl2_10_trunc)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 219 'bitconcatenate' 'tmp_46' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_51 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_9_cast, i9 %tmp_46, i32 23, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 220 'partset' 'p_Result_51' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %p_Result_51 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 221 'trunc' 'tmp_72' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_47 = bitcast i32 %tmp_72 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 222 'bitcast' 'tmp_47' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.44ns)   --->   "%y = select i1 %tmp_28, float 0.000000e+00, float %tmp_47" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:970]   --->   Operation 223 'select' 'y' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 224 [2/4] (6.43ns)   --->   "%sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000]   --->   Operation 224 'fsub' 'sinhkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [2/4] (6.43ns)   --->   "%coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1001]   --->   Operation 225 'fadd' 'coshkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 6.43>
ST_8 : Operation 226 [1/4] (6.43ns)   --->   "%sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000]   --->   Operation 226 'fsub' 'sinhkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/4] (6.43ns)   --->   "%coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1001]   --->   Operation 227 'fadd' 'coshkln2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 8.41>
ST_9 : Operation 228 [2/2] (8.41ns)   --->   "%tmp_50 = fmul float %coshkln2, %y" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 228 'fmul' 'tmp_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [2/2] (8.41ns)   --->   "%tmp_51 = fmul float %sinhkln2, %x" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 229 'fmul' 'tmp_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.41>
ST_10 : Operation 230 [1/2] (8.41ns)   --->   "%tmp_50 = fmul float %coshkln2, %y" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 230 'fmul' 'tmp_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/2] (8.41ns)   --->   "%tmp_51 = fmul float %sinhkln2, %x" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 231 'fmul' 'tmp_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.43>
ST_11 : Operation 232 [4/4] (6.43ns)   --->   "%s_out_tmp = fadd float %tmp_50, %tmp_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 232 'fadd' 's_out_tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.43>
ST_12 : Operation 233 [3/4] (6.43ns)   --->   "%s_out_tmp = fadd float %tmp_50, %tmp_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 233 'fadd' 's_out_tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 6.43>
ST_13 : Operation 234 [2/4] (6.43ns)   --->   "%s_out_tmp = fadd float %tmp_50, %tmp_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 234 'fadd' 's_out_tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.43>
ST_14 : Operation 235 [1/4] (6.43ns)   --->   "%s_out_tmp = fadd float %tmp_50, %tmp_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004]   --->   Operation 235 'fadd' 's_out_tmp' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%p_Val2_22 = bitcast float %s_out_tmp to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1031]   --->   Operation 236 'bitcast' 'p_Val2_22' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i32 %p_Val2_22 to i31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1036]   --->   Operation 237 'trunc' 'tmp_73' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_54 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_41, i31 %tmp_73)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1036]   --->   Operation 238 'bitconcatenate' 'p_Result_54' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%ret_i_i5 = bitcast i32 %p_Result_54 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1036]   --->   Operation 239 'bitcast' 'ret_i_i5' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.00ns)   --->   "br label %6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1039]   --->   Operation 240 'br' <Predicate = (!tmp_11 & !tmp_s & !tmp_1)> <Delay = 1.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%s_out_write_assign = phi float [ %ret_i_i4, %1 ], [ %ret_i_i6, %3 ], [ %ret_i_i5, %"cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv" ], [ %d_read, %4 ]" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 241 'phi' 's_out_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "ret float %s_out_write_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 242 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.81ns
The critical path consists of the following:
	wire read on port 'd' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:927) [3]  (0 ns)
	'fcmp' operation ('tmp_9', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936) [14]  (3.48 ns)
	'and' operation ('tmp_11', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:936) [15]  (0.337 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tz.V') with incoming values : ('tmp_z.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:967) ('tz.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968) [47]  (0.835 ns)

 <State 4>: 8ns
The critical path consists of the following:
	'sub' operation ('tmp_67_cast', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992) [198]  (1.2 ns)
	'select' operation ('two_p_minus_s.exp.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:992) [199]  (0.358 ns)
	'fsub' operation ('sinhkln2', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000) [205]  (6.44 ns)

 <State 5>: 3.88ns
The critical path consists of the following:
	'load' operation ('__Val2__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:253->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968) on array 'cordic_hyperb_table_s' [88]  (1.77 ns)
	'sub' operation ('ret_V_4_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968) [93]  (1.55 ns)
	'select' operation ('tz.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:254->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:968) [95]  (0.555 ns)

 <State 6>: 8.42ns
The critical path consists of the following:
	'select' operation ('tmp.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969) [102]  (0.555 ns)
	'cttz' operation ('tmp_4', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969) [105]  (1.76 ns)
	'sub' operation ('tmp_5', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969) [107]  (1.49 ns)
	'add' operation ('lsb_index', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969) [108]  (1.49 ns)
	'icmp' operation ('icmp', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969) [110]  (1.14 ns)
	'and' operation ('a', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969) [117]  (0 ns)
	'or' operation ('tmp_3', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969) [122]  (0 ns)
	'add' operation ('m', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:969) [134]  (1.65 ns)
	blocking operation 0.337 ns on control path)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sinhkln2', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000) [205]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sinhkln2', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1000) [205]  (6.44 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_50', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004) [207]  (8.42 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_50', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004) [207]  (8.42 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s_out_tmp', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004) [209]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s_out_tmp', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004) [209]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s_out_tmp', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004) [209]  (6.44 ns)

 <State 14>: 7.44ns
The critical path consists of the following:
	'fadd' operation ('s_out_tmp', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1004) [209]  (6.44 ns)
	multiplexor before 'phi' operation ('s_out', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941) with incoming values : ('d', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:927) ('ret_i_i5', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1036) ('ret_i_i6', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:948) ('ret_i_i4', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941) [224]  (1 ns)
	'phi' operation ('s_out', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941) with incoming values : ('d', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:927) ('ret_i_i5', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:1036) ('ret_i_i6', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:948) ('ret_i_i4', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:941) [224]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
