<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Eda on lxulxu's blog</title><link>https://lxulxu.github.io/tags/eda/</link><description>Recent content in Eda on lxulxu's blog</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Tue, 04 Mar 2025 00:00:00 +0000</lastBuildDate><atom:link href="https://lxulxu.github.io/tags/eda/index.xml" rel="self" type="application/rss+xml"/><item><title>FPGA设计流程与EDA工具架构解析——以Vivado为例</title><link>https://lxulxu.github.io/posts/eda-tool-functionality-modules/</link><pubDate>Tue, 04 Mar 2025 00:00:00 +0000</pubDate><guid>https://lxulxu.github.io/posts/eda-tool-functionality-modules/</guid><description>&lt;h2 id="fpga设计流程概览">FPGA设计流程概览&lt;/h2>
&lt;p>FPGA设计遵循一个由上至下的流程，主要包括以下阶段：&lt;/p>
&lt;ol>
&lt;li>&lt;strong>功能设计/RTL&lt;/strong>：使用HDL(Verilog/VHDL)编写代码，进行功能仿真验证&lt;/li>
&lt;li>&lt;strong>逻辑综合&lt;/strong>：RTL转换为门级网表，进行逻辑优化&lt;/li>
&lt;li>&lt;strong>物理设计&lt;/strong>：包括布局（确定各单元具体位置）和布线（实现单元间互连）&lt;/li>
&lt;li>&lt;strong>物理验证&lt;/strong>：设计规则检查、时序分析、功耗评估&lt;/li>
&lt;li>&lt;strong>比特流生成&lt;/strong>：生成FPGA配置文件&lt;/li>
&lt;li>&lt;strong>硬件配置与调试&lt;/strong>：将设计烧录到FPGA并进行系统测试&lt;/li>
&lt;/ol>
&lt;p>一个典型的Vivado项目管理tcl脚本示例：&lt;/p>
&lt;div class="highlight">&lt;pre tabindex="0" style="color:#ebdbb2;background-color:#282828;-moz-tab-size:4;-o-tab-size:4;tab-size:4;">&lt;code class="language-tcl" data-lang="tcl">&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59"> 1&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic"># 创建并配置项目
&lt;/span>&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59"> 2&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic">&lt;/span>create_project myproject .&lt;span style="color:#fe8019">/&lt;/span>myproject &lt;span style="color:#fe8019">-&lt;/span>part xc7a100tcsg324-1
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59"> 3&lt;/span>&lt;span>
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59"> 4&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic"># 添加设计文件
&lt;/span>&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59"> 5&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic">&lt;/span>add_files &lt;span style="color:#fe8019">-&lt;/span>fileset sources_1 .&lt;span style="color:#fe8019">/&lt;/span>src&lt;span style="color:#fe8019">/&lt;/span>design&lt;span style="color:#fe8019">/&lt;/span>
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59"> 6&lt;/span>&lt;span>add_files &lt;span style="color:#fe8019">-&lt;/span>fileset constrs_1 .&lt;span style="color:#fe8019">/&lt;/span>src&lt;span style="color:#fe8019">/&lt;/span>constraints&lt;span style="color:#fe8019">/&lt;/span>
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59"> 7&lt;/span>&lt;span>
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59"> 8&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic"># 设置顶层模块
&lt;/span>&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59"> 9&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic">&lt;/span>set_property top top_module &lt;span style="color:#fe8019">[&lt;/span>current_fileset&lt;span style="color:#fe8019">]&lt;/span>
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59">10&lt;/span>&lt;span>
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59">11&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic"># 创建综合运行
&lt;/span>&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59">12&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic">&lt;/span>create_run &lt;span style="color:#fe8019">-&lt;/span>flow &lt;span style="color:#fe8019">{&lt;/span>Vivado Synthesis &lt;span style="color:#d3869b">2022&lt;/span>&lt;span style="color:#fe8019">}&lt;/span> synth_1
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59">13&lt;/span>&lt;span>set_property strategy &lt;span style="color:#b8bb26">&amp;#34;Flow_PerfOptimized_high&amp;#34;&lt;/span> &lt;span style="color:#fe8019">[&lt;/span>get_runs synth_1&lt;span style="color:#fe8019">]&lt;/span>
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59">14&lt;/span>&lt;span>
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59">15&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic"># 创建实现运行
&lt;/span>&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59">16&lt;/span>&lt;span>&lt;span style="color:#928374;font-style:italic">&lt;/span>create_run &lt;span style="color:#fe8019">-&lt;/span>flow &lt;span style="color:#fe8019">{&lt;/span>Vivado Implementation &lt;span style="color:#d3869b">2022&lt;/span>&lt;span style="color:#fe8019">}&lt;/span> &lt;span style="color:#fe8019">-&lt;/span>parent_run synth_1 impl_1
&lt;/span>&lt;/span>&lt;span style="display:flex;">&lt;span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:0.4em;padding:0 0.4em 0 0.4em;color:#756d59">17&lt;/span>&lt;span>set_property strategy &lt;span style="color:#b8bb26">&amp;#34;Performance_Explore&amp;#34;&lt;/span> &lt;span style="color:#fe8019">[&lt;/span>get_runs impl_1&lt;span style="color:#fe8019">]&lt;/span>
&lt;/span>&lt;/span>&lt;/code>&lt;/pre>&lt;/div>&lt;h2 id="核心功能模块">核心功能模块&lt;/h2>
&lt;h3 id="逻辑综合模块">逻辑综合模块&lt;/h3>
&lt;p>将RTL代码转换为适合目标FPGA架构的门级网表，主要包括三个子功能：&lt;/p></description></item></channel></rss>