<?xml version="1.0"?>
<cf:model cf:cpu="cortex_a72" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_aieip">
    <cf:port cf:name="mygraph_A_0_" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="mygraph_B_0_" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="mygraph_C_0_" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:block cf:name="swblk_aieip">
    <cf:port cf:name="mygraph_A_0_" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="mygraph_B_0_" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="mygraph_C_0_" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="hwblk_mm2s">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="mem" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="s" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_mm2s">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="mem" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="s" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:block cf:name="hwblk_s2mm">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="mem" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="s" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_s2mm">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="mem" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="s" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="xilinx_vck190_base_202410_1" xd:componentRef="xilinx_vck190_base_202410_1" xd:clockId="2"/>
  <cf:comp cf:name="ai_engine_0" xd:componentRef="ai_engine" xd:clockId="2">
    <xd:portConfig xd:intfName="S00_AXIS" xd:intfType="intf_pins">
      <cf:parameter cf:name="TDATA_NUM_BYTES" cf:value="16"/>
      <cf:parameter cf:name="IS_REGISTERED" cf:value="true"/>
      <cf:parameter cf:name="ME_ANNOTATION" cf:value="mygraph_A_0_" cf:prefix="HDL_ATTRIBUTE"/>
    </xd:portConfig>
    <xd:portConfig xd:intfName="S01_AXIS" xd:intfType="intf_pins">
      <cf:parameter cf:name="TDATA_NUM_BYTES" cf:value="16"/>
      <cf:parameter cf:name="IS_REGISTERED" cf:value="true"/>
      <cf:parameter cf:name="ME_ANNOTATION" cf:value="mygraph_B_0_" cf:prefix="HDL_ATTRIBUTE"/>
    </xd:portConfig>
    <xd:portConfig xd:intfName="M00_AXIS" xd:intfType="intf_pins">
      <cf:parameter cf:name="TDATA_NUM_BYTES" cf:value="16"/>
      <cf:parameter cf:name="IS_REGISTERED" cf:value="true"/>
      <cf:parameter cf:name="ME_ANNOTATION" cf:value="mygraph_C_0_" cf:prefix="HDL_ATTRIBUTE"/>
    </xd:portConfig>
    <cf:parameter cf:name="NUM_MI_AXIS" cf:value="1"/>
    <cf:parameter cf:name="NUM_SI_AXIS" cf:value="2"/>
    <cf:parameter cf:name="NUM_MI_AXI" cf:value="0"/>
    <cf:parameter cf:name="NUM_CLKS" cf:value="1"/>
    <cf:parameter cf:name="C_EN_EXT_RST" cf:value="1"/>
  </cf:comp>
  <cf:comp cf:name="mm2s_1" xd:componentRef="mm2s" xd:clockId="2"/>
  <cf:comp cf:name="mm2s_2" xd:componentRef="mm2s" xd:clockId="2"/>
  <cf:comp cf:name="s2mm" xd:componentRef="s2mm" xd:clockId="2"/>
  <cf:instance cf:name="hwinst_ai_engine_0" cf:blockName="hwblk_aieip" cf:compName="ai_engine_0">
    <cf:portMap cf:blockPort="mygraph_A_0_" cf:compPort="S00_AXIS"/>
    <cf:portMap cf:blockPort="mygraph_B_0_" cf:compPort="S01_AXIS"/>
    <cf:portMap cf:blockPort="mygraph_C_0_" cf:compPort="M00_AXIS"/>
  </cf:instance>
  <cf:instance cf:name="swinst_ai_engine_0" cf:blockName="swblk_aieip" cf:compName="xilinx_vck190_base_202410_1"/>
  <cf:instance cf:name="hwinst_mm2s_1" cf:blockName="hwblk_mm2s" cf:compName="mm2s_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="mem" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="s" cf:compPort="s"/>
    <cf:portMap cf:blockPort="size" cf:compPort="s_axi_control" xd:register="0x1C"/>
  </cf:instance>
  <cf:instance cf:name="swinst_mm2s_1" cf:blockName="swblk_mm2s" cf:compName="xilinx_vck190_base_202410_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="icn_ctrl_1_M06_AXI"/>
    <cf:portMap cf:blockPort="mem" cf:compPort="noc_ddr4_S00_AXI" cf:ctrlPort="icn_ctrl_1_M06_AXI" cf:sptag="DDR"/>
    <cf:portMap cf:blockPort="size" cf:compPort="icn_ctrl_1_M06_AXI"/>
  </cf:instance>
  <cf:instance cf:name="hwinst_mm2s_2" cf:blockName="hwblk_mm2s" cf:compName="mm2s_2">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="mem" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="s" cf:compPort="s"/>
    <cf:portMap cf:blockPort="size" cf:compPort="s_axi_control" xd:register="0x1C"/>
  </cf:instance>
  <cf:instance cf:name="swinst_mm2s_2" cf:blockName="swblk_mm2s" cf:compName="xilinx_vck190_base_202410_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="icn_ctrl_1_M06_AXI"/>
    <cf:portMap cf:blockPort="mem" cf:compPort="noc_ddr4_S01_AXI" cf:ctrlPort="icn_ctrl_1_M06_AXI" cf:sptag="DDR"/>
    <cf:portMap cf:blockPort="size" cf:compPort="icn_ctrl_1_M06_AXI"/>
  </cf:instance>
  <cf:instance cf:name="hwinst_s2mm" cf:blockName="hwblk_s2mm" cf:compName="s2mm">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="mem" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="s" cf:compPort="s"/>
    <cf:portMap cf:blockPort="size" cf:compPort="s_axi_control" xd:register="0x1C"/>
  </cf:instance>
  <cf:instance cf:name="swinst_s2mm" cf:blockName="swblk_s2mm" cf:compName="xilinx_vck190_base_202410_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="icn_ctrl_1_M06_AXI"/>
    <cf:portMap cf:blockPort="mem" cf:compPort="noc_ddr4_S02_AXI" cf:ctrlPort="icn_ctrl_1_M06_AXI" cf:sptag="DDR"/>
    <cf:portMap cf:blockPort="size" cf:compPort="icn_ctrl_1_M06_AXI"/>
  </cf:instance>
  <cf:connection cf:srcInst="hwinst_ai_engine_0" cf:srcPort="mygraph_C_0_" cf:dstInst="hwinst_s2mm" cf:dstPort="s"/>
  <cf:connection cf:srcInst="swinst_mm2s_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_mm2s_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="xilinx_vck190_base_202410_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_mm2s_1" cf:srcPort="mem" cf:dstInst="hwinst_mm2s_1" cf:dstPort="mem">
    <cf:dataMover cf:compName="mm2s_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="hwinst_mm2s_1" cf:srcPort="s" cf:dstInst="hwinst_ai_engine_0" cf:dstPort="mygraph_A_0_"/>
  <cf:connection cf:srcInst="swinst_mm2s_1" cf:srcPort="size" cf:dstInst="hwinst_mm2s_1" cf:dstPort="size">
    <cf:dataMover cf:compName="xilinx_vck190_base_202410_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_mm2s_2" cf:srcPort="s_axi_control" cf:dstInst="hwinst_mm2s_2" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="xilinx_vck190_base_202410_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_mm2s_2" cf:srcPort="mem" cf:dstInst="hwinst_mm2s_2" cf:dstPort="mem">
    <cf:dataMover cf:compName="mm2s_2" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="hwinst_mm2s_2" cf:srcPort="s" cf:dstInst="hwinst_ai_engine_0" cf:dstPort="mygraph_B_0_"/>
  <cf:connection cf:srcInst="swinst_mm2s_2" cf:srcPort="size" cf:dstInst="hwinst_mm2s_2" cf:dstPort="size">
    <cf:dataMover cf:compName="xilinx_vck190_base_202410_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_s2mm" cf:srcPort="s_axi_control" cf:dstInst="hwinst_s2mm" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="xilinx_vck190_base_202410_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_s2mm" cf:srcPort="mem" cf:dstInst="hwinst_s2mm" cf:dstPort="mem">
    <cf:dataMover cf:compName="s2mm" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_s2mm" cf:srcPort="size" cf:dstInst="hwinst_s2mm" cf:dstPort="size">
    <cf:dataMover cf:compName="xilinx_vck190_base_202410_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
</cf:model>
