<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1" LaunchDir="D:/GBT-FPGA/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="xlx_k7v7_tx_dpram_synth_1" LaunchDir="D:/GBT-FPGA/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_tx_dpram_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="xlx_k7v7_rx_dpram_synth_1" LaunchDir="D:/GBT-FPGA/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_rx_dpram_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="xlx_k7v7_tx_pll_synth_1" LaunchDir="D:/GBT-FPGA/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_tx_pll_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="xlx_k7v7_vivado_debug_synth_1" LaunchDir="D:/GBT-FPGA/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_vivado_debug_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="xlx_k7v7_vio_synth_1" LaunchDir="D:/GBT-FPGA/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/xlx_k7v7_vio_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/GBT-FPGA/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_synth_1"/>
		<Parent Id="xlx_k7v7_tx_dpram_synth_1"/>
		<Parent Id="xlx_k7v7_rx_dpram_synth_1"/>
		<Parent Id="xlx_k7v7_tx_pll_synth_1"/>
		<Parent Id="xlx_k7v7_vivado_debug_synth_1"/>
		<Parent Id="xlx_k7v7_vio_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/GBT-FPGA/trunk/example_designs/xilinx_k7v7/kc705/vivado_project/kc705_gbt_example_design.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
	</Run>
</Runs>

