
04_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007210  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080073f4  080073f4  000173f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074d4  080074d4  00020204  2**0
                  CONTENTS
  4 .ARM          00000000  080074d4  080074d4  00020204  2**0
                  CONTENTS
  5 .preinit_array 00000000  080074d4  080074d4  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074d4  080074d4  000174d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080074d8  080074d8  000174d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  080074dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000162c  20000204  080076e0  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001830  080076e0  00021830  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021b3b  00000000  00000000  0002022d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004f3e  00000000  00000000  00041d68  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010e0  00000000  00000000  00046ca8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ea8  00000000  00000000  00047d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c69b  00000000  00000000  00048c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00018a0e  00000000  00000000  000652cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007def8  00000000  00000000  0007dcd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fbbd1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043c8  00000000  00000000  000fbc4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000204 	.word	0x20000204
 8000200:	00000000 	.word	0x00000000
 8000204:	080073dc 	.word	0x080073dc

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000208 	.word	0x20000208
 8000220:	080073dc 	.word	0x080073dc

08000224 <apInit>:
extern uint8_t cdcRead(void);
extern void cdcDataIn(uint8_t rx_data);
extern uint32_t cdcWrite(uint8_t *p_data, uint32_t length);

void apInit(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  uartOpen(_DEF_UART1, 57600);  // USB
 8000228:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 800022c:	2000      	movs	r0, #0
 800022e:	f000 fbed 	bl	8000a0c <uartOpen>
  uartOpen(_DEF_UART2, 57600);
 8000232:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000236:	2001      	movs	r0, #1
 8000238:	f000 fbe8 	bl	8000a0c <uartOpen>
}
 800023c:	bf00      	nop
 800023e:	bd80      	pop	{r7, pc}

08000240 <apMain>:

void apMain(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 8000246:	f000 f84c 	bl	80002e2 <millis>
 800024a:	6078      	str	r0, [r7, #4]

  while(1)
  {
    if(millis()-pre_time >= 500)
 800024c:	f000 f849 	bl	80002e2 <millis>
 8000250:	4602      	mov	r2, r0
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	1ad3      	subs	r3, r2, r3
 8000256:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800025a:	d305      	bcc.n	8000268 <apMain+0x28>
    {
      pre_time = millis();
 800025c:	f000 f841 	bl	80002e2 <millis>
 8000260:	6078      	str	r0, [r7, #4]
      ledToggle(_DEF_LED3);
 8000262:	2002      	movs	r0, #2
 8000264:	f000 fafc 	bl	8000860 <ledToggle>

      //uartPrintf(_DEF_UART2, "Uart1 %d \n", millis());
    }

    if(uartAvailable(_DEF_UART1) > 0)
 8000268:	2000      	movs	r0, #0
 800026a:	f000 fc2d 	bl	8000ac8 <uartAvailable>
 800026e:	4603      	mov	r3, r0
 8000270:	2b00      	cmp	r3, #0
 8000272:	d00a      	beq.n	800028a <apMain+0x4a>
    {
      uint8_t rx_data;

      rx_data = uartRead(_DEF_UART1);
 8000274:	2000      	movs	r0, #0
 8000276:	f000 fc45 	bl	8000b04 <uartRead>
 800027a:	4603      	mov	r3, r0
 800027c:	70fb      	strb	r3, [r7, #3]
      uartPrintf(_DEF_UART1, "USB Rx %c %X \n", rx_data, rx_data);
 800027e:	78fa      	ldrb	r2, [r7, #3]
 8000280:	78fb      	ldrb	r3, [r7, #3]
 8000282:	490b      	ldr	r1, [pc, #44]	; (80002b0 <apMain+0x70>)
 8000284:	2000      	movs	r0, #0
 8000286:	f000 fc8b 	bl	8000ba0 <uartPrintf>
    }

    if(uartAvailable(_DEF_UART2) > 0)
 800028a:	2001      	movs	r0, #1
 800028c:	f000 fc1c 	bl	8000ac8 <uartAvailable>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d0da      	beq.n	800024c <apMain+0xc>
    {
      uint8_t rx_data;

      rx_data = uartRead(_DEF_UART2);
 8000296:	2001      	movs	r0, #1
 8000298:	f000 fc34 	bl	8000b04 <uartRead>
 800029c:	4603      	mov	r3, r0
 800029e:	70bb      	strb	r3, [r7, #2]
      uartPrintf(_DEF_UART2, "Uart1 Rx %c %X \n", rx_data, rx_data);
 80002a0:	78ba      	ldrb	r2, [r7, #2]
 80002a2:	78bb      	ldrb	r3, [r7, #2]
 80002a4:	4903      	ldr	r1, [pc, #12]	; (80002b4 <apMain+0x74>)
 80002a6:	2001      	movs	r0, #1
 80002a8:	f000 fc7a 	bl	8000ba0 <uartPrintf>
    if(millis()-pre_time >= 500)
 80002ac:	e7ce      	b.n	800024c <apMain+0xc>
 80002ae:	bf00      	nop
 80002b0:	080073f4 	.word	0x080073f4
 80002b4:	08007404 	.word	0x08007404

080002b8 <bspInit>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);


void bspInit(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
  HAL_Init();
 80002bc:	f000 fd56 	bl	8000d6c <HAL_Init>

  SystemClock_Config();
 80002c0:	f000 f816 	bl	80002f0 <SystemClock_Config>

  MX_GPIO_Init();
 80002c4:	f000 f876 	bl	80003b4 <MX_GPIO_Init>

}
 80002c8:	bf00      	nop
 80002ca:	bd80      	pop	{r7, pc}

080002cc <delay>:

void delay(uint32_t ms)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80002d4:	6878      	ldr	r0, [r7, #4]
 80002d6:	f000 fdab 	bl	8000e30 <HAL_Delay>
}
 80002da:	bf00      	nop
 80002dc:	3708      	adds	r7, #8
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}

080002e2 <millis>:

uint32_t millis(void)
{
 80002e2:	b580      	push	{r7, lr}
 80002e4:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80002e6:	f000 fd99 	bl	8000e1c <HAL_GetTick>
 80002ea:	4603      	mov	r3, r0
}
 80002ec:	4618      	mov	r0, r3
 80002ee:	bd80      	pop	{r7, pc}

080002f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b096      	sub	sp, #88	; 0x58
 80002f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80002fa:	2228      	movs	r2, #40	; 0x28
 80002fc:	2100      	movs	r1, #0
 80002fe:	4618      	mov	r0, r3
 8000300:	f006 fc38 	bl	8006b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000304:	f107 031c 	add.w	r3, r7, #28
 8000308:	2200      	movs	r2, #0
 800030a:	601a      	str	r2, [r3, #0]
 800030c:	605a      	str	r2, [r3, #4]
 800030e:	609a      	str	r2, [r3, #8]
 8000310:	60da      	str	r2, [r3, #12]
 8000312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000314:	1d3b      	adds	r3, r7, #4
 8000316:	2200      	movs	r2, #0
 8000318:	601a      	str	r2, [r3, #0]
 800031a:	605a      	str	r2, [r3, #4]
 800031c:	609a      	str	r2, [r3, #8]
 800031e:	60da      	str	r2, [r3, #12]
 8000320:	611a      	str	r2, [r3, #16]
 8000322:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000324:	2305      	movs	r3, #5
 8000326:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000328:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800032c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800032e:	2300      	movs	r3, #0
 8000330:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000332:	2301      	movs	r3, #1
 8000334:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000336:	2301      	movs	r3, #1
 8000338:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800033a:	2302      	movs	r3, #2
 800033c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800033e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000342:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000344:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000348:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800034a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800034e:	4618      	mov	r0, r3
 8000350:	f002 f898 	bl	8002484 <HAL_RCC_OscConfig>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800035a:	f000 f86b 	bl	8000434 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800035e:	230f      	movs	r3, #15
 8000360:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000362:	2302      	movs	r3, #2
 8000364:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000366:	2300      	movs	r3, #0
 8000368:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800036a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800036e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000370:	2300      	movs	r3, #0
 8000372:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000374:	f107 031c 	add.w	r3, r7, #28
 8000378:	2102      	movs	r1, #2
 800037a:	4618      	mov	r0, r3
 800037c:	f002 fae6 	bl	800294c <HAL_RCC_ClockConfig>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000386:	f000 f855 	bl	8000434 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USB;
 800038a:	2311      	movs	r3, #17
 800038c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800038e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000392:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000394:	2300      	movs	r3, #0
 8000396:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000398:	1d3b      	adds	r3, r7, #4
 800039a:	4618      	mov	r0, r3
 800039c:	f002 fc94 	bl	8002cc8 <HAL_RCCEx_PeriphCLKConfig>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0xba>
  {
    Error_Handler();
 80003a6:	f000 f845 	bl	8000434 <Error_Handler>
  }
}
 80003aa:	bf00      	nop
 80003ac:	3758      	adds	r7, #88	; 0x58
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
	...

080003b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b086      	sub	sp, #24
 80003b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	f107 0308 	add.w	r3, r7, #8
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
 80003c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003c8:	4b18      	ldr	r3, [pc, #96]	; (800042c <MX_GPIO_Init+0x78>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a17      	ldr	r2, [pc, #92]	; (800042c <MX_GPIO_Init+0x78>)
 80003ce:	f043 0308 	orr.w	r3, r3, #8
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b15      	ldr	r3, [pc, #84]	; (800042c <MX_GPIO_Init+0x78>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0308 	and.w	r3, r3, #8
 80003dc:	607b      	str	r3, [r7, #4]
 80003de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e0:	4b12      	ldr	r3, [pc, #72]	; (800042c <MX_GPIO_Init+0x78>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a11      	ldr	r2, [pc, #68]	; (800042c <MX_GPIO_Init+0x78>)
 80003e6:	f043 0304 	orr.w	r3, r3, #4
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b0f      	ldr	r3, [pc, #60]	; (800042c <MX_GPIO_Init+0x78>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0304 	and.w	r3, r3, #4
 80003f4:	603b      	str	r3, [r7, #0]
 80003f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);
 80003f8:	2200      	movs	r2, #0
 80003fa:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80003fe:	480c      	ldr	r0, [pc, #48]	; (8000430 <MX_GPIO_Init+0x7c>)
 8000400:	f001 f8b8 	bl	8001574 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin;
 8000404:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000408:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800040a:	2301      	movs	r3, #1
 800040c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040e:	2300      	movs	r3, #0
 8000410:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000412:	2302      	movs	r3, #2
 8000414:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000416:	f107 0308 	add.w	r3, r7, #8
 800041a:	4619      	mov	r1, r3
 800041c:	4804      	ldr	r0, [pc, #16]	; (8000430 <MX_GPIO_Init+0x7c>)
 800041e:	f000 ff3b 	bl	8001298 <HAL_GPIO_Init>
}
 8000422:	bf00      	nop
 8000424:	3718      	adds	r7, #24
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	40021000 	.word	0x40021000
 8000430:	40010c00 	.word	0x40010c00

08000434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000438:	bf00      	nop
 800043a:	46bd      	mov	sp, r7
 800043c:	bc80      	pop	{r7}
 800043e:	4770      	bx	lr

08000440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000440:	b480      	push	{r7}
 8000442:	b085      	sub	sp, #20
 8000444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000446:	4b15      	ldr	r3, [pc, #84]	; (800049c <HAL_MspInit+0x5c>)
 8000448:	699b      	ldr	r3, [r3, #24]
 800044a:	4a14      	ldr	r2, [pc, #80]	; (800049c <HAL_MspInit+0x5c>)
 800044c:	f043 0301 	orr.w	r3, r3, #1
 8000450:	6193      	str	r3, [r2, #24]
 8000452:	4b12      	ldr	r3, [pc, #72]	; (800049c <HAL_MspInit+0x5c>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	f003 0301 	and.w	r3, r3, #1
 800045a:	60bb      	str	r3, [r7, #8]
 800045c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800045e:	4b0f      	ldr	r3, [pc, #60]	; (800049c <HAL_MspInit+0x5c>)
 8000460:	69db      	ldr	r3, [r3, #28]
 8000462:	4a0e      	ldr	r2, [pc, #56]	; (800049c <HAL_MspInit+0x5c>)
 8000464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000468:	61d3      	str	r3, [r2, #28]
 800046a:	4b0c      	ldr	r3, [pc, #48]	; (800049c <HAL_MspInit+0x5c>)
 800046c:	69db      	ldr	r3, [r3, #28]
 800046e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000472:	607b      	str	r3, [r7, #4]
 8000474:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000476:	4b0a      	ldr	r3, [pc, #40]	; (80004a0 <HAL_MspInit+0x60>)
 8000478:	685b      	ldr	r3, [r3, #4]
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	68fb      	ldr	r3, [r7, #12]
 800047e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800048a:	60fb      	str	r3, [r7, #12]
 800048c:	4a04      	ldr	r2, [pc, #16]	; (80004a0 <HAL_MspInit+0x60>)
 800048e:	68fb      	ldr	r3, [r7, #12]
 8000490:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000492:	bf00      	nop
 8000494:	3714      	adds	r7, #20
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr
 800049c:	40021000 	.word	0x40021000
 80004a0:	40010000 	.word	0x40010000

080004a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80004a8:	bf00      	nop
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bc80      	pop	{r7}
 80004ae:	4770      	bx	lr

080004b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004b4:	e7fe      	b.n	80004b4 <HardFault_Handler+0x4>

080004b6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004b6:	b480      	push	{r7}
 80004b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004ba:	e7fe      	b.n	80004ba <MemManage_Handler+0x4>

080004bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004c0:	e7fe      	b.n	80004c0 <BusFault_Handler+0x4>

080004c2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004c2:	b480      	push	{r7}
 80004c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004c6:	e7fe      	b.n	80004c6 <UsageFault_Handler+0x4>

080004c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004cc:	bf00      	nop
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr

080004d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004d8:	bf00      	nop
 80004da:	46bd      	mov	sp, r7
 80004dc:	bc80      	pop	{r7}
 80004de:	4770      	bx	lr

080004e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004e4:	bf00      	nop
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr

080004ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004f0:	f000 fc82 	bl	8000df8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004f4:	bf00      	nop
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80004fc:	4802      	ldr	r0, [pc, #8]	; (8000508 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80004fe:	f001 f962 	bl	80017c6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	200013cc 	.word	0x200013cc

0800050c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000510:	4802      	ldr	r0, [pc, #8]	; (800051c <USART1_IRQHandler+0x10>)
 8000512:	f002 fffd 	bl	8003510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000594 	.word	0x20000594

08000520 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000528:	4b11      	ldr	r3, [pc, #68]	; (8000570 <_sbrk+0x50>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d102      	bne.n	8000536 <_sbrk+0x16>
		heap_end = &end;
 8000530:	4b0f      	ldr	r3, [pc, #60]	; (8000570 <_sbrk+0x50>)
 8000532:	4a10      	ldr	r2, [pc, #64]	; (8000574 <_sbrk+0x54>)
 8000534:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000536:	4b0e      	ldr	r3, [pc, #56]	; (8000570 <_sbrk+0x50>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800053c:	4b0c      	ldr	r3, [pc, #48]	; (8000570 <_sbrk+0x50>)
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4413      	add	r3, r2
 8000544:	466a      	mov	r2, sp
 8000546:	4293      	cmp	r3, r2
 8000548:	d907      	bls.n	800055a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800054a:	f006 fae9 	bl	8006b20 <__errno>
 800054e:	4602      	mov	r2, r0
 8000550:	230c      	movs	r3, #12
 8000552:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000554:	f04f 33ff 	mov.w	r3, #4294967295
 8000558:	e006      	b.n	8000568 <_sbrk+0x48>
	}

	heap_end += incr;
 800055a:	4b05      	ldr	r3, [pc, #20]	; (8000570 <_sbrk+0x50>)
 800055c:	681a      	ldr	r2, [r3, #0]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4413      	add	r3, r2
 8000562:	4a03      	ldr	r2, [pc, #12]	; (8000570 <_sbrk+0x50>)
 8000564:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000566:	68fb      	ldr	r3, [r7, #12]
}
 8000568:	4618      	mov	r0, r3
 800056a:	3710      	adds	r7, #16
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	20000220 	.word	0x20000220
 8000574:	20001830 	.word	0x20001830

08000578 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800057c:	4b15      	ldr	r3, [pc, #84]	; (80005d4 <SystemInit+0x5c>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a14      	ldr	r2, [pc, #80]	; (80005d4 <SystemInit+0x5c>)
 8000582:	f043 0301 	orr.w	r3, r3, #1
 8000586:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000588:	4b12      	ldr	r3, [pc, #72]	; (80005d4 <SystemInit+0x5c>)
 800058a:	685a      	ldr	r2, [r3, #4]
 800058c:	4911      	ldr	r1, [pc, #68]	; (80005d4 <SystemInit+0x5c>)
 800058e:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <SystemInit+0x60>)
 8000590:	4013      	ands	r3, r2
 8000592:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000594:	4b0f      	ldr	r3, [pc, #60]	; (80005d4 <SystemInit+0x5c>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0e      	ldr	r2, [pc, #56]	; (80005d4 <SystemInit+0x5c>)
 800059a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800059e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005a2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80005a4:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <SystemInit+0x5c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a0a      	ldr	r2, [pc, #40]	; (80005d4 <SystemInit+0x5c>)
 80005aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005ae:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80005b0:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <SystemInit+0x5c>)
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	4a07      	ldr	r2, [pc, #28]	; (80005d4 <SystemInit+0x5c>)
 80005b6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80005ba:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80005bc:	4b05      	ldr	r3, [pc, #20]	; (80005d4 <SystemInit+0x5c>)
 80005be:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80005c2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80005c4:	4b05      	ldr	r3, [pc, #20]	; (80005dc <SystemInit+0x64>)
 80005c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005ca:	609a      	str	r2, [r3, #8]
#endif 
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	40021000 	.word	0x40021000
 80005d8:	f8ff0000 	.word	0xf8ff0000
 80005dc:	e000ed00 	.word	0xe000ed00

080005e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80005e0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80005e2:	e003      	b.n	80005ec <LoopCopyDataInit>

080005e4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80005e4:	4b0b      	ldr	r3, [pc, #44]	; (8000614 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80005e6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80005e8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80005ea:	3104      	adds	r1, #4

080005ec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80005ec:	480a      	ldr	r0, [pc, #40]	; (8000618 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80005ee:	4b0b      	ldr	r3, [pc, #44]	; (800061c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80005f0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80005f2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80005f4:	d3f6      	bcc.n	80005e4 <CopyDataInit>
  ldr r2, =_sbss
 80005f6:	4a0a      	ldr	r2, [pc, #40]	; (8000620 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80005f8:	e002      	b.n	8000600 <LoopFillZerobss>

080005fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80005fa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80005fc:	f842 3b04 	str.w	r3, [r2], #4

08000600 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000600:	4b08      	ldr	r3, [pc, #32]	; (8000624 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000602:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000604:	d3f9      	bcc.n	80005fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000606:	f7ff ffb7 	bl	8000578 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800060a:	f006 fa8f 	bl	8006b2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800060e:	f006 fa7b 	bl	8006b08 <main>
  bx lr
 8000612:	4770      	bx	lr
  ldr r3, =_sidata
 8000614:	080074dc 	.word	0x080074dc
  ldr r0, =_sdata
 8000618:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800061c:	20000204 	.word	0x20000204
  ldr r2, =_sbss
 8000620:	20000204 	.word	0x20000204
  ldr r3, = _ebss
 8000624:	20001830 	.word	0x20001830

08000628 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000628:	e7fe      	b.n	8000628 <ADC1_2_IRQHandler>

0800062a <qbufferCreate>:
#include "qbuffer.h"



bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 800062a:	b480      	push	{r7}
 800062c:	b087      	sub	sp, #28
 800062e:	af00      	add	r7, sp, #0
 8000630:	60f8      	str	r0, [r7, #12]
 8000632:	60b9      	str	r1, [r7, #8]
 8000634:	607a      	str	r2, [r7, #4]
  bool ret    = true;
 8000636:	2301      	movs	r3, #1
 8000638:	75fb      	strb	r3, [r7, #23]

  p_node->in  = 0;
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
  p_node->out = 0;
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	2200      	movs	r2, #0
 8000644:	605a      	str	r2, [r3, #4]
  p_node->len = length;
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	687a      	ldr	r2, [r7, #4]
 800064a:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	68ba      	ldr	r2, [r7, #8]
 8000650:	60da      	str	r2, [r3, #12]
    p_node->len = 0;
    p_node->p_buf = NULL;
    ret = false;
  }
#endif
  return ret;
 8000652:	7dfb      	ldrb	r3, [r7, #23]
}
 8000654:	4618      	mov	r0, r3
 8000656:	371c      	adds	r7, #28
 8000658:	46bd      	mov	sp, r7
 800065a:	bc80      	pop	{r7}
 800065c:	4770      	bx	lr

0800065e <qbufferWrite>:

bool qbufferWrite(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 800065e:	b480      	push	{r7}
 8000660:	b089      	sub	sp, #36	; 0x24
 8000662:	af00      	add	r7, sp, #0
 8000664:	60f8      	str	r0, [r7, #12]
 8000666:	60b9      	str	r1, [r7, #8]
 8000668:	607a      	str	r2, [r7, #4]
  bool ret    = true;
 800066a:	2301      	movs	r3, #1
 800066c:	77fb      	strb	r3, [r7, #31]
  uint32_t next_in;

  for(int i=0; i<length; i++)
 800066e:	2300      	movs	r3, #0
 8000670:	61bb      	str	r3, [r7, #24]
 8000672:	e027      	b.n	80006c4 <qbufferWrite+0x66>
  {
    next_in = (p_node->in + 1) % p_node->len;
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	3301      	adds	r3, #1
 800067a:	68fa      	ldr	r2, [r7, #12]
 800067c:	6892      	ldr	r2, [r2, #8]
 800067e:	fbb3 f1f2 	udiv	r1, r3, r2
 8000682:	fb02 f201 	mul.w	r2, r2, r1
 8000686:	1a9b      	subs	r3, r3, r2
 8000688:	617b      	str	r3, [r7, #20]

    if(next_in != p_node->out)
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	685b      	ldr	r3, [r3, #4]
 800068e:	697a      	ldr	r2, [r7, #20]
 8000690:	429a      	cmp	r2, r3
 8000692:	d011      	beq.n	80006b8 <qbufferWrite+0x5a>
    {
      if(p_node->p_buf != NULL)
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	68db      	ldr	r3, [r3, #12]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d009      	beq.n	80006b0 <qbufferWrite+0x52>
      {
        p_node->p_buf[p_node->in]  = p_data[i];
 800069c:	69bb      	ldr	r3, [r7, #24]
 800069e:	68ba      	ldr	r2, [r7, #8]
 80006a0:	441a      	add	r2, r3
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	68d9      	ldr	r1, [r3, #12]
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	440b      	add	r3, r1
 80006ac:	7812      	ldrb	r2, [r2, #0]
 80006ae:	701a      	strb	r2, [r3, #0]
      }
      p_node->in = next_in;
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	697a      	ldr	r2, [r7, #20]
 80006b4:	601a      	str	r2, [r3, #0]
 80006b6:	e002      	b.n	80006be <qbufferWrite+0x60>
    }
    else
    {
      ret = false;
 80006b8:	2300      	movs	r3, #0
 80006ba:	77fb      	strb	r3, [r7, #31]
      break;
 80006bc:	e006      	b.n	80006cc <qbufferWrite+0x6e>
  for(int i=0; i<length; i++)
 80006be:	69bb      	ldr	r3, [r7, #24]
 80006c0:	3301      	adds	r3, #1
 80006c2:	61bb      	str	r3, [r7, #24]
 80006c4:	69bb      	ldr	r3, [r7, #24]
 80006c6:	687a      	ldr	r2, [r7, #4]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d8d3      	bhi.n	8000674 <qbufferWrite+0x16>
    }
  }


  return ret;
 80006cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	3724      	adds	r7, #36	; 0x24
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr

080006d8 <qbufferRead>:

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 80006d8:	b480      	push	{r7}
 80006da:	b087      	sub	sp, #28
 80006dc:	af00      	add	r7, sp, #0
 80006de:	60f8      	str	r0, [r7, #12]
 80006e0:	60b9      	str	r1, [r7, #8]
 80006e2:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80006e4:	2301      	movs	r3, #1
 80006e6:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 80006e8:	2300      	movs	r3, #0
 80006ea:	613b      	str	r3, [r7, #16]
 80006ec:	e026      	b.n	800073c <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	68db      	ldr	r3, [r3, #12]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d009      	beq.n	800070a <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	68da      	ldr	r2, [r3, #12]
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	685b      	ldr	r3, [r3, #4]
 80006fe:	441a      	add	r2, r3
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	68b9      	ldr	r1, [r7, #8]
 8000704:	440b      	add	r3, r1
 8000706:	7812      	ldrb	r2, [r2, #0]
 8000708:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	685a      	ldr	r2, [r3, #4]
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	429a      	cmp	r2, r3
 8000714:	d00c      	beq.n	8000730 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	3301      	adds	r3, #1
 800071c:	68fa      	ldr	r2, [r7, #12]
 800071e:	6892      	ldr	r2, [r2, #8]
 8000720:	fbb3 f1f2 	udiv	r1, r3, r2
 8000724:	fb02 f201 	mul.w	r2, r2, r1
 8000728:	1a9a      	subs	r2, r3, r2
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	e002      	b.n	8000736 <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8000730:	2300      	movs	r3, #0
 8000732:	75fb      	strb	r3, [r7, #23]
      break;
 8000734:	e006      	b.n	8000744 <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	3301      	adds	r3, #1
 800073a:	613b      	str	r3, [r7, #16]
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	429a      	cmp	r2, r3
 8000742:	d8d4      	bhi.n	80006ee <qbufferRead+0x16>
    }
  }

  return ret;
 8000744:	7dfb      	ldrb	r3, [r7, #23]
}
 8000746:	4618      	mov	r0, r3
 8000748:	371c      	adds	r7, #28
 800074a:	46bd      	mov	sp, r7
 800074c:	bc80      	pop	{r7}
 800074e:	4770      	bx	lr

08000750 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8000750:	b480      	push	{r7}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->len + p_node->in - p_node->out) % p_node->len;  // + p_node->len **
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	689a      	ldr	r2, [r3, #8]
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	441a      	add	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	1ad3      	subs	r3, r2, r3
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	6892      	ldr	r2, [r2, #8]
 800076c:	fbb3 f1f2 	udiv	r1, r3, r2
 8000770:	fb02 f201 	mul.w	r2, r2, r1
 8000774:	1a9b      	subs	r3, r3, r2
 8000776:	60fb      	str	r3, [r7, #12]

  return ret;
 8000778:	68fb      	ldr	r3, [r7, #12]
}
 800077a:	4618      	mov	r0, r3
 800077c:	3714      	adds	r7, #20
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr

08000784 <ledInit>:
		{GPIOB, GPIO_PIN_14, GPIO_PIN_SET, GPIO_PIN_RESET},
		{GPIOB, GPIO_PIN_15, GPIO_PIN_SET, GPIO_PIN_RESET},
};

void ledInit(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b088      	sub	sp, #32
 8000788:	af00      	add	r7, sp, #0
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
#endif
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078a:	f107 030c 	add.w	r3, r7, #12
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000798:	4b1f      	ldr	r3, [pc, #124]	; (8000818 <ledInit+0x94>)
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	4a1e      	ldr	r2, [pc, #120]	; (8000818 <ledInit+0x94>)
 800079e:	f043 0308 	orr.w	r3, r3, #8
 80007a2:	6193      	str	r3, [r2, #24]
 80007a4:	4b1c      	ldr	r3, [pc, #112]	; (8000818 <ledInit+0x94>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	f003 0308 	and.w	r3, r3, #8
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b0:	4b19      	ldr	r3, [pc, #100]	; (8000818 <ledInit+0x94>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	4a18      	ldr	r2, [pc, #96]	; (8000818 <ledInit+0x94>)
 80007b6:	f043 0304 	orr.w	r3, r3, #4
 80007ba:	6193      	str	r3, [r2, #24]
 80007bc:	4b16      	ldr	r3, [pc, #88]	; (8000818 <ledInit+0x94>)
 80007be:	699b      	ldr	r3, [r3, #24]
 80007c0:	f003 0304 	and.w	r3, r3, #4
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	687b      	ldr	r3, [r7, #4]
  /*Configure GPIO pin Output Level */
  //HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED1_Pin */
  //GPIO_InitStruct.Pin = LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c8:	2301      	movs	r3, #1
 80007ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d0:	2302      	movs	r3, #2
 80007d2:	61bb      	str	r3, [r7, #24]
  //HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
  for( int i=0; i<LED_MAX_CH; i++)
 80007d4:	2300      	movs	r3, #0
 80007d6:	61fb      	str	r3, [r7, #28]
 80007d8:	e017      	b.n	800080a <ledInit+0x86>
  {
  	GPIO_InitStruct.Pin = led_tbl[i].pin;
 80007da:	4a10      	ldr	r2, [pc, #64]	; (800081c <ledInit+0x98>)
 80007dc:	69fb      	ldr	r3, [r7, #28]
 80007de:	00db      	lsls	r3, r3, #3
 80007e0:	4413      	add	r3, r2
 80007e2:	889b      	ldrh	r3, [r3, #4]
 80007e4:	60fb      	str	r3, [r7, #12]
  	HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 80007e6:	4a0d      	ldr	r2, [pc, #52]	; (800081c <ledInit+0x98>)
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80007ee:	f107 020c 	add.w	r2, r7, #12
 80007f2:	4611      	mov	r1, r2
 80007f4:	4618      	mov	r0, r3
 80007f6:	f000 fd4f 	bl	8001298 <HAL_GPIO_Init>

  	ledOff(i);
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 f80e 	bl	8000820 <ledOff>
  for( int i=0; i<LED_MAX_CH; i++)
 8000804:	69fb      	ldr	r3, [r7, #28]
 8000806:	3301      	adds	r3, #1
 8000808:	61fb      	str	r3, [r7, #28]
 800080a:	69fb      	ldr	r3, [r7, #28]
 800080c:	2b03      	cmp	r3, #3
 800080e:	dde4      	ble.n	80007da <ledInit+0x56>
  }
}
 8000810:	bf00      	nop
 8000812:	3720      	adds	r7, #32
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40021000 	.word	0x40021000
 800081c:	20000004 	.word	0x20000004

08000820 <ledOff>:
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
	if(ch >= LED_MAX_CH) return;
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	2b03      	cmp	r3, #3
 800082e:	d811      	bhi.n	8000854 <ledOff+0x34>
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	4a0a      	ldr	r2, [pc, #40]	; (800085c <ledOff+0x3c>)
 8000834:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	4a08      	ldr	r2, [pc, #32]	; (800085c <ledOff+0x3c>)
 800083c:	00db      	lsls	r3, r3, #3
 800083e:	4413      	add	r3, r2
 8000840:	8899      	ldrh	r1, [r3, #4]
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	4a05      	ldr	r2, [pc, #20]	; (800085c <ledOff+0x3c>)
 8000846:	00db      	lsls	r3, r3, #3
 8000848:	4413      	add	r3, r2
 800084a:	79db      	ldrb	r3, [r3, #7]
 800084c:	461a      	mov	r2, r3
 800084e:	f000 fe91 	bl	8001574 <HAL_GPIO_WritePin>
 8000852:	e000      	b.n	8000856 <ledOff+0x36>
	if(ch >= LED_MAX_CH) return;
 8000854:	bf00      	nop
}
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	20000004 	.word	0x20000004

08000860 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	71fb      	strb	r3, [r7, #7]
	if(ch >= LED_MAX_CH) return;
 800086a:	79fb      	ldrb	r3, [r7, #7]
 800086c:	2b03      	cmp	r3, #3
 800086e:	d80c      	bhi.n	800088a <ledToggle+0x2a>
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  //HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	4a08      	ldr	r2, [pc, #32]	; (8000894 <ledToggle+0x34>)
 8000874:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	4a06      	ldr	r2, [pc, #24]	; (8000894 <ledToggle+0x34>)
 800087c:	00db      	lsls	r3, r3, #3
 800087e:	4413      	add	r3, r2
 8000880:	889b      	ldrh	r3, [r3, #4]
 8000882:	4619      	mov	r1, r3
 8000884:	f000 fe8e 	bl	80015a4 <HAL_GPIO_TogglePin>
 8000888:	e000      	b.n	800088c <ledToggle+0x2c>
	if(ch >= LED_MAX_CH) return;
 800088a:	bf00      	nop
}
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000004 	.word	0x20000004

08000898 <resetInit>:
static uint32_t reset_count = 0;



bool resetInit(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
  bool ret = true;
 800089e:	2301      	movs	r3, #1
 80008a0:	71fb      	strb	r3, [r7, #7]

  /* if reset pin on */
  if(RCC->CSR & (1<<26))
 80008a2:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <resetInit+0x50>)
 80008a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008a6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d012      	beq.n	80008d4 <resetInit+0x3c>
  {
    rtcBackupRegWrite(1, rtcBackupRegRead(1) + 1);
 80008ae:	2001      	movs	r0, #1
 80008b0:	f000 f84e 	bl	8000950 <rtcBackupRegRead>
 80008b4:	4603      	mov	r3, r0
 80008b6:	3301      	adds	r3, #1
 80008b8:	4619      	mov	r1, r3
 80008ba:	2001      	movs	r0, #1
 80008bc:	f000 f858 	bl	8000970 <rtcBackupRegWrite>
    delay(500);
 80008c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008c4:	f7ff fd02 	bl	80002cc <delay>
    reset_count = rtcBackupRegRead(1);
 80008c8:	2001      	movs	r0, #1
 80008ca:	f000 f841 	bl	8000950 <rtcBackupRegRead>
 80008ce:	4602      	mov	r2, r0
 80008d0:	4b06      	ldr	r3, [pc, #24]	; (80008ec <resetInit+0x54>)
 80008d2:	601a      	str	r2, [r3, #0]
  }

  rtcBackupRegWrite(1, 0);
 80008d4:	2100      	movs	r1, #0
 80008d6:	2001      	movs	r0, #1
 80008d8:	f000 f84a 	bl	8000970 <rtcBackupRegWrite>

  return ret;
 80008dc:	79fb      	ldrb	r3, [r7, #7]
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40021000 	.word	0x40021000
 80008ec:	20000224 	.word	0x20000224

080008f0 <rtcInit>:


RTC_HandleTypeDef hrtc;

bool rtcInit(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
  bool ret = true;
 80008f6:	2301      	movs	r3, #1
 80008f8:	71fb      	strb	r3, [r7, #7]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fa:	4b12      	ldr	r3, [pc, #72]	; (8000944 <rtcInit+0x54>)
 80008fc:	699b      	ldr	r3, [r3, #24]
 80008fe:	4a11      	ldr	r2, [pc, #68]	; (8000944 <rtcInit+0x54>)
 8000900:	f043 0310 	orr.w	r3, r3, #16
 8000904:	6193      	str	r3, [r2, #24]
 8000906:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <rtcInit+0x54>)
 8000908:	699b      	ldr	r3, [r3, #24]
 800090a:	f003 0310 	and.w	r3, r3, #16
 800090e:	603b      	str	r3, [r7, #0]
 8000910:	683b      	ldr	r3, [r7, #0]

  /** Initialize RTC Only */
  hrtc.Instance           = RTC;
 8000912:	4b0d      	ldr	r3, [pc, #52]	; (8000948 <rtcInit+0x58>)
 8000914:	4a0d      	ldr	r2, [pc, #52]	; (800094c <rtcInit+0x5c>)
 8000916:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv  = RTC_AUTO_1_SECOND;
 8000918:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <rtcInit+0x58>)
 800091a:	f04f 32ff 	mov.w	r2, #4294967295
 800091e:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut        = RTC_OUTPUTSOURCE_ALARM;
 8000920:	4b09      	ldr	r3, [pc, #36]	; (8000948 <rtcInit+0x58>)
 8000922:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000926:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000928:	4807      	ldr	r0, [pc, #28]	; (8000948 <rtcInit+0x58>)
 800092a:	f002 fb6d 	bl	8003008 <HAL_RTC_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <rtcInit+0x48>
  {
    Error_Handler();
 8000934:	f7ff fd7e 	bl	8000434 <Error_Handler>
  }

  return ret;
 8000938:	79fb      	ldrb	r3, [r7, #7]
}
 800093a:	4618      	mov	r0, r3
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40021000 	.word	0x40021000
 8000948:	20000580 	.word	0x20000580
 800094c:	40002800 	.word	0x40002800

08000950 <rtcBackupRegRead>:

uint32_t rtcBackupRegRead(uint32_t index)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  return HAL_RTCEx_BKUPRead(&hrtc, index);
 8000958:	6879      	ldr	r1, [r7, #4]
 800095a:	4804      	ldr	r0, [pc, #16]	; (800096c <rtcBackupRegRead+0x1c>)
 800095c:	f002 fc82 	bl	8003264 <HAL_RTCEx_BKUPRead>
 8000960:	4603      	mov	r3, r0

}
 8000962:	4618      	mov	r0, r3
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000580 	.word	0x20000580

08000970 <rtcBackupRegWrite>:

void rtcBackupRegWrite(uint32_t index, uint32_t data)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	6039      	str	r1, [r7, #0]
  HAL_RTCEx_BKUPWrite(&hrtc, index, data);
 800097a:	683a      	ldr	r2, [r7, #0]
 800097c:	6879      	ldr	r1, [r7, #4]
 800097e:	4803      	ldr	r0, [pc, #12]	; (800098c <rtcBackupRegWrite+0x1c>)
 8000980:	f002 fc56 	bl	8003230 <HAL_RTCEx_BKUPWrite>
}
 8000984:	bf00      	nop
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20000580 	.word	0x20000580

08000990 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a0b      	ldr	r2, [pc, #44]	; (80009cc <HAL_RTC_MspInit+0x3c>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d110      	bne.n	80009c4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80009a2:	f001 fd63 	bl	800246c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80009a6:	4b0a      	ldr	r3, [pc, #40]	; (80009d0 <HAL_RTC_MspInit+0x40>)
 80009a8:	69db      	ldr	r3, [r3, #28]
 80009aa:	4a09      	ldr	r2, [pc, #36]	; (80009d0 <HAL_RTC_MspInit+0x40>)
 80009ac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80009b0:	61d3      	str	r3, [r2, #28]
 80009b2:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <HAL_RTC_MspInit+0x40>)
 80009b4:	69db      	ldr	r3, [r3, #28]
 80009b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80009ba:	60fb      	str	r3, [r7, #12]
 80009bc:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80009be:	4b05      	ldr	r3, [pc, #20]	; (80009d4 <HAL_RTC_MspInit+0x44>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80009c4:	bf00      	nop
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40002800 	.word	0x40002800
 80009d0:	40021000 	.word	0x40021000
 80009d4:	4242043c 	.word	0x4242043c

080009d8 <uartInit>:
//DMA_HandleTypeDef  hdma_usart1_rx;



bool uartInit(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 80009de:	2300      	movs	r3, #0
 80009e0:	607b      	str	r3, [r7, #4]
 80009e2:	e007      	b.n	80009f4 <uartInit+0x1c>
  {
    is_open[i] = false;
 80009e4:	4a08      	ldr	r2, [pc, #32]	; (8000a08 <uartInit+0x30>)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	2200      	movs	r2, #0
 80009ec:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3301      	adds	r3, #1
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	ddf4      	ble.n	80009e4 <uartInit+0xc>
  }


  return true;
 80009fa:	2301      	movs	r3, #1
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bc80      	pop	{r7}
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	20000228 	.word	0x20000228

08000a0c <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	6039      	str	r1, [r7, #0]
 8000a16:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	73fb      	strb	r3, [r7, #15]


  switch(ch)
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d002      	beq.n	8000a28 <uartOpen+0x1c>
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d007      	beq.n	8000a36 <uartOpen+0x2a>
 8000a26:	e03e      	b.n	8000aa6 <uartOpen+0x9a>
  {
    case _DEF_UART1:
      is_open[ch] = true;
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	4a21      	ldr	r2, [pc, #132]	; (8000ab0 <uartOpen+0xa4>)
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	54d1      	strb	r1, [r2, r3]
      ret = true;
 8000a30:	2301      	movs	r3, #1
 8000a32:	73fb      	strb	r3, [r7, #15]
      break;
 8000a34:	e037      	b.n	8000aa6 <uartOpen+0x9a>

    case _DEF_UART2:
      huart1.Instance = USART1;
 8000a36:	4b1f      	ldr	r3, [pc, #124]	; (8000ab4 <uartOpen+0xa8>)
 8000a38:	4a1f      	ldr	r2, [pc, #124]	; (8000ab8 <uartOpen+0xac>)
 8000a3a:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate = baud;
 8000a3c:	4a1d      	ldr	r2, [pc, #116]	; (8000ab4 <uartOpen+0xa8>)
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a42:	4b1c      	ldr	r3, [pc, #112]	; (8000ab4 <uartOpen+0xa8>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 8000a48:	4b1a      	ldr	r3, [pc, #104]	; (8000ab4 <uartOpen+0xa8>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 8000a4e:	4b19      	ldr	r3, [pc, #100]	; (8000ab4 <uartOpen+0xa8>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 8000a54:	4b17      	ldr	r3, [pc, #92]	; (8000ab4 <uartOpen+0xa8>)
 8000a56:	220c      	movs	r2, #12
 8000a58:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5a:	4b16      	ldr	r3, [pc, #88]	; (8000ab4 <uartOpen+0xa8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a60:	4b14      	ldr	r3, [pc, #80]	; (8000ab4 <uartOpen+0xa8>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	61da      	str	r2, [r3, #28]

      qbufferCreate(&qbuffer[_DEF_UART2], &rx_buf[0], 256);
 8000a66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a6a:	4914      	ldr	r1, [pc, #80]	; (8000abc <uartOpen+0xb0>)
 8000a6c:	4814      	ldr	r0, [pc, #80]	; (8000ac0 <uartOpen+0xb4>)
 8000a6e:	f7ff fddc 	bl	800062a <qbufferCreate>

      if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a72:	4810      	ldr	r0, [pc, #64]	; (8000ab4 <uartOpen+0xa8>)
 8000a74:	f002 fc12 	bl	800329c <HAL_UART_Init>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d002      	beq.n	8000a84 <uartOpen+0x78>
      {
        ret = false;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	73fb      	strb	r3, [r7, #15]

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
#endif
      break;
 8000a82:	e00f      	b.n	8000aa4 <uartOpen+0x98>
        ret = true;
 8000a84:	2301      	movs	r3, #1
 8000a86:	73fb      	strb	r3, [r7, #15]
        is_open[ch] = true;
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	4a09      	ldr	r2, [pc, #36]	; (8000ab0 <uartOpen+0xa4>)
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1) != HAL_OK)
 8000a90:	2201      	movs	r2, #1
 8000a92:	490c      	ldr	r1, [pc, #48]	; (8000ac4 <uartOpen+0xb8>)
 8000a94:	4807      	ldr	r0, [pc, #28]	; (8000ab4 <uartOpen+0xa8>)
 8000a96:	f002 fce7 	bl	8003468 <HAL_UART_Receive_IT>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <uartOpen+0x98>
          ret = false;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	73fb      	strb	r3, [r7, #15]
      break;
 8000aa4:	bf00      	nop

  }

  return ret;
 8000aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3710      	adds	r7, #16
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20000228 	.word	0x20000228
 8000ab4:	20000594 	.word	0x20000594
 8000ab8:	40013800 	.word	0x40013800
 8000abc:	2000024c 	.word	0x2000024c
 8000ac0:	2000023c 	.word	0x2000023c
 8000ac4:	2000034d 	.word	0x2000034d

08000ac8 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d002      	beq.n	8000ae2 <uartAvailable+0x1a>
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d004      	beq.n	8000aea <uartAvailable+0x22>
 8000ae0:	e008      	b.n	8000af4 <uartAvailable+0x2c>
  {
    case _DEF_UART1:
      ret = cdcAvailable();
 8000ae2:	f005 fb09 	bl	80060f8 <cdcAvailable>
 8000ae6:	60f8      	str	r0, [r7, #12]
      break;
 8000ae8:	e004      	b.n	8000af4 <uartAvailable+0x2c>

    case _DEF_UART2:
      //qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR);
      ret = qbufferAvailable(&qbuffer[_DEF_UART2]);
 8000aea:	4805      	ldr	r0, [pc, #20]	; (8000b00 <uartAvailable+0x38>)
 8000aec:	f7ff fe30 	bl	8000750 <qbufferAvailable>
 8000af0:	60f8      	str	r0, [r7, #12]
      break;
 8000af2:	bf00      	nop

  }

  return ret;
 8000af4:	68fb      	ldr	r3, [r7, #12]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	2000023c 	.word	0x2000023c

08000b04 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d002      	beq.n	8000b1e <uartRead+0x1a>
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d005      	beq.n	8000b28 <uartRead+0x24>
 8000b1c:	e00c      	b.n	8000b38 <uartRead+0x34>
  {
    case _DEF_UART1:
      ret = cdcRead();
 8000b1e:	f005 fb07 	bl	8006130 <cdcRead>
 8000b22:	4603      	mov	r3, r0
 8000b24:	73fb      	strb	r3, [r7, #15]
      break;
 8000b26:	e007      	b.n	8000b38 <uartRead+0x34>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 8000b28:	f107 030f 	add.w	r3, r7, #15
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4804      	ldr	r0, [pc, #16]	; (8000b44 <uartRead+0x40>)
 8000b32:	f7ff fdd1 	bl	80006d8 <qbufferRead>
      break;
 8000b36:	bf00      	nop

  }

  return ret;
 8000b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	2000023c 	.word	0x2000023c

08000b48 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
 8000b54:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 8000b56:	2300      	movs	r3, #0
 8000b58:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;


  switch(ch)
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d002      	beq.n	8000b66 <uartWrite+0x1e>
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d006      	beq.n	8000b72 <uartWrite+0x2a>
 8000b64:	e014      	b.n	8000b90 <uartWrite+0x48>
  {
    case _DEF_UART1:
      ret = cdcWrite(p_data, length);
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	68b8      	ldr	r0, [r7, #8]
 8000b6a:	f005 fb33 	bl	80061d4 <cdcWrite>
 8000b6e:	6178      	str	r0, [r7, #20]
      break;
 8000b70:	e00e      	b.n	8000b90 <uartWrite+0x48>

    case _DEF_UART2:
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	b29a      	uxth	r2, r3
 8000b76:	2364      	movs	r3, #100	; 0x64
 8000b78:	68b9      	ldr	r1, [r7, #8]
 8000b7a:	4808      	ldr	r0, [pc, #32]	; (8000b9c <uartWrite+0x54>)
 8000b7c:	f002 fbdb 	bl	8003336 <HAL_UART_Transmit>
 8000b80:	4603      	mov	r3, r0
 8000b82:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8000b84:	7cfb      	ldrb	r3, [r7, #19]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d101      	bne.n	8000b8e <uartWrite+0x46>
      {
        ret = length;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	617b      	str	r3, [r7, #20]
      }
      break;
 8000b8e:	bf00      	nop

  }

  return ret;
 8000b90:	697b      	ldr	r3, [r7, #20]
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3718      	adds	r7, #24
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000594 	.word	0x20000594

08000ba0 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 8000ba0:	b40e      	push	{r1, r2, r3}
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b0c7      	sub	sp, #284	; 0x11c
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	4602      	mov	r2, r0
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8000bae:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8000bb2:	f107 030c 	add.w	r3, r7, #12
 8000bb6:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8000bb8:	f107 030c 	add.w	r3, r7, #12
 8000bbc:	f107 0010 	add.w	r0, r7, #16
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000bc6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bca:	f006 f807 	bl	8006bdc <vsniprintf>
 8000bce:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8000bd2:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000bd6:	f107 0110 	add.w	r1, r7, #16
 8000bda:	1dfb      	adds	r3, r7, #7
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff ffb2 	bl	8000b48 <uartWrite>
 8000be4:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  va_end(args);


  return ret;
 8000be8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000bf8:	b003      	add	sp, #12
 8000bfa:	4770      	bx	lr

08000bfc <HAL_UART_ErrorCallback>:




void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 8000c04:	bf00      	nop
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc80      	pop	{r7}
 8000c0c:	4770      	bx	lr
	...

08000c10 <HAL_UART_RxCpltCallback>:
  }
}
#endif

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  if(huart->Instance == USART1)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a08      	ldr	r2, [pc, #32]	; (8000c40 <HAL_UART_RxCpltCallback+0x30>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d109      	bne.n	8000c36 <HAL_UART_RxCpltCallback+0x26>
  {
    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
 8000c22:	2201      	movs	r2, #1
 8000c24:	4907      	ldr	r1, [pc, #28]	; (8000c44 <HAL_UART_RxCpltCallback+0x34>)
 8000c26:	4808      	ldr	r0, [pc, #32]	; (8000c48 <HAL_UART_RxCpltCallback+0x38>)
 8000c28:	f7ff fd19 	bl	800065e <qbufferWrite>
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	4905      	ldr	r1, [pc, #20]	; (8000c44 <HAL_UART_RxCpltCallback+0x34>)
 8000c30:	4806      	ldr	r0, [pc, #24]	; (8000c4c <HAL_UART_RxCpltCallback+0x3c>)
 8000c32:	f002 fc19 	bl	8003468 <HAL_UART_Receive_IT>
  }
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40013800 	.word	0x40013800
 8000c44:	2000034d 	.word	0x2000034d
 8000c48:	2000023c 	.word	0x2000023c
 8000c4c:	20000594 	.word	0x20000594

08000c50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0310 	add.w	r3, r7, #16
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a20      	ldr	r2, [pc, #128]	; (8000cec <HAL_UART_MspInit+0x9c>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d139      	bne.n	8000ce4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c70:	4b1f      	ldr	r3, [pc, #124]	; (8000cf0 <HAL_UART_MspInit+0xa0>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a1e      	ldr	r2, [pc, #120]	; (8000cf0 <HAL_UART_MspInit+0xa0>)
 8000c76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b1c      	ldr	r3, [pc, #112]	; (8000cf0 <HAL_UART_MspInit+0xa0>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c88:	4b19      	ldr	r3, [pc, #100]	; (8000cf0 <HAL_UART_MspInit+0xa0>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	4a18      	ldr	r2, [pc, #96]	; (8000cf0 <HAL_UART_MspInit+0xa0>)
 8000c8e:	f043 0304 	orr.w	r3, r3, #4
 8000c92:	6193      	str	r3, [r2, #24]
 8000c94:	4b16      	ldr	r3, [pc, #88]	; (8000cf0 <HAL_UART_MspInit+0xa0>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	f003 0304 	and.w	r3, r3, #4
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ca0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ca4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000caa:	2303      	movs	r3, #3
 8000cac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cae:	f107 0310 	add.w	r3, r7, #16
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	480f      	ldr	r0, [pc, #60]	; (8000cf4 <HAL_UART_MspInit+0xa4>)
 8000cb6:	f000 faef 	bl	8001298 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc8:	f107 0310 	add.w	r3, r7, #16
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4809      	ldr	r0, [pc, #36]	; (8000cf4 <HAL_UART_MspInit+0xa4>)
 8000cd0:	f000 fae2 	bl	8001298 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	2025      	movs	r0, #37	; 0x25
 8000cda:	f000 f99e 	bl	800101a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cde:	2025      	movs	r0, #37	; 0x25
 8000ce0:	f000 f9b7 	bl	8001052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000ce4:	bf00      	nop
 8000ce6:	3720      	adds	r7, #32
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40013800 	.word	0x40013800
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	40010800 	.word	0x40010800

08000cf8 <usbInit>:




bool usbInit(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	af00      	add	r7, sp, #0
  bool ret = true;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	75fb      	strb	r3, [r7, #23]


  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d02:	1d3b      	adds	r3, r7, #4
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]

  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000d14:	2311      	movs	r3, #17
 8000d16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d20:	1d3b      	adds	r3, r7, #4
 8000d22:	4619      	mov	r1, r3
 8000d24:	4808      	ldr	r0, [pc, #32]	; (8000d48 <usbInit+0x50>)
 8000d26:	f000 fab7 	bl	8001298 <HAL_GPIO_Init>
#if 0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
  delay(200);
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
#endif
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d2e:	1d3b      	adds	r3, r7, #4
 8000d30:	4619      	mov	r1, r3
 8000d32:	4805      	ldr	r0, [pc, #20]	; (8000d48 <usbInit+0x50>)
 8000d34:	f000 fab0 	bl	8001298 <HAL_GPIO_Init>


  MX_USB_DEVICE_Init();
 8000d38:	f005 f9ae 	bl	8006098 <MX_USB_DEVICE_Init>

  return ret;
 8000d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3718      	adds	r7, #24
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40010800 	.word	0x40010800

08000d4c <hwInit>:


#include "hw.h"

void hwInit(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  bspInit();
 8000d50:	f7ff fab2 	bl	80002b8 <bspInit>
  rtcInit();
 8000d54:	f7ff fdcc 	bl	80008f0 <rtcInit>

  resetInit();
 8000d58:	f7ff fd9e 	bl	8000898 <resetInit>
  ledInit();
 8000d5c:	f7ff fd12 	bl	8000784 <ledInit>
  usbInit();
 8000d60:	f7ff ffca 	bl	8000cf8 <usbInit>
  uartInit();
 8000d64:	f7ff fe38 	bl	80009d8 <uartInit>

}
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d70:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <HAL_Init+0x28>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a07      	ldr	r2, [pc, #28]	; (8000d94 <HAL_Init+0x28>)
 8000d76:	f043 0310 	orr.w	r3, r3, #16
 8000d7a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d7c:	2003      	movs	r0, #3
 8000d7e:	f000 f941 	bl	8001004 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d82:	2000      	movs	r0, #0
 8000d84:	f000 f808 	bl	8000d98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d88:	f7ff fb5a 	bl	8000440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40022000 	.word	0x40022000

08000d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da0:	4b12      	ldr	r3, [pc, #72]	; (8000dec <HAL_InitTick+0x54>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b12      	ldr	r3, [pc, #72]	; (8000df0 <HAL_InitTick+0x58>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	4619      	mov	r1, r3
 8000daa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dae:	fbb3 f3f1 	udiv	r3, r3, r1
 8000db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 f959 	bl	800106e <HAL_SYSTICK_Config>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e00e      	b.n	8000de4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2b0f      	cmp	r3, #15
 8000dca:	d80a      	bhi.n	8000de2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	6879      	ldr	r1, [r7, #4]
 8000dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd4:	f000 f921 	bl	800101a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dd8:	4a06      	ldr	r2, [pc, #24]	; (8000df4 <HAL_InitTick+0x5c>)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dde:	2300      	movs	r3, #0
 8000de0:	e000      	b.n	8000de4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000000 	.word	0x20000000
 8000df0:	20000028 	.word	0x20000028
 8000df4:	20000024 	.word	0x20000024

08000df8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dfc:	4b05      	ldr	r3, [pc, #20]	; (8000e14 <HAL_IncTick+0x1c>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	461a      	mov	r2, r3
 8000e02:	4b05      	ldr	r3, [pc, #20]	; (8000e18 <HAL_IncTick+0x20>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4413      	add	r3, r2
 8000e08:	4a03      	ldr	r2, [pc, #12]	; (8000e18 <HAL_IncTick+0x20>)
 8000e0a:	6013      	str	r3, [r2, #0]
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr
 8000e14:	20000028 	.word	0x20000028
 8000e18:	200005d4 	.word	0x200005d4

08000e1c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e20:	4b02      	ldr	r3, [pc, #8]	; (8000e2c <HAL_GetTick+0x10>)
 8000e22:	681b      	ldr	r3, [r3, #0]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr
 8000e2c:	200005d4 	.word	0x200005d4

08000e30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e38:	f7ff fff0 	bl	8000e1c <HAL_GetTick>
 8000e3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e48:	d005      	beq.n	8000e56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e4a:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <HAL_Delay+0x40>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4413      	add	r3, r2
 8000e54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e56:	bf00      	nop
 8000e58:	f7ff ffe0 	bl	8000e1c <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d8f7      	bhi.n	8000e58 <HAL_Delay+0x28>
  {
  }
}
 8000e68:	bf00      	nop
 8000e6a:	3710      	adds	r7, #16
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000028 	.word	0x20000028

08000e74 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e84:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <NVIC_SetPriorityGrouping+0x44>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e90:	4013      	ands	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea6:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <NVIC_SetPriorityGrouping+0x44>)
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	60d3      	str	r3, [r2, #12]
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec0:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <NVIC_GetPriorityGrouping+0x18>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	0a1b      	lsrs	r3, r3, #8
 8000ec6:	f003 0307 	and.w	r3, r3, #7
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	f003 021f 	and.w	r2, r3, #31
 8000ee8:	4906      	ldr	r1, [pc, #24]	; (8000f04 <NVIC_EnableIRQ+0x2c>)
 8000eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eee:	095b      	lsrs	r3, r3, #5
 8000ef0:	2001      	movs	r0, #1
 8000ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr
 8000f04:	e000e100 	.word	0xe000e100

08000f08 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	6039      	str	r1, [r7, #0]
 8000f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	da0b      	bge.n	8000f34 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	490c      	ldr	r1, [pc, #48]	; (8000f54 <NVIC_SetPriority+0x4c>)
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	f003 030f 	and.w	r3, r3, #15
 8000f28:	3b04      	subs	r3, #4
 8000f2a:	0112      	lsls	r2, r2, #4
 8000f2c:	b2d2      	uxtb	r2, r2
 8000f2e:	440b      	add	r3, r1
 8000f30:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f32:	e009      	b.n	8000f48 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	4907      	ldr	r1, [pc, #28]	; (8000f58 <NVIC_SetPriority+0x50>)
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	0112      	lsls	r2, r2, #4
 8000f40:	b2d2      	uxtb	r2, r2
 8000f42:	440b      	add	r3, r1
 8000f44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bc80      	pop	{r7}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	e000ed00 	.word	0xe000ed00
 8000f58:	e000e100 	.word	0xe000e100

08000f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	; 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	f1c3 0307 	rsb	r3, r3, #7
 8000f76:	2b04      	cmp	r3, #4
 8000f78:	bf28      	it	cs
 8000f7a:	2304      	movcs	r3, #4
 8000f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	3304      	adds	r3, #4
 8000f82:	2b06      	cmp	r3, #6
 8000f84:	d902      	bls.n	8000f8c <NVIC_EncodePriority+0x30>
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	3b03      	subs	r3, #3
 8000f8a:	e000      	b.n	8000f8e <NVIC_EncodePriority+0x32>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f90:	f04f 32ff 	mov.w	r2, #4294967295
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	43da      	mvns	r2, r3
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	401a      	ands	r2, r3
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	fa01 f303 	lsl.w	r3, r1, r3
 8000fae:	43d9      	mvns	r1, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb4:	4313      	orrs	r3, r2
         );
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3724      	adds	r7, #36	; 0x24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd0:	d301      	bcc.n	8000fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e00f      	b.n	8000ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <SysTick_Config+0x40>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fde:	210f      	movs	r1, #15
 8000fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe4:	f7ff ff90 	bl	8000f08 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe8:	4b05      	ldr	r3, [pc, #20]	; (8001000 <SysTick_Config+0x40>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fee:	4b04      	ldr	r3, [pc, #16]	; (8001000 <SysTick_Config+0x40>)
 8000ff0:	2207      	movs	r2, #7
 8000ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	e000e010 	.word	0xe000e010

08001004 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f7ff ff31 	bl	8000e74 <NVIC_SetPriorityGrouping>
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800101a:	b580      	push	{r7, lr}
 800101c:	b086      	sub	sp, #24
 800101e:	af00      	add	r7, sp, #0
 8001020:	4603      	mov	r3, r0
 8001022:	60b9      	str	r1, [r7, #8]
 8001024:	607a      	str	r2, [r7, #4]
 8001026:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800102c:	f7ff ff46 	bl	8000ebc <NVIC_GetPriorityGrouping>
 8001030:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	6978      	ldr	r0, [r7, #20]
 8001038:	f7ff ff90 	bl	8000f5c <NVIC_EncodePriority>
 800103c:	4602      	mov	r2, r0
 800103e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001042:	4611      	mov	r1, r2
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ff5f 	bl	8000f08 <NVIC_SetPriority>
}
 800104a:	bf00      	nop
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	4603      	mov	r3, r0
 800105a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800105c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ff39 	bl	8000ed8 <NVIC_EnableIRQ>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b082      	sub	sp, #8
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ffa2 	bl	8000fc0 <SysTick_Config>
 800107c:	4603      	mov	r3, r0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001090:	2300      	movs	r3, #0
 8001092:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800109a:	2b02      	cmp	r3, #2
 800109c:	d005      	beq.n	80010aa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2204      	movs	r2, #4
 80010a2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80010a4:	2301      	movs	r3, #1
 80010a6:	73fb      	strb	r3, [r7, #15]
 80010a8:	e0d6      	b.n	8001258 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f022 020e 	bic.w	r2, r2, #14
 80010b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f022 0201 	bic.w	r2, r2, #1
 80010c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	4b64      	ldr	r3, [pc, #400]	; (8001264 <HAL_DMA_Abort_IT+0x1dc>)
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d958      	bls.n	8001188 <HAL_DMA_Abort_IT+0x100>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a63      	ldr	r2, [pc, #396]	; (8001268 <HAL_DMA_Abort_IT+0x1e0>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d04f      	beq.n	8001180 <HAL_DMA_Abort_IT+0xf8>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a61      	ldr	r2, [pc, #388]	; (800126c <HAL_DMA_Abort_IT+0x1e4>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d048      	beq.n	800117c <HAL_DMA_Abort_IT+0xf4>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a60      	ldr	r2, [pc, #384]	; (8001270 <HAL_DMA_Abort_IT+0x1e8>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d040      	beq.n	8001176 <HAL_DMA_Abort_IT+0xee>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a5e      	ldr	r2, [pc, #376]	; (8001274 <HAL_DMA_Abort_IT+0x1ec>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d038      	beq.n	8001170 <HAL_DMA_Abort_IT+0xe8>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a5d      	ldr	r2, [pc, #372]	; (8001278 <HAL_DMA_Abort_IT+0x1f0>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d030      	beq.n	800116a <HAL_DMA_Abort_IT+0xe2>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a5b      	ldr	r2, [pc, #364]	; (800127c <HAL_DMA_Abort_IT+0x1f4>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d028      	beq.n	8001164 <HAL_DMA_Abort_IT+0xdc>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a53      	ldr	r2, [pc, #332]	; (8001264 <HAL_DMA_Abort_IT+0x1dc>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d020      	beq.n	800115e <HAL_DMA_Abort_IT+0xd6>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a57      	ldr	r2, [pc, #348]	; (8001280 <HAL_DMA_Abort_IT+0x1f8>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d019      	beq.n	800115a <HAL_DMA_Abort_IT+0xd2>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a56      	ldr	r2, [pc, #344]	; (8001284 <HAL_DMA_Abort_IT+0x1fc>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d012      	beq.n	8001156 <HAL_DMA_Abort_IT+0xce>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a54      	ldr	r2, [pc, #336]	; (8001288 <HAL_DMA_Abort_IT+0x200>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d00a      	beq.n	8001150 <HAL_DMA_Abort_IT+0xc8>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a53      	ldr	r2, [pc, #332]	; (800128c <HAL_DMA_Abort_IT+0x204>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d102      	bne.n	800114a <HAL_DMA_Abort_IT+0xc2>
 8001144:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001148:	e01b      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 800114a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800114e:	e018      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 8001150:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001154:	e015      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 8001156:	2310      	movs	r3, #16
 8001158:	e013      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 800115a:	2301      	movs	r3, #1
 800115c:	e011      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 800115e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001162:	e00e      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 8001164:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001168:	e00b      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 800116a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800116e:	e008      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 8001170:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001174:	e005      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 8001176:	f44f 7380 	mov.w	r3, #256	; 0x100
 800117a:	e002      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 800117c:	2310      	movs	r3, #16
 800117e:	e000      	b.n	8001182 <HAL_DMA_Abort_IT+0xfa>
 8001180:	2301      	movs	r3, #1
 8001182:	4a43      	ldr	r2, [pc, #268]	; (8001290 <HAL_DMA_Abort_IT+0x208>)
 8001184:	6053      	str	r3, [r2, #4]
 8001186:	e057      	b.n	8001238 <HAL_DMA_Abort_IT+0x1b0>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a36      	ldr	r2, [pc, #216]	; (8001268 <HAL_DMA_Abort_IT+0x1e0>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d04f      	beq.n	8001232 <HAL_DMA_Abort_IT+0x1aa>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a35      	ldr	r2, [pc, #212]	; (800126c <HAL_DMA_Abort_IT+0x1e4>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d048      	beq.n	800122e <HAL_DMA_Abort_IT+0x1a6>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a33      	ldr	r2, [pc, #204]	; (8001270 <HAL_DMA_Abort_IT+0x1e8>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d040      	beq.n	8001228 <HAL_DMA_Abort_IT+0x1a0>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a32      	ldr	r2, [pc, #200]	; (8001274 <HAL_DMA_Abort_IT+0x1ec>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d038      	beq.n	8001222 <HAL_DMA_Abort_IT+0x19a>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a30      	ldr	r2, [pc, #192]	; (8001278 <HAL_DMA_Abort_IT+0x1f0>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d030      	beq.n	800121c <HAL_DMA_Abort_IT+0x194>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a2f      	ldr	r2, [pc, #188]	; (800127c <HAL_DMA_Abort_IT+0x1f4>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d028      	beq.n	8001216 <HAL_DMA_Abort_IT+0x18e>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a26      	ldr	r2, [pc, #152]	; (8001264 <HAL_DMA_Abort_IT+0x1dc>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d020      	beq.n	8001210 <HAL_DMA_Abort_IT+0x188>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a2b      	ldr	r2, [pc, #172]	; (8001280 <HAL_DMA_Abort_IT+0x1f8>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d019      	beq.n	800120c <HAL_DMA_Abort_IT+0x184>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a29      	ldr	r2, [pc, #164]	; (8001284 <HAL_DMA_Abort_IT+0x1fc>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d012      	beq.n	8001208 <HAL_DMA_Abort_IT+0x180>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a28      	ldr	r2, [pc, #160]	; (8001288 <HAL_DMA_Abort_IT+0x200>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d00a      	beq.n	8001202 <HAL_DMA_Abort_IT+0x17a>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a26      	ldr	r2, [pc, #152]	; (800128c <HAL_DMA_Abort_IT+0x204>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d102      	bne.n	80011fc <HAL_DMA_Abort_IT+0x174>
 80011f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011fa:	e01b      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 80011fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001200:	e018      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 8001202:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001206:	e015      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 8001208:	2310      	movs	r3, #16
 800120a:	e013      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 800120c:	2301      	movs	r3, #1
 800120e:	e011      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 8001210:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001214:	e00e      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 8001216:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800121a:	e00b      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 800121c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001220:	e008      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 8001222:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001226:	e005      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 8001228:	f44f 7380 	mov.w	r3, #256	; 0x100
 800122c:	e002      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 800122e:	2310      	movs	r3, #16
 8001230:	e000      	b.n	8001234 <HAL_DMA_Abort_IT+0x1ac>
 8001232:	2301      	movs	r3, #1
 8001234:	4a17      	ldr	r2, [pc, #92]	; (8001294 <HAL_DMA_Abort_IT+0x20c>)
 8001236:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2201      	movs	r2, #1
 800123c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2200      	movs	r2, #0
 8001244:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	4798      	blx	r3
    } 
  }
  return status;
 8001258:	7bfb      	ldrb	r3, [r7, #15]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40020080 	.word	0x40020080
 8001268:	40020008 	.word	0x40020008
 800126c:	4002001c 	.word	0x4002001c
 8001270:	40020030 	.word	0x40020030
 8001274:	40020044 	.word	0x40020044
 8001278:	40020058 	.word	0x40020058
 800127c:	4002006c 	.word	0x4002006c
 8001280:	40020408 	.word	0x40020408
 8001284:	4002041c 	.word	0x4002041c
 8001288:	40020430 	.word	0x40020430
 800128c:	40020444 	.word	0x40020444
 8001290:	40020400 	.word	0x40020400
 8001294:	40020000 	.word	0x40020000

08001298 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001298:	b480      	push	{r7}
 800129a:	b08b      	sub	sp, #44	; 0x2c
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80012b2:	2300      	movs	r3, #0
 80012b4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80012b6:	2300      	movs	r3, #0
 80012b8:	627b      	str	r3, [r7, #36]	; 0x24
 80012ba:	e133      	b.n	8001524 <HAL_GPIO_Init+0x28c>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80012bc:	2201      	movs	r2, #1
 80012be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c0:	fa02 f303 	lsl.w	r3, r2, r3
 80012c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	69fa      	ldr	r2, [r7, #28]
 80012cc:	4013      	ands	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	f040 8122 	bne.w	800151e <HAL_GPIO_Init+0x286>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	2b12      	cmp	r3, #18
 80012e0:	d034      	beq.n	800134c <HAL_GPIO_Init+0xb4>
 80012e2:	2b12      	cmp	r3, #18
 80012e4:	d80d      	bhi.n	8001302 <HAL_GPIO_Init+0x6a>
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d02b      	beq.n	8001342 <HAL_GPIO_Init+0xaa>
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d804      	bhi.n	80012f8 <HAL_GPIO_Init+0x60>
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d031      	beq.n	8001356 <HAL_GPIO_Init+0xbe>
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d01c      	beq.n	8001330 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012f6:	e048      	b.n	800138a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	d043      	beq.n	8001384 <HAL_GPIO_Init+0xec>
 80012fc:	2b11      	cmp	r3, #17
 80012fe:	d01b      	beq.n	8001338 <HAL_GPIO_Init+0xa0>
          break;
 8001300:	e043      	b.n	800138a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001302:	4a8d      	ldr	r2, [pc, #564]	; (8001538 <HAL_GPIO_Init+0x2a0>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d026      	beq.n	8001356 <HAL_GPIO_Init+0xbe>
 8001308:	4a8b      	ldr	r2, [pc, #556]	; (8001538 <HAL_GPIO_Init+0x2a0>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d806      	bhi.n	800131c <HAL_GPIO_Init+0x84>
 800130e:	4a8b      	ldr	r2, [pc, #556]	; (800153c <HAL_GPIO_Init+0x2a4>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d020      	beq.n	8001356 <HAL_GPIO_Init+0xbe>
 8001314:	4a8a      	ldr	r2, [pc, #552]	; (8001540 <HAL_GPIO_Init+0x2a8>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d01d      	beq.n	8001356 <HAL_GPIO_Init+0xbe>
          break;
 800131a:	e036      	b.n	800138a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800131c:	4a89      	ldr	r2, [pc, #548]	; (8001544 <HAL_GPIO_Init+0x2ac>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d019      	beq.n	8001356 <HAL_GPIO_Init+0xbe>
 8001322:	4a89      	ldr	r2, [pc, #548]	; (8001548 <HAL_GPIO_Init+0x2b0>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d016      	beq.n	8001356 <HAL_GPIO_Init+0xbe>
 8001328:	4a88      	ldr	r2, [pc, #544]	; (800154c <HAL_GPIO_Init+0x2b4>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d013      	beq.n	8001356 <HAL_GPIO_Init+0xbe>
          break;
 800132e:	e02c      	b.n	800138a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	623b      	str	r3, [r7, #32]
          break;
 8001336:	e028      	b.n	800138a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	3304      	adds	r3, #4
 800133e:	623b      	str	r3, [r7, #32]
          break;
 8001340:	e023      	b.n	800138a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	68db      	ldr	r3, [r3, #12]
 8001346:	3308      	adds	r3, #8
 8001348:	623b      	str	r3, [r7, #32]
          break;
 800134a:	e01e      	b.n	800138a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	330c      	adds	r3, #12
 8001352:	623b      	str	r3, [r7, #32]
          break;
 8001354:	e019      	b.n	800138a <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d102      	bne.n	8001364 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800135e:	2304      	movs	r3, #4
 8001360:	623b      	str	r3, [r7, #32]
          break;
 8001362:	e012      	b.n	800138a <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d105      	bne.n	8001378 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800136c:	2308      	movs	r3, #8
 800136e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	69fa      	ldr	r2, [r7, #28]
 8001374:	611a      	str	r2, [r3, #16]
          break;
 8001376:	e008      	b.n	800138a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001378:	2308      	movs	r3, #8
 800137a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	69fa      	ldr	r2, [r7, #28]
 8001380:	615a      	str	r2, [r3, #20]
          break;
 8001382:	e002      	b.n	800138a <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001384:	2300      	movs	r3, #0
 8001386:	623b      	str	r3, [r7, #32]
          break;
 8001388:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	2bff      	cmp	r3, #255	; 0xff
 800138e:	d801      	bhi.n	8001394 <HAL_GPIO_Init+0xfc>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	e001      	b.n	8001398 <HAL_GPIO_Init+0x100>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3304      	adds	r3, #4
 8001398:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	2bff      	cmp	r3, #255	; 0xff
 800139e:	d802      	bhi.n	80013a6 <HAL_GPIO_Init+0x10e>
 80013a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	e002      	b.n	80013ac <HAL_GPIO_Init+0x114>
 80013a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a8:	3b08      	subs	r3, #8
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	210f      	movs	r1, #15
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	fa01 f303 	lsl.w	r3, r1, r3
 80013ba:	43db      	mvns	r3, r3
 80013bc:	401a      	ands	r2, r3
 80013be:	6a39      	ldr	r1, [r7, #32]
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	fa01 f303 	lsl.w	r3, r1, r3
 80013c6:	431a      	orrs	r2, r3
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	f000 80a2 	beq.w	800151e <HAL_GPIO_Init+0x286>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013da:	4b5d      	ldr	r3, [pc, #372]	; (8001550 <HAL_GPIO_Init+0x2b8>)
 80013dc:	699b      	ldr	r3, [r3, #24]
 80013de:	4a5c      	ldr	r2, [pc, #368]	; (8001550 <HAL_GPIO_Init+0x2b8>)
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	6193      	str	r3, [r2, #24]
 80013e6:	4b5a      	ldr	r3, [pc, #360]	; (8001550 <HAL_GPIO_Init+0x2b8>)
 80013e8:	699b      	ldr	r3, [r3, #24]
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80013f2:	4a58      	ldr	r2, [pc, #352]	; (8001554 <HAL_GPIO_Init+0x2bc>)
 80013f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f6:	089b      	lsrs	r3, r3, #2
 80013f8:	3302      	adds	r3, #2
 80013fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013fe:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	f003 0303 	and.w	r3, r3, #3
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	220f      	movs	r2, #15
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	43db      	mvns	r3, r3
 8001410:	697a      	ldr	r2, [r7, #20]
 8001412:	4013      	ands	r3, r2
 8001414:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a4f      	ldr	r2, [pc, #316]	; (8001558 <HAL_GPIO_Init+0x2c0>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d01f      	beq.n	800145e <HAL_GPIO_Init+0x1c6>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a4e      	ldr	r2, [pc, #312]	; (800155c <HAL_GPIO_Init+0x2c4>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d019      	beq.n	800145a <HAL_GPIO_Init+0x1c2>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a4d      	ldr	r2, [pc, #308]	; (8001560 <HAL_GPIO_Init+0x2c8>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d013      	beq.n	8001456 <HAL_GPIO_Init+0x1be>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a4c      	ldr	r2, [pc, #304]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d00d      	beq.n	8001452 <HAL_GPIO_Init+0x1ba>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a4b      	ldr	r2, [pc, #300]	; (8001568 <HAL_GPIO_Init+0x2d0>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d007      	beq.n	800144e <HAL_GPIO_Init+0x1b6>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a4a      	ldr	r2, [pc, #296]	; (800156c <HAL_GPIO_Init+0x2d4>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d101      	bne.n	800144a <HAL_GPIO_Init+0x1b2>
 8001446:	2305      	movs	r3, #5
 8001448:	e00a      	b.n	8001460 <HAL_GPIO_Init+0x1c8>
 800144a:	2306      	movs	r3, #6
 800144c:	e008      	b.n	8001460 <HAL_GPIO_Init+0x1c8>
 800144e:	2304      	movs	r3, #4
 8001450:	e006      	b.n	8001460 <HAL_GPIO_Init+0x1c8>
 8001452:	2303      	movs	r3, #3
 8001454:	e004      	b.n	8001460 <HAL_GPIO_Init+0x1c8>
 8001456:	2302      	movs	r3, #2
 8001458:	e002      	b.n	8001460 <HAL_GPIO_Init+0x1c8>
 800145a:	2301      	movs	r3, #1
 800145c:	e000      	b.n	8001460 <HAL_GPIO_Init+0x1c8>
 800145e:	2300      	movs	r3, #0
 8001460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001462:	f002 0203 	and.w	r2, r2, #3
 8001466:	0092      	lsls	r2, r2, #2
 8001468:	4093      	lsls	r3, r2
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	4313      	orrs	r3, r2
 800146e:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8001470:	4938      	ldr	r1, [pc, #224]	; (8001554 <HAL_GPIO_Init+0x2bc>)
 8001472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001474:	089b      	lsrs	r3, r3, #2
 8001476:	3302      	adds	r3, #2
 8001478:	697a      	ldr	r2, [r7, #20]
 800147a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d006      	beq.n	8001498 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800148a:	4b39      	ldr	r3, [pc, #228]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	4938      	ldr	r1, [pc, #224]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	4313      	orrs	r3, r2
 8001494:	600b      	str	r3, [r1, #0]
 8001496:	e006      	b.n	80014a6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001498:	4b35      	ldr	r3, [pc, #212]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	43db      	mvns	r3, r3
 80014a0:	4933      	ldr	r1, [pc, #204]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 80014a2:	4013      	ands	r3, r2
 80014a4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d006      	beq.n	80014c0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014b2:	4b2f      	ldr	r3, [pc, #188]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 80014b4:	685a      	ldr	r2, [r3, #4]
 80014b6:	492e      	ldr	r1, [pc, #184]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	604b      	str	r3, [r1, #4]
 80014be:	e006      	b.n	80014ce <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80014c0:	4b2b      	ldr	r3, [pc, #172]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 80014c2:	685a      	ldr	r2, [r3, #4]
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	43db      	mvns	r3, r3
 80014c8:	4929      	ldr	r1, [pc, #164]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 80014ca:	4013      	ands	r3, r2
 80014cc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d006      	beq.n	80014e8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014da:	4b25      	ldr	r3, [pc, #148]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	4924      	ldr	r1, [pc, #144]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	608b      	str	r3, [r1, #8]
 80014e6:	e006      	b.n	80014f6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014e8:	4b21      	ldr	r3, [pc, #132]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	43db      	mvns	r3, r3
 80014f0:	491f      	ldr	r1, [pc, #124]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 80014f2:	4013      	ands	r3, r2
 80014f4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d006      	beq.n	8001510 <HAL_GPIO_Init+0x278>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001502:	4b1b      	ldr	r3, [pc, #108]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 8001504:	68da      	ldr	r2, [r3, #12]
 8001506:	491a      	ldr	r1, [pc, #104]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	4313      	orrs	r3, r2
 800150c:	60cb      	str	r3, [r1, #12]
 800150e:	e006      	b.n	800151e <HAL_GPIO_Init+0x286>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001510:	4b17      	ldr	r3, [pc, #92]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 8001512:	68da      	ldr	r2, [r3, #12]
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	43db      	mvns	r3, r3
 8001518:	4915      	ldr	r1, [pc, #84]	; (8001570 <HAL_GPIO_Init+0x2d8>)
 800151a:	4013      	ands	r3, r2
 800151c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800151e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001520:	3301      	adds	r3, #1
 8001522:	627b      	str	r3, [r7, #36]	; 0x24
 8001524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001526:	2b0f      	cmp	r3, #15
 8001528:	f67f aec8 	bls.w	80012bc <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800152c:	bf00      	nop
 800152e:	372c      	adds	r7, #44	; 0x2c
 8001530:	46bd      	mov	sp, r7
 8001532:	bc80      	pop	{r7}
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	10210000 	.word	0x10210000
 800153c:	10110000 	.word	0x10110000
 8001540:	10120000 	.word	0x10120000
 8001544:	10310000 	.word	0x10310000
 8001548:	10320000 	.word	0x10320000
 800154c:	10220000 	.word	0x10220000
 8001550:	40021000 	.word	0x40021000
 8001554:	40010000 	.word	0x40010000
 8001558:	40010800 	.word	0x40010800
 800155c:	40010c00 	.word	0x40010c00
 8001560:	40011000 	.word	0x40011000
 8001564:	40011400 	.word	0x40011400
 8001568:	40011800 	.word	0x40011800
 800156c:	40011c00 	.word	0x40011c00
 8001570:	40010400 	.word	0x40010400

08001574 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	460b      	mov	r3, r1
 800157e:	807b      	strh	r3, [r7, #2]
 8001580:	4613      	mov	r3, r2
 8001582:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001584:	787b      	ldrb	r3, [r7, #1]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800158a:	887a      	ldrh	r2, [r7, #2]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001590:	e003      	b.n	800159a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001592:	887b      	ldrh	r3, [r7, #2]
 8001594:	041a      	lsls	r2, r3, #16
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	611a      	str	r2, [r3, #16]
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr

080015a4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	460b      	mov	r3, r1
 80015ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	68da      	ldr	r2, [r3, #12]
 80015b4:	887b      	ldrh	r3, [r7, #2]
 80015b6:	405a      	eors	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	60da      	str	r2, [r3, #12]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr

080015c6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80015c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015c8:	b08b      	sub	sp, #44	; 0x2c
 80015ca:	af06      	add	r7, sp, #24
 80015cc:	6078      	str	r0, [r7, #4]
  uint32_t index = 0U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d101      	bne.n	80015dc <HAL_PCD_Init+0x16>
  {
    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e0ca      	b.n	8001772 <HAL_PCD_Init+0x1ac>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f893 3429 	ldrb.w	r3, [r3, #1065]	; 0x429
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d106      	bne.n	80015f6 <HAL_PCD_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f004 ffeb 	bl	80065cc <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2203      	movs	r2, #3
 80015fa:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f002 fb34 	bl	8003c70 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	603b      	str	r3, [r7, #0]
 800160e:	687e      	ldr	r6, [r7, #4]
 8001610:	466d      	mov	r5, sp
 8001612:	f106 0410 	add.w	r4, r6, #16
 8001616:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001618:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800161a:	6823      	ldr	r3, [r4, #0]
 800161c:	602b      	str	r3, [r5, #0]
 800161e:	1d33      	adds	r3, r6, #4
 8001620:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001622:	6838      	ldr	r0, [r7, #0]
 8001624:	f002 fafa 	bl	8003c1c <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2100      	movs	r1, #0
 800162e:	4618      	mov	r0, r3
 8001630:	f002 fb3a 	bl	8003ca8 <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0U; index < 15U ; index++)
 8001634:	2300      	movs	r3, #0
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	e037      	b.n	80016aa <HAL_PCD_Init+0xe4>
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1U;
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	015b      	lsls	r3, r3, #5
 8001640:	4413      	add	r3, r2
 8001642:	3329      	adds	r3, #41	; 0x29
 8001644:	2201      	movs	r2, #1
 8001646:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].num = index;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	b2d9      	uxtb	r1, r3
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	015b      	lsls	r3, r3, #5
 8001652:	4413      	add	r3, r2
 8001654:	3328      	adds	r3, #40	; 0x28
 8001656:	460a      	mov	r2, r1
 8001658:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	b299      	uxth	r1, r3
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	015b      	lsls	r3, r3, #5
 8001664:	4413      	add	r3, r2
 8001666:	3334      	adds	r3, #52	; 0x34
 8001668:	460a      	mov	r2, r1
 800166a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	015b      	lsls	r3, r3, #5
 8001672:	4413      	add	r3, r2
 8001674:	332b      	adds	r3, #43	; 0x2b
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].maxpacket =  0U;
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	015b      	lsls	r3, r3, #5
 8001680:	4413      	add	r3, r2
 8001682:	3338      	adds	r3, #56	; 0x38
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_buff = 0U;
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	015b      	lsls	r3, r3, #5
 800168e:	4413      	add	r3, r2
 8001690:	333c      	adds	r3, #60	; 0x3c
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_len = 0U;
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	3302      	adds	r3, #2
 800169c:	015b      	lsls	r3, r3, #5
 800169e:	4413      	add	r3, r2
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < 15U ; index++)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	3301      	adds	r3, #1
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	2b0e      	cmp	r3, #14
 80016ae:	d9c4      	bls.n	800163a <HAL_PCD_Init+0x74>
  }
 
  for (index = 0U; index < 15U ; index++)
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	e03c      	b.n	8001730 <HAL_PCD_Init+0x16a>
  {
    hpcd->OUT_ep[index].is_in = 0U;
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	015b      	lsls	r3, r3, #5
 80016bc:	4413      	add	r3, r2
 80016be:	f203 2329 	addw	r3, r3, #553	; 0x229
 80016c2:	2200      	movs	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].num = index;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	b2d9      	uxtb	r1, r3
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	015b      	lsls	r3, r3, #5
 80016d0:	4413      	add	r3, r2
 80016d2:	f503 730a 	add.w	r3, r3, #552	; 0x228
 80016d6:	460a      	mov	r2, r1
 80016d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	b299      	uxth	r1, r3
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	015b      	lsls	r3, r3, #5
 80016e4:	4413      	add	r3, r2
 80016e6:	3334      	adds	r3, #52	; 0x34
 80016e8:	460a      	mov	r2, r1
 80016ea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	015b      	lsls	r3, r3, #5
 80016f2:	4413      	add	r3, r2
 80016f4:	f203 232b 	addw	r3, r3, #555	; 0x22b
 80016f8:	2200      	movs	r2, #0
 80016fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].maxpacket = 0U;
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	015b      	lsls	r3, r3, #5
 8001702:	4413      	add	r3, r2
 8001704:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_buff = 0U;
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	015b      	lsls	r3, r3, #5
 8001712:	4413      	add	r3, r2
 8001714:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_len = 0U;
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	3312      	adds	r3, #18
 8001722:	015b      	lsls	r3, r3, #5
 8001724:	4413      	add	r3, r2
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < 15U ; index++)
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	3301      	adds	r3, #1
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2b0e      	cmp	r3, #14
 8001734:	d9bf      	bls.n	80016b6 <HAL_PCD_Init+0xf0>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	603b      	str	r3, [r7, #0]
 800173c:	687e      	ldr	r6, [r7, #4]
 800173e:	466d      	mov	r5, sp
 8001740:	f106 0410 	add.w	r4, r6, #16
 8001744:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001746:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001748:	6823      	ldr	r3, [r4, #0]
 800174a:	602b      	str	r3, [r5, #0]
 800174c:	1d33      	adds	r3, r6, #4
 800174e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001750:	6838      	ldr	r0, [r7, #0]
 8001752:	f002 fab5 	bl	8003cc0 <USB_DevInit>
  
  hpcd->USB_Address = 0U;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2201      	movs	r2, #1
 8001762:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
  
  USB_DevDisconnect (hpcd->Instance);  
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f003 fa9f 	bl	8004cae <USB_DevDisconnect>
  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3714      	adds	r7, #20
 8001776:	46bd      	mov	sp, r7
 8001778:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800177a <HAL_PCD_Start>:
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8001788:	2b01      	cmp	r3, #1
 800178a:	d101      	bne.n	8001790 <HAL_PCD_Start+0x16>
 800178c:	2302      	movs	r3, #2
 800178e:	e016      	b.n	80017be <HAL_PCD_Start+0x44>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2201      	movs	r2, #1
 8001794:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8001798:	2101      	movs	r1, #1
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f005 f97d 	bl	8006a9a <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f003 fa78 	bl	8004c9a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f002 fa44 	bl	8003c3c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{ 
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f003 fa75 	bl	8004cc2 <USB_ReadInterrupts>
 80017d8:	4603      	mov	r3, r0
 80017da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017e2:	d102      	bne.n	80017ea <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f000 fad9 	bl	8001d9c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f003 fa67 	bl	8004cc2 <USB_ReadInterrupts>
 80017f4:	4603      	mov	r3, r0
 80017f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017fe:	d112      	bne.n	8001826 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001808:	b29a      	uxth	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001812:	b292      	uxth	r2, r2
 8001814:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f004 ff4c 	bl	80066b6 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0U);
 800181e:	2100      	movs	r1, #0
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f000 f8d2 	bl	80019ca <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f003 fa49 	bl	8004cc2 <USB_ReadInterrupts>
 8001830:	4603      	mov	r3, r0
 8001832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001836:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800183a:	d10b      	bne.n	8001854 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001844:	b29a      	uxth	r2, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800184e:	b292      	uxth	r2, r2
 8001850:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f003 fa32 	bl	8004cc2 <USB_ReadInterrupts>
 800185e:	4603      	mov	r3, r0
 8001860:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001864:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001868:	d10b      	bne.n	8001882 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001872:	b29a      	uxth	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800187c:	b292      	uxth	r2, r2
 800187e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f003 fa1b 	bl	8004cc2 <USB_ReadInterrupts>
 800188c:	4603      	mov	r3, r0
 800188e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001896:	d126      	bne.n	80018e6 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f022 0204 	bic.w	r2, r2, #4
 80018aa:	b292      	uxth	r2, r2
 80018ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_FSUSP);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 0208 	bic.w	r2, r2, #8
 80018c2:	b292      	uxth	r2, r2
 80018c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f004 ff2d 	bl	8006728 <HAL_PCD_ResumeCallback>

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018e0:	b292      	uxth	r2, r2
 80018e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f003 f9e9 	bl	8004cc2 <USB_ReadInterrupts>
 80018f0:	4603      	mov	r3, r0
 80018f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018fa:	d131      	bne.n	8001960 <HAL_PCD_IRQHandler+0x19a>
  { 
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001904:	b29a      	uxth	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f042 0208 	orr.w	r2, r2, #8
 800190e:	b292      	uxth	r2, r2
 8001910:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800191c:	b29a      	uxth	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001926:	b292      	uxth	r2, r2
 8001928:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001934:	b29a      	uxth	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f042 0204 	orr.w	r2, r2, #4
 800193e:	b292      	uxth	r2, r2
 8001940:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0U)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f003 f9ba 	bl	8004cc2 <USB_ReadInterrupts>
 800194e:	4603      	mov	r3, r0
 8001950:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001954:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001958:	d002      	beq.n	8001960 <HAL_PCD_IRQHandler+0x19a>
    {
      HAL_PCD_SuspendCallback(hpcd);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f004 feca 	bl	80066f4 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4618      	mov	r0, r3
 8001966:	f003 f9ac 	bl	8004cc2 <USB_ReadInterrupts>
 800196a:	4603      	mov	r3, r0
 800196c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001970:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001974:	d10e      	bne.n	8001994 <HAL_PCD_IRQHandler+0x1ce>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800197e:	b29a      	uxth	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001988:	b292      	uxth	r2, r2
 800198a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f004 fe83 	bl	800669a <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f003 f992 	bl	8004cc2 <USB_ReadInterrupts>
 800199e:	4603      	mov	r3, r0
 80019a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019a8:	d10b      	bne.n	80019c2 <HAL_PCD_IRQHandler+0x1fc>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019bc:	b292      	uxth	r2, r2
 80019be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
 80019d2:	460b      	mov	r3, r1
 80019d4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d101      	bne.n	80019e4 <HAL_PCD_SetAddress+0x1a>
 80019e0:	2302      	movs	r3, #2
 80019e2:	e013      	b.n	8001a0c <HAL_PCD_SetAddress+0x42>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  hpcd->USB_Address = address;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	78fa      	ldrb	r2, [r7, #3]
 80019f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	78fa      	ldrb	r2, [r7, #3]
 80019fa:	4611      	mov	r1, r2
 80019fc:	4618      	mov	r0, r3
 80019fe:	f003 f939 	bl	8004c74 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	4608      	mov	r0, r1
 8001a1e:	4611      	mov	r1, r2
 8001a20:	461a      	mov	r2, r3
 8001a22:	4603      	mov	r3, r0
 8001a24:	70fb      	strb	r3, [r7, #3]
 8001a26:	460b      	mov	r3, r1
 8001a28:	803b      	strh	r3, [r7, #0]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80U) == 0x80U)
 8001a36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	da08      	bge.n	8001a50 <HAL_PCD_EP_Open+0x3c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001a3e:	78fb      	ldrb	r3, [r7, #3]
 8001a40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a44:	015b      	lsls	r3, r3, #5
 8001a46:	3328      	adds	r3, #40	; 0x28
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	e008      	b.n	8001a62 <HAL_PCD_EP_Open+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8001a50:	78fb      	ldrb	r3, [r7, #3]
 8001a52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a56:	015b      	lsls	r3, r3, #5
 8001a58:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	4413      	add	r3, r2
 8001a60:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 8001a62:	78fb      	ldrb	r3, [r7, #3]
 8001a64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8001a6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	09db      	lsrs	r3, r3, #7
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	461a      	mov	r2, r3
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8001a7e:	883a      	ldrh	r2, [r7, #0]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	78ba      	ldrb	r2, [r7, #2]
 8001a88:	70da      	strb	r2, [r3, #3]
    
  __HAL_LOCK(hpcd);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d101      	bne.n	8001a98 <HAL_PCD_EP_Open+0x84>
 8001a94:	2302      	movs	r3, #2
 8001a96:	e00e      	b.n	8001ab6 <HAL_PCD_EP_Open+0xa2>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68f9      	ldr	r1, [r7, #12]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f002 f92e 	bl	8003d08 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return ret;
 8001ab4:	7afb      	ldrb	r3, [r7, #11]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <HAL_PCD_EP_Close>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b084      	sub	sp, #16
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80U) == 0x80U)
 8001ace:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	da08      	bge.n	8001ae8 <HAL_PCD_EP_Close+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001ad6:	78fb      	ldrb	r3, [r7, #3]
 8001ad8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001adc:	015b      	lsls	r3, r3, #5
 8001ade:	3328      	adds	r3, #40	; 0x28
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	e008      	b.n	8001afa <HAL_PCD_EP_Close+0x3c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8001ae8:	78fb      	ldrb	r3, [r7, #3]
 8001aea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001aee:	015b      	lsls	r3, r3, #5
 8001af0:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	4413      	add	r3, r2
 8001af8:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 8001afa:	78fb      	ldrb	r3, [r7, #3]
 8001afc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8001b06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	09db      	lsrs	r3, r3, #7
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	461a      	mov	r2, r3
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d101      	bne.n	8001b24 <HAL_PCD_EP_Close+0x66>
 8001b20:	2302      	movs	r3, #2
 8001b22:	e00e      	b.n	8001b42 <HAL_PCD_EP_Close+0x84>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68f9      	ldr	r1, [r7, #12]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f002 fbaa 	bl	800428c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return HAL_OK;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	607a      	str	r2, [r7, #4]
 8001b54:	603b      	str	r3, [r7, #0]
 8001b56:	460b      	mov	r3, r1
 8001b58:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8001b5e:	7afb      	ldrb	r3, [r7, #11]
 8001b60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b64:	015b      	lsls	r3, r3, #5
 8001b66:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	2200      	movs	r2, #0
 8001b86:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 8001b88:	7afb      	ldrb	r3, [r7, #11]
 8001b8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & 0x7FU) == 0U)
 8001b94:	7afb      	ldrb	r3, [r7, #11]
 8001b96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d106      	bne.n	8001bac <HAL_PCD_EP_Receive+0x62>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6979      	ldr	r1, [r7, #20]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f002 fcf9 	bl	800459c <USB_EPStartXfer>
 8001baa:	e005      	b.n	8001bb8 <HAL_PCD_EP_Receive+0x6e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6979      	ldr	r1, [r7, #20]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f002 fcf2 	bl	800459c <USB_EPStartXfer>
  }

  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3718      	adds	r7, #24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	b083      	sub	sp, #12
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
 8001bca:	460b      	mov	r3, r1
 8001bcc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 8001bce:	78fb      	ldrb	r3, [r7, #3]
 8001bd0:	f003 030f 	and.w	r3, r3, #15
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	3312      	adds	r3, #18
 8001bd8:	015b      	lsls	r3, r3, #5
 8001bda:	4413      	add	r3, r2
 8001bdc:	3304      	adds	r3, #4
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	b29b      	uxth	r3, r3
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr

08001bec <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	607a      	str	r2, [r7, #4]
 8001bf6:	603b      	str	r3, [r7, #0]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001c00:	7afb      	ldrb	r3, [r7, #11]
 8001c02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c06:	015b      	lsls	r3, r3, #5
 8001c08:	3328      	adds	r3, #40	; 0x28
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	2201      	movs	r2, #1
 8001c26:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 8001c28:	7afb      	ldrb	r3, [r7, #11]
 8001c2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c2e:	b2da      	uxtb	r2, r3
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & 0x7FU) == 0U)
 8001c34:	7afb      	ldrb	r3, [r7, #11]
 8001c36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d106      	bne.n	8001c4c <HAL_PCD_EP_Transmit+0x60>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	6979      	ldr	r1, [r7, #20]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f002 fca9 	bl	800459c <USB_EPStartXfer>
 8001c4a:	e005      	b.n	8001c58 <HAL_PCD_EP_Transmit+0x6c>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6979      	ldr	r1, [r7, #20]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f002 fca2 	bl	800459c <USB_EPStartXfer>
  }

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b084      	sub	sp, #16
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
  
  if ((0x80U & ep_addr) == 0x80U)
 8001c72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	da08      	bge.n	8001c8c <HAL_PCD_EP_SetStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001c7a:	78fb      	ldrb	r3, [r7, #3]
 8001c7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c80:	015b      	lsls	r3, r3, #5
 8001c82:	3328      	adds	r3, #40	; 0x28
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	4413      	add	r3, r2
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	e006      	b.n	8001c9a <HAL_PCD_EP_SetStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001c8c:	78fb      	ldrb	r3, [r7, #3]
 8001c8e:	015b      	lsls	r3, r3, #5
 8001c90:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001c94:	687a      	ldr	r2, [r7, #4]
 8001c96:	4413      	add	r3, r2
 8001c98:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8001ca0:	78fb      	ldrb	r3, [r7, #3]
 8001ca2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001cac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	09db      	lsrs	r3, r3, #7
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d101      	bne.n	8001cca <HAL_PCD_EP_SetStall+0x68>
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	e01c      	b.n	8001d04 <HAL_PCD_EP_SetStall+0xa2>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_EPSetStall(hpcd->Instance , ep);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68f9      	ldr	r1, [r7, #12]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f002 fee1 	bl	8004aa0 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 8001cde:	78fb      	ldrb	r3, [r7, #3]
 8001ce0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d108      	bne.n	8001cfa <HAL_PCD_EP_SetStall+0x98>
  {
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f203 432c 	addw	r3, r3, #1068	; 0x42c
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4610      	mov	r0, r2
 8001cf6:	f002 fff5 	bl	8004ce4 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  
  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	460b      	mov	r3, r1
 8001d16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60fb      	str	r3, [r7, #12]
  
  if ((0x80U & ep_addr) == 0x80U)
 8001d1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	da08      	bge.n	8001d36 <HAL_PCD_EP_ClrStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001d24:	78fb      	ldrb	r3, [r7, #3]
 8001d26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d2a:	015b      	lsls	r3, r3, #5
 8001d2c:	3328      	adds	r3, #40	; 0x28
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	e006      	b.n	8001d44 <HAL_PCD_EP_ClrStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001d36:	78fb      	ldrb	r3, [r7, #3]
 8001d38:	015b      	lsls	r3, r3, #5
 8001d3a:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2200      	movs	r2, #0
 8001d48:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8001d4a:	78fb      	ldrb	r3, [r7, #3]
 8001d4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001d56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	09db      	lsrs	r3, r3, #7
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	461a      	mov	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d101      	bne.n	8001d74 <HAL_PCD_EP_ClrStall+0x68>
 8001d70:	2302      	movs	r3, #2
 8001d72:	e00e      	b.n	8001d92 <HAL_PCD_EP_ClrStall+0x86>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_EPClearStall(hpcd->Instance , ep);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68f9      	ldr	r1, [r7, #12]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f002 feec 	bl	8004b60 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  
  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
	...

08001d9c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001d9c:	b590      	push	{r4, r7, lr}
 8001d9e:	b089      	sub	sp, #36	; 0x24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep = NULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
  uint16_t count = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	837b      	strh	r3, [r7, #26]
  uint8_t epindex = 0;
 8001dac:	2300      	movs	r3, #0
 8001dae:	767b      	strb	r3, [r7, #25]
  __IO uint16_t wIstr = 0;  
 8001db0:	2300      	movs	r3, #0
 8001db2:	81fb      	strh	r3, [r7, #14]
  __IO uint16_t wEPVal = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	81bb      	strh	r3, [r7, #12]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8001db8:	e308      	b.n	80023cc <PCD_EP_ISR_Handler+0x630>
  {
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001dba:	89fb      	ldrh	r3, [r7, #14]
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	f003 030f 	and.w	r3, r3, #15
 8001dc4:	767b      	strb	r3, [r7, #25]
    
    if (epindex == 0)
 8001dc6:	7e7b      	ldrb	r3, [r7, #25]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f040 812a 	bne.w	8002022 <PCD_EP_ISR_Handler+0x286>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 8001dce:	89fb      	ldrh	r3, [r7, #14]
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	f003 0310 	and.w	r3, r3, #16
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d14d      	bne.n	8001e76 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6812      	ldr	r2, [r2, #0]
 8001de6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	3328      	adds	r3, #40	; 0x28
 8001df6:	61fb      	str	r3, [r7, #28]
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	461a      	mov	r2, r3
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	4413      	add	r3, r2
 8001e0c:	3302      	adds	r3, #2
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	6812      	ldr	r2, [r2, #0]
 8001e14:	4413      	add	r3, r2
 8001e16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	695a      	ldr	r2, [r3, #20]
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	441a      	add	r2, r3
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	615a      	str	r2, [r3, #20]
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001e34:	2100      	movs	r1, #0
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f004 fc18 	bl	800666c <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 82c1 	beq.w	80023cc <PCD_EP_ISR_Handler+0x630>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f040 82bc 	bne.w	80023cc <PCD_EP_ISR_Handler+0x630>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	b292      	uxth	r2, r2
 8001e68:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001e74:	e2aa      	b.n	80023cc <PCD_EP_ISR_Handler+0x630>
      {
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0U];
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001e7c:	61fb      	str	r3, [r7, #28]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	81bb      	strh	r3, [r7, #12]
        
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001e88:	89bb      	ldrh	r3, [r7, #12]
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d031      	beq.n	8001ef8 <PCD_EP_ISR_Handler+0x15c>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	3306      	adds	r3, #6
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	6812      	ldr	r2, [r2, #0]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	61da      	str	r2, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6818      	ldr	r0, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f203 412c 	addw	r1, r3, #1068	; 0x42c
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	889a      	ldrh	r2, [r3, #4]
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	69db      	ldr	r3, [r3, #28]
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	f002 ff56 	bl	8004d86 <USB_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	881b      	ldrh	r3, [r3, #0]
 8001ee0:	b299      	uxth	r1, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001eea:	400b      	ands	r3, r1
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f004 fb91 	bl	8006618 <HAL_PCD_SetupStageCallback>
 8001ef6:	e269      	b.n	80023cc <PCD_EP_ISR_Handler+0x630>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001ef8:	89bb      	ldrh	r3, [r7, #12]
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	b21b      	sxth	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f280 8264 	bge.w	80023cc <PCD_EP_ISR_Handler+0x630>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	881b      	ldrh	r3, [r3, #0]
 8001f0a:	b299      	uxth	r1, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001f14:	400b      	ands	r3, r1
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	8013      	strh	r3, [r2, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	461a      	mov	r2, r3
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3306      	adds	r3, #6
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	6812      	ldr	r2, [r2, #0]
 8001f36:	4413      	add	r3, r2
 8001f38:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	61da      	str	r2, [r3, #28]
          
          if (ep->xfer_count != 0U)
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	69db      	ldr	r3, [r3, #28]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d011      	beq.n	8001f74 <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6818      	ldr	r0, [r3, #0]
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	6959      	ldr	r1, [r3, #20]
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	889a      	ldrh	r2, [r3, #4]
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	69db      	ldr	r3, [r3, #28]
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	f002 ff10 	bl	8004d86 <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	695a      	ldr	r2, [r3, #20]
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	441a      	add	r2, r3
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	615a      	str	r2, [r3, #20]
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001f74:	2100      	movs	r1, #0
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f004 fb60 	bl	800663c <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	3306      	adds	r3, #6
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	4413      	add	r3, r2
 8001f90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	2b3e      	cmp	r3, #62	; 0x3e
 8001f9c:	d918      	bls.n	8001fd0 <PCD_EP_ISR_Handler+0x234>
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	095b      	lsrs	r3, r3, #5
 8001fa4:	82fb      	strh	r3, [r7, #22]
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	f003 031f 	and.w	r3, r3, #31
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d102      	bne.n	8001fb8 <PCD_EP_ISR_Handler+0x21c>
 8001fb2:	8afb      	ldrh	r3, [r7, #22]
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	82fb      	strh	r3, [r7, #22]
 8001fb8:	8afb      	ldrh	r3, [r7, #22]
 8001fba:	029b      	lsls	r3, r3, #10
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001fc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	461a      	mov	r2, r3
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	e012      	b.n	8001ff6 <PCD_EP_ISR_Handler+0x25a>
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	085b      	lsrs	r3, r3, #1
 8001fd6:	82fb      	strh	r3, [r7, #22]
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d002      	beq.n	8001fea <PCD_EP_ISR_Handler+0x24e>
 8001fe4:	8afb      	ldrh	r3, [r7, #22]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	82fb      	strh	r3, [r7, #22]
 8001fea:	8afb      	ldrh	r3, [r7, #22]
 8001fec:	029b      	lsls	r3, r3, #10
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	601a      	str	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002006:	b29c      	uxth	r4, r3
 8002008:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800200c:	b29c      	uxth	r4, r3
 800200e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002012:	b29c      	uxth	r4, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b98      	ldr	r3, [pc, #608]	; (800227c <PCD_EP_ISR_Handler+0x4e0>)
 800201a:	4323      	orrs	r3, r4
 800201c:	b29b      	uxth	r3, r3
 800201e:	8013      	strh	r3, [r2, #0]
 8002020:	e1d4      	b.n	80023cc <PCD_EP_ISR_Handler+0x630>
    else
    {
      /* Decode and service non control endpoints interrupt  */
	  
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	461a      	mov	r2, r3
 8002028:	7e7b      	ldrb	r3, [r7, #25]
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	881b      	ldrh	r3, [r3, #0]
 8002030:	b29b      	uxth	r3, r3
 8002032:	81bb      	strh	r3, [r7, #12]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002034:	89bb      	ldrh	r3, [r7, #12]
 8002036:	b29b      	uxth	r3, r3
 8002038:	b21b      	sxth	r3, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	f280 80d0 	bge.w	80021e0 <PCD_EP_ISR_Handler+0x444>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	461a      	mov	r2, r3
 8002046:	7e7b      	ldrb	r3, [r7, #25]
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	881b      	ldrh	r3, [r3, #0]
 800204e:	b299      	uxth	r1, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	461a      	mov	r2, r3
 8002056:	7e7b      	ldrb	r3, [r7, #25]
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	441a      	add	r2, r3
 800205c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002060:	400b      	ands	r3, r1
 8002062:	b29b      	uxth	r3, r3
 8002064:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002066:	7e7b      	ldrb	r3, [r7, #25]
 8002068:	015b      	lsls	r3, r3, #5
 800206a:	f503 730a 	add.w	r3, r3, #552	; 0x228
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	4413      	add	r3, r2
 8002072:	61fb      	str	r3, [r7, #28]
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	7a9b      	ldrb	r3, [r3, #10]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d122      	bne.n	80020c2 <PCD_EP_ISR_Handler+0x326>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002084:	b29b      	uxth	r3, r3
 8002086:	461a      	mov	r2, r3
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	00db      	lsls	r3, r3, #3
 800208e:	4413      	add	r3, r2
 8002090:	3306      	adds	r3, #6
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	6812      	ldr	r2, [r2, #0]
 8002098:	4413      	add	r3, r2
 800209a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020a6:	837b      	strh	r3, [r7, #26]
          if (count != 0U)
 80020a8:	8b7b      	ldrh	r3, [r7, #26]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d073      	beq.n	8002196 <PCD_EP_ISR_Handler+0x3fa>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6818      	ldr	r0, [r3, #0]
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	6959      	ldr	r1, [r3, #20]
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	889a      	ldrh	r2, [r3, #4]
 80020ba:	8b7b      	ldrh	r3, [r7, #26]
 80020bc:	f002 fe63 	bl	8004d86 <USB_ReadPMA>
 80020c0:	e069      	b.n	8002196 <PCD_EP_ISR_Handler+0x3fa>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	461a      	mov	r2, r3
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	4413      	add	r3, r2
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d022      	beq.n	8002122 <PCD_EP_ISR_Handler+0x386>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	461a      	mov	r2, r3
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	4413      	add	r3, r2
 80020f0:	3302      	adds	r3, #2
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	6812      	ldr	r2, [r2, #0]
 80020f8:	4413      	add	r3, r2
 80020fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	b29b      	uxth	r3, r3
 8002102:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002106:	837b      	strh	r3, [r7, #26]
            if (count != 0U)
 8002108:	8b7b      	ldrh	r3, [r7, #26]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d02b      	beq.n	8002166 <PCD_EP_ISR_Handler+0x3ca>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	6959      	ldr	r1, [r3, #20]
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	88da      	ldrh	r2, [r3, #6]
 800211a:	8b7b      	ldrh	r3, [r7, #26]
 800211c:	f002 fe33 	bl	8004d86 <USB_ReadPMA>
 8002120:	e021      	b.n	8002166 <PCD_EP_ISR_Handler+0x3ca>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800212a:	b29b      	uxth	r3, r3
 800212c:	461a      	mov	r2, r3
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	4413      	add	r3, r2
 8002136:	3306      	adds	r3, #6
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6812      	ldr	r2, [r2, #0]
 800213e:	4413      	add	r3, r2
 8002140:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	b29b      	uxth	r3, r3
 8002148:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800214c:	837b      	strh	r3, [r7, #26]
            if (count != 0U)
 800214e:	8b7b      	ldrh	r3, [r7, #26]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d008      	beq.n	8002166 <PCD_EP_ISR_Handler+0x3ca>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6818      	ldr	r0, [r3, #0]
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	6959      	ldr	r1, [r3, #20]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	891a      	ldrh	r2, [r3, #8]
 8002160:	8b7b      	ldrh	r3, [r7, #26]
 8002162:	f002 fe10 	bl	8004d86 <USB_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	461a      	mov	r2, r3
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	b29a      	uxth	r2, r3
 8002178:	f640 730f 	movw	r3, #3855	; 0xf0f
 800217c:	4013      	ands	r3, r2
 800217e:	b299      	uxth	r1, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	461a      	mov	r2, r3
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	441a      	add	r2, r3
 800218e:	4b3c      	ldr	r3, [pc, #240]	; (8002280 <PCD_EP_ISR_Handler+0x4e4>)
 8002190:	430b      	orrs	r3, r1
 8002192:	b29b      	uxth	r3, r3
 8002194:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	69da      	ldr	r2, [r3, #28]
 800219a:	8b7b      	ldrh	r3, [r7, #26]
 800219c:	441a      	add	r2, r3
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=count;
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	695a      	ldr	r2, [r3, #20]
 80021a6:	8b7b      	ldrh	r3, [r7, #26]
 80021a8:	441a      	add	r2, r3
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	615a      	str	r2, [r3, #20]
       
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d004      	beq.n	80021c0 <PCD_EP_ISR_Handler+0x424>
 80021b6:	8b7a      	ldrh	r2, [r7, #26]
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d206      	bcs.n	80021ce <PCD_EP_ISR_Handler+0x432>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	4619      	mov	r1, r3
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f004 fa38 	bl	800663c <HAL_PCD_DataOutStageCallback>
 80021cc:	e008      	b.n	80021e0 <PCD_EP_ISR_Handler+0x444>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	7819      	ldrb	r1, [r3, #0]
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	695a      	ldr	r2, [r3, #20]
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff fcb5 	bl	8001b4a <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80021e0:	89bb      	ldrh	r3, [r7, #12]
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	f000 80ef 	beq.w	80023cc <PCD_EP_ISR_Handler+0x630>
      {
        ep = &hpcd->IN_ep[epindex];
 80021ee:	7e7b      	ldrb	r3, [r7, #25]
 80021f0:	015b      	lsls	r3, r3, #5
 80021f2:	3328      	adds	r3, #40	; 0x28
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	4413      	add	r3, r2
 80021f8:	61fb      	str	r3, [r7, #28]
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	461a      	mov	r2, r3
 8002200:	7e7b      	ldrb	r3, [r7, #25]
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	881b      	ldrh	r3, [r3, #0]
 8002208:	b29b      	uxth	r3, r3
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6812      	ldr	r2, [r2, #0]
 800220e:	4611      	mov	r1, r2
 8002210:	7e7a      	ldrb	r2, [r7, #25]
 8002212:	0092      	lsls	r2, r2, #2
 8002214:	440a      	add	r2, r1
 8002216:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800221a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800221e:	b29b      	uxth	r3, r3
 8002220:	8013      	strh	r3, [r2, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0U)
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	7a9b      	ldrb	r3, [r3, #10]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d12c      	bne.n	8002284 <PCD_EP_ISR_Handler+0x4e8>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002232:	b29b      	uxth	r3, r3
 8002234:	461a      	mov	r2, r3
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	4413      	add	r3, r2
 800223e:	3302      	adds	r3, #2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6812      	ldr	r2, [r2, #0]
 8002246:	4413      	add	r3, r2
 8002248:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	b29b      	uxth	r3, r3
 8002250:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	61da      	str	r2, [r3, #28]
          if (ep->xfer_count != 0U)
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	2b00      	cmp	r3, #0
 800225e:	f000 8083 	beq.w	8002368 <PCD_EP_ISR_Handler+0x5cc>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6818      	ldr	r0, [r3, #0]
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	6959      	ldr	r1, [r3, #20]
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	889a      	ldrh	r2, [r3, #4]
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	b29b      	uxth	r3, r3
 8002274:	f002 fd41 	bl	8004cfa <USB_WritePMA>
 8002278:	e076      	b.n	8002368 <PCD_EP_ISR_Handler+0x5cc>
 800227a:	bf00      	nop
 800227c:	ffff8080 	.word	0xffff8080
 8002280:	ffff80c0 	.word	0xffff80c0
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	461a      	mov	r2, r3
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	881b      	ldrh	r3, [r3, #0]
 8002294:	b29b      	uxth	r3, r3
 8002296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800229a:	2b00      	cmp	r3, #0
 800229c:	d026      	beq.n	80022ec <PCD_EP_ISR_Handler+0x550>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	461a      	mov	r2, r3
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	4413      	add	r3, r2
 80022b2:	3302      	adds	r3, #2
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	6812      	ldr	r2, [r2, #0]
 80022ba:	4413      	add	r3, r2
 80022bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0U)
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	69db      	ldr	r3, [r3, #28]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d031      	beq.n	8002338 <PCD_EP_ISR_Handler+0x59c>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6818      	ldr	r0, [r3, #0]
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	6959      	ldr	r1, [r3, #20]
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	88da      	ldrh	r2, [r3, #6]
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	69db      	ldr	r3, [r3, #28]
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	f002 fd08 	bl	8004cfa <USB_WritePMA>
 80022ea:	e025      	b.n	8002338 <PCD_EP_ISR_Handler+0x59c>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	461a      	mov	r2, r3
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	4413      	add	r3, r2
 8002300:	3306      	adds	r3, #6
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	6812      	ldr	r2, [r2, #0]
 8002308:	4413      	add	r3, r2
 800230a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	b29b      	uxth	r3, r3
 8002312:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0U)
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	69db      	ldr	r3, [r3, #28]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00a      	beq.n	8002338 <PCD_EP_ISR_Handler+0x59c>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6818      	ldr	r0, [r3, #0]
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	6959      	ldr	r1, [r3, #20]
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	891a      	ldrh	r2, [r3, #8]
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	b29b      	uxth	r3, r3
 8002334:	f002 fce1 	bl	8004cfa <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	461a      	mov	r2, r3
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	881b      	ldrh	r3, [r3, #0]
 8002348:	b29a      	uxth	r2, r3
 800234a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800234e:	4013      	ands	r3, r2
 8002350:	b299      	uxth	r1, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	461a      	mov	r2, r3
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	441a      	add	r2, r3
 8002360:	4b22      	ldr	r3, [pc, #136]	; (80023ec <PCD_EP_ISR_Handler+0x650>)
 8002362:	430b      	orrs	r3, r1
 8002364:	b29b      	uxth	r3, r3
 8002366:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002370:	b29b      	uxth	r3, r3
 8002372:	461a      	mov	r2, r3
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	4413      	add	r3, r2
 800237c:	3302      	adds	r3, #2
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	6812      	ldr	r2, [r2, #0]
 8002384:	4413      	add	r3, r2
 8002386:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	b29b      	uxth	r3, r3
 800238e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=ep->xfer_count;
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	695a      	ldr	r2, [r3, #20]
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	441a      	add	r2, r3
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	615a      	str	r2, [r3, #20]
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d106      	bne.n	80023ba <PCD_EP_ISR_Handler+0x61e>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	4619      	mov	r1, r3
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f004 f95a 	bl	800666c <HAL_PCD_DataInStageCallback>
 80023b8:	e008      	b.n	80023cc <PCD_EP_ISR_Handler+0x630>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	7819      	ldrb	r1, [r3, #0]
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	695a      	ldr	r2, [r3, #20]
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff fc10 	bl	8001bec <HAL_PCD_EP_Transmit>
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	461a      	mov	r2, r3
 80023d8:	81fa      	strh	r2, [r7, #14]
 80023da:	b21b      	sxth	r3, r3
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f6ff acec 	blt.w	8001dba <PCD_EP_ISR_Handler+0x1e>
        }
      } 
    }
  }
  return HAL_OK;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3724      	adds	r7, #36	; 0x24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd90      	pop	{r4, r7, pc}
 80023ec:	ffffc080 	.word	0xffffc080

080023f0 <HAL_PCDEx_PMAConfig>:
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)

{
 80023f0:	b480      	push	{r7}
 80023f2:	b087      	sub	sp, #28
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	607b      	str	r3, [r7, #4]
 80023fa:	460b      	mov	r3, r1
 80023fc:	817b      	strh	r3, [r7, #10]
 80023fe:	4613      	mov	r3, r2
 8002400:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep = NULL;
 8002402:	2300      	movs	r3, #0
 8002404:	617b      	str	r3, [r7, #20]
  
  /* initialize ep structure*/
  if ((ep_addr & 0x80U) == 0x80U)
 8002406:	897b      	ldrh	r3, [r7, #10]
 8002408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800240c:	2b00      	cmp	r3, #0
 800240e:	d008      	beq.n	8002422 <HAL_PCDEx_PMAConfig+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002410:	897b      	ldrh	r3, [r7, #10]
 8002412:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002416:	015b      	lsls	r3, r3, #5
 8002418:	3328      	adds	r3, #40	; 0x28
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	4413      	add	r3, r2
 800241e:	617b      	str	r3, [r7, #20]
 8002420:	e006      	b.n	8002430 <HAL_PCDEx_PMAConfig+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002422:	897b      	ldrh	r3, [r7, #10]
 8002424:	015b      	lsls	r3, r3, #5
 8002426:	f503 730a 	add.w	r3, r3, #552	; 0x228
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	4413      	add	r3, r2
 800242e:	617b      	str	r3, [r7, #20]
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002430:	893b      	ldrh	r3, [r7, #8]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d107      	bne.n	8002446 <HAL_PCDEx_PMAConfig+0x56>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0U;
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	2200      	movs	r2, #0
 800243a:	729a      	strb	r2, [r3, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	b29a      	uxth	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	809a      	strh	r2, [r3, #4]
 8002444:	e00b      	b.n	800245e <HAL_PCDEx_PMAConfig+0x6e>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1U;
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	2201      	movs	r2, #1
 800244a:	729a      	strb	r2, [r3, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0x0000FFFFU;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	b29a      	uxth	r2, r3
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	80da      	strh	r2, [r3, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	0c1b      	lsrs	r3, r3, #16
 8002458:	b29a      	uxth	r2, r3
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	811a      	strh	r2, [r3, #8]
  }
  
  return HAL_OK; 
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	371c      	adds	r7, #28
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
	...

0800246c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002470:	4b03      	ldr	r3, [pc, #12]	; (8002480 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002472:	2201      	movs	r2, #1
 8002474:	601a      	str	r2, [r3, #0]
}
 8002476:	bf00      	nop
 8002478:	46bd      	mov	sp, r7
 800247a:	bc80      	pop	{r7}
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	420e0020 	.word	0x420e0020

08002484 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800248c:	2300      	movs	r3, #0
 800248e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 8087 	beq.w	80025ac <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800249e:	4b92      	ldr	r3, [pc, #584]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f003 030c 	and.w	r3, r3, #12
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	d00c      	beq.n	80024c4 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024aa:	4b8f      	ldr	r3, [pc, #572]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f003 030c 	and.w	r3, r3, #12
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d112      	bne.n	80024dc <HAL_RCC_OscConfig+0x58>
 80024b6:	4b8c      	ldr	r3, [pc, #560]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024c2:	d10b      	bne.n	80024dc <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c4:	4b88      	ldr	r3, [pc, #544]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d06c      	beq.n	80025aa <HAL_RCC_OscConfig+0x126>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d168      	bne.n	80025aa <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e22d      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024e4:	d106      	bne.n	80024f4 <HAL_RCC_OscConfig+0x70>
 80024e6:	4b80      	ldr	r3, [pc, #512]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a7f      	ldr	r2, [pc, #508]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80024ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024f0:	6013      	str	r3, [r2, #0]
 80024f2:	e02e      	b.n	8002552 <HAL_RCC_OscConfig+0xce>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10c      	bne.n	8002516 <HAL_RCC_OscConfig+0x92>
 80024fc:	4b7a      	ldr	r3, [pc, #488]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a79      	ldr	r2, [pc, #484]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002502:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002506:	6013      	str	r3, [r2, #0]
 8002508:	4b77      	ldr	r3, [pc, #476]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a76      	ldr	r2, [pc, #472]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 800250e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	e01d      	b.n	8002552 <HAL_RCC_OscConfig+0xce>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800251e:	d10c      	bne.n	800253a <HAL_RCC_OscConfig+0xb6>
 8002520:	4b71      	ldr	r3, [pc, #452]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a70      	ldr	r2, [pc, #448]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002526:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800252a:	6013      	str	r3, [r2, #0]
 800252c:	4b6e      	ldr	r3, [pc, #440]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a6d      	ldr	r2, [pc, #436]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002532:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002536:	6013      	str	r3, [r2, #0]
 8002538:	e00b      	b.n	8002552 <HAL_RCC_OscConfig+0xce>
 800253a:	4b6b      	ldr	r3, [pc, #428]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a6a      	ldr	r2, [pc, #424]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002540:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002544:	6013      	str	r3, [r2, #0]
 8002546:	4b68      	ldr	r3, [pc, #416]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a67      	ldr	r2, [pc, #412]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 800254c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002550:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d013      	beq.n	8002582 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255a:	f7fe fc5f 	bl	8000e1c <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002560:	e008      	b.n	8002574 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002562:	f7fe fc5b 	bl	8000e1c <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b64      	cmp	r3, #100	; 0x64
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e1e1      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002574:	4b5c      	ldr	r3, [pc, #368]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d0f0      	beq.n	8002562 <HAL_RCC_OscConfig+0xde>
 8002580:	e014      	b.n	80025ac <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002582:	f7fe fc4b 	bl	8000e1c <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800258a:	f7fe fc47 	bl	8000e1c <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b64      	cmp	r3, #100	; 0x64
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e1cd      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800259c:	4b52      	ldr	r3, [pc, #328]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d1f0      	bne.n	800258a <HAL_RCC_OscConfig+0x106>
 80025a8:	e000      	b.n	80025ac <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025aa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d063      	beq.n	8002680 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80025b8:	4b4b      	ldr	r3, [pc, #300]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 030c 	and.w	r3, r3, #12
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00b      	beq.n	80025dc <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025c4:	4b48      	ldr	r3, [pc, #288]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f003 030c 	and.w	r3, r3, #12
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d11c      	bne.n	800260a <HAL_RCC_OscConfig+0x186>
 80025d0:	4b45      	ldr	r3, [pc, #276]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d116      	bne.n	800260a <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025dc:	4b42      	ldr	r3, [pc, #264]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_RCC_OscConfig+0x170>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d001      	beq.n	80025f4 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e1a1      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f4:	4b3c      	ldr	r3, [pc, #240]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	4939      	ldr	r1, [pc, #228]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002604:	4313      	orrs	r3, r2
 8002606:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002608:	e03a      	b.n	8002680 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d020      	beq.n	8002654 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002612:	4b36      	ldr	r3, [pc, #216]	; (80026ec <HAL_RCC_OscConfig+0x268>)
 8002614:	2201      	movs	r2, #1
 8002616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002618:	f7fe fc00 	bl	8000e1c <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002620:	f7fe fbfc 	bl	8000e1c <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e182      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002632:	4b2d      	ldr	r3, [pc, #180]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d0f0      	beq.n	8002620 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800263e:	4b2a      	ldr	r3, [pc, #168]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	4926      	ldr	r1, [pc, #152]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 800264e:	4313      	orrs	r3, r2
 8002650:	600b      	str	r3, [r1, #0]
 8002652:	e015      	b.n	8002680 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002654:	4b25      	ldr	r3, [pc, #148]	; (80026ec <HAL_RCC_OscConfig+0x268>)
 8002656:	2200      	movs	r2, #0
 8002658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265a:	f7fe fbdf 	bl	8000e1c <HAL_GetTick>
 800265e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002660:	e008      	b.n	8002674 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002662:	f7fe fbdb 	bl	8000e1c <HAL_GetTick>
 8002666:	4602      	mov	r2, r0
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	2b02      	cmp	r3, #2
 800266e:	d901      	bls.n	8002674 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e161      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002674:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0302 	and.w	r3, r3, #2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1f0      	bne.n	8002662 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0308 	and.w	r3, r3, #8
 8002688:	2b00      	cmp	r3, #0
 800268a:	d039      	beq.n	8002700 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d019      	beq.n	80026c8 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002694:	4b16      	ldr	r3, [pc, #88]	; (80026f0 <HAL_RCC_OscConfig+0x26c>)
 8002696:	2201      	movs	r2, #1
 8002698:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800269a:	f7fe fbbf 	bl	8000e1c <HAL_GetTick>
 800269e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a0:	e008      	b.n	80026b4 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026a2:	f7fe fbbb 	bl	8000e1c <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d901      	bls.n	80026b4 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e141      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026b4:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <HAL_RCC_OscConfig+0x264>)
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d0f0      	beq.n	80026a2 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80026c0:	2001      	movs	r0, #1
 80026c2:	f000 fae3 	bl	8002c8c <RCC_Delay>
 80026c6:	e01b      	b.n	8002700 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026c8:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <HAL_RCC_OscConfig+0x26c>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ce:	f7fe fba5 	bl	8000e1c <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d4:	e00e      	b.n	80026f4 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d6:	f7fe fba1 	bl	8000e1c <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d907      	bls.n	80026f4 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e127      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
 80026e8:	40021000 	.word	0x40021000
 80026ec:	42420000 	.word	0x42420000
 80026f0:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f4:	4b92      	ldr	r3, [pc, #584]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80026f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1ea      	bne.n	80026d6 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 80a6 	beq.w	800285a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800270e:	2300      	movs	r3, #0
 8002710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002712:	4b8b      	ldr	r3, [pc, #556]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10d      	bne.n	800273a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800271e:	4b88      	ldr	r3, [pc, #544]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	4a87      	ldr	r2, [pc, #540]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002728:	61d3      	str	r3, [r2, #28]
 800272a:	4b85      	ldr	r3, [pc, #532]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002736:	2301      	movs	r3, #1
 8002738:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273a:	4b82      	ldr	r3, [pc, #520]	; (8002944 <HAL_RCC_OscConfig+0x4c0>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d118      	bne.n	8002778 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002746:	4b7f      	ldr	r3, [pc, #508]	; (8002944 <HAL_RCC_OscConfig+0x4c0>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a7e      	ldr	r2, [pc, #504]	; (8002944 <HAL_RCC_OscConfig+0x4c0>)
 800274c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002752:	f7fe fb63 	bl	8000e1c <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800275a:	f7fe fb5f 	bl	8000e1c <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b64      	cmp	r3, #100	; 0x64
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e0e5      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800276c:	4b75      	ldr	r3, [pc, #468]	; (8002944 <HAL_RCC_OscConfig+0x4c0>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0f0      	beq.n	800275a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d106      	bne.n	800278e <HAL_RCC_OscConfig+0x30a>
 8002780:	4b6f      	ldr	r3, [pc, #444]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	4a6e      	ldr	r2, [pc, #440]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002786:	f043 0301 	orr.w	r3, r3, #1
 800278a:	6213      	str	r3, [r2, #32]
 800278c:	e02d      	b.n	80027ea <HAL_RCC_OscConfig+0x366>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d10c      	bne.n	80027b0 <HAL_RCC_OscConfig+0x32c>
 8002796:	4b6a      	ldr	r3, [pc, #424]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	4a69      	ldr	r2, [pc, #420]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 800279c:	f023 0301 	bic.w	r3, r3, #1
 80027a0:	6213      	str	r3, [r2, #32]
 80027a2:	4b67      	ldr	r3, [pc, #412]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	4a66      	ldr	r2, [pc, #408]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027a8:	f023 0304 	bic.w	r3, r3, #4
 80027ac:	6213      	str	r3, [r2, #32]
 80027ae:	e01c      	b.n	80027ea <HAL_RCC_OscConfig+0x366>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	2b05      	cmp	r3, #5
 80027b6:	d10c      	bne.n	80027d2 <HAL_RCC_OscConfig+0x34e>
 80027b8:	4b61      	ldr	r3, [pc, #388]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	4a60      	ldr	r2, [pc, #384]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027be:	f043 0304 	orr.w	r3, r3, #4
 80027c2:	6213      	str	r3, [r2, #32]
 80027c4:	4b5e      	ldr	r3, [pc, #376]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027c6:	6a1b      	ldr	r3, [r3, #32]
 80027c8:	4a5d      	ldr	r2, [pc, #372]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	6213      	str	r3, [r2, #32]
 80027d0:	e00b      	b.n	80027ea <HAL_RCC_OscConfig+0x366>
 80027d2:	4b5b      	ldr	r3, [pc, #364]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	4a5a      	ldr	r2, [pc, #360]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027d8:	f023 0301 	bic.w	r3, r3, #1
 80027dc:	6213      	str	r3, [r2, #32]
 80027de:	4b58      	ldr	r3, [pc, #352]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	4a57      	ldr	r2, [pc, #348]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80027e4:	f023 0304 	bic.w	r3, r3, #4
 80027e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d015      	beq.n	800281e <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027f2:	f7fe fb13 	bl	8000e1c <HAL_GetTick>
 80027f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f8:	e00a      	b.n	8002810 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027fa:	f7fe fb0f 	bl	8000e1c <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	f241 3288 	movw	r2, #5000	; 0x1388
 8002808:	4293      	cmp	r3, r2
 800280a:	d901      	bls.n	8002810 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e093      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002810:	4b4b      	ldr	r3, [pc, #300]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0ee      	beq.n	80027fa <HAL_RCC_OscConfig+0x376>
 800281c:	e014      	b.n	8002848 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800281e:	f7fe fafd 	bl	8000e1c <HAL_GetTick>
 8002822:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002824:	e00a      	b.n	800283c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002826:	f7fe faf9 	bl	8000e1c <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	f241 3288 	movw	r2, #5000	; 0x1388
 8002834:	4293      	cmp	r3, r2
 8002836:	d901      	bls.n	800283c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e07d      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800283c:	4b40      	ldr	r3, [pc, #256]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	f003 0302 	and.w	r3, r3, #2
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1ee      	bne.n	8002826 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002848:	7dfb      	ldrb	r3, [r7, #23]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d105      	bne.n	800285a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800284e:	4b3c      	ldr	r3, [pc, #240]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	4a3b      	ldr	r2, [pc, #236]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002854:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002858:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d069      	beq.n	8002936 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002862:	4b37      	ldr	r3, [pc, #220]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 030c 	and.w	r3, r3, #12
 800286a:	2b08      	cmp	r3, #8
 800286c:	d061      	beq.n	8002932 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	2b02      	cmp	r3, #2
 8002874:	d146      	bne.n	8002904 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002876:	4b34      	ldr	r3, [pc, #208]	; (8002948 <HAL_RCC_OscConfig+0x4c4>)
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800287c:	f7fe face 	bl	8000e1c <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002884:	f7fe faca 	bl	8000e1c <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b02      	cmp	r3, #2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e050      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002896:	4b2a      	ldr	r3, [pc, #168]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1f0      	bne.n	8002884 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028aa:	d108      	bne.n	80028be <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028ac:	4b24      	ldr	r3, [pc, #144]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	4921      	ldr	r1, [pc, #132]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028be:	4b20      	ldr	r3, [pc, #128]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a19      	ldr	r1, [r3, #32]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ce:	430b      	orrs	r3, r1
 80028d0:	491b      	ldr	r1, [pc, #108]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028d6:	4b1c      	ldr	r3, [pc, #112]	; (8002948 <HAL_RCC_OscConfig+0x4c4>)
 80028d8:	2201      	movs	r2, #1
 80028da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028dc:	f7fe fa9e 	bl	8000e1c <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e4:	f7fe fa9a 	bl	8000e1c <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e020      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028f6:	4b12      	ldr	r3, [pc, #72]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d0f0      	beq.n	80028e4 <HAL_RCC_OscConfig+0x460>
 8002902:	e018      	b.n	8002936 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002904:	4b10      	ldr	r3, [pc, #64]	; (8002948 <HAL_RCC_OscConfig+0x4c4>)
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290a:	f7fe fa87 	bl	8000e1c <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002910:	e008      	b.n	8002924 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002912:	f7fe fa83 	bl	8000e1c <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e009      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002924:	4b06      	ldr	r3, [pc, #24]	; (8002940 <HAL_RCC_OscConfig+0x4bc>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1f0      	bne.n	8002912 <HAL_RCC_OscConfig+0x48e>
 8002930:	e001      	b.n	8002936 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	3718      	adds	r7, #24
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	40021000 	.word	0x40021000
 8002944:	40007000 	.word	0x40007000
 8002948:	42420060 	.word	0x42420060

0800294c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800295a:	4b7e      	ldr	r3, [pc, #504]	; (8002b54 <HAL_RCC_ClockConfig+0x208>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	429a      	cmp	r2, r3
 8002966:	d910      	bls.n	800298a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002968:	4b7a      	ldr	r3, [pc, #488]	; (8002b54 <HAL_RCC_ClockConfig+0x208>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f023 0207 	bic.w	r2, r3, #7
 8002970:	4978      	ldr	r1, [pc, #480]	; (8002b54 <HAL_RCC_ClockConfig+0x208>)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	4313      	orrs	r3, r2
 8002976:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002978:	4b76      	ldr	r3, [pc, #472]	; (8002b54 <HAL_RCC_ClockConfig+0x208>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0307 	and.w	r3, r3, #7
 8002980:	683a      	ldr	r2, [r7, #0]
 8002982:	429a      	cmp	r2, r3
 8002984:	d001      	beq.n	800298a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e0e0      	b.n	8002b4c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d020      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0304 	and.w	r3, r3, #4
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d005      	beq.n	80029ae <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029a2:	4b6d      	ldr	r3, [pc, #436]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	4a6c      	ldr	r2, [pc, #432]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 80029a8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029ac:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d005      	beq.n	80029c6 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029ba:	4b67      	ldr	r3, [pc, #412]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	4a66      	ldr	r2, [pc, #408]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 80029c0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029c4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029c6:	4b64      	ldr	r3, [pc, #400]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	4961      	ldr	r1, [pc, #388]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0301 	and.w	r3, r3, #1
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d06a      	beq.n	8002aba <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d107      	bne.n	80029fc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ec:	4b5a      	ldr	r3, [pc, #360]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d115      	bne.n	8002a24 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0a7      	b.n	8002b4c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d107      	bne.n	8002a14 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a04:	4b54      	ldr	r3, [pc, #336]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d109      	bne.n	8002a24 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e09b      	b.n	8002b4c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a14:	4b50      	ldr	r3, [pc, #320]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e093      	b.n	8002b4c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a24:	4b4c      	ldr	r3, [pc, #304]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f023 0203 	bic.w	r2, r3, #3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4949      	ldr	r1, [pc, #292]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a36:	f7fe f9f1 	bl	8000e1c <HAL_GetTick>
 8002a3a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d112      	bne.n	8002a6a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a44:	e00a      	b.n	8002a5c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a46:	f7fe f9e9 	bl	8000e1c <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d901      	bls.n	8002a5c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e077      	b.n	8002b4c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a5c:	4b3e      	ldr	r3, [pc, #248]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f003 030c 	and.w	r3, r3, #12
 8002a64:	2b04      	cmp	r3, #4
 8002a66:	d1ee      	bne.n	8002a46 <HAL_RCC_ClockConfig+0xfa>
 8002a68:	e027      	b.n	8002aba <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d11d      	bne.n	8002aae <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a72:	e00a      	b.n	8002a8a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a74:	f7fe f9d2 	bl	8000e1c <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e060      	b.n	8002b4c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a8a:	4b33      	ldr	r3, [pc, #204]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f003 030c 	and.w	r3, r3, #12
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d1ee      	bne.n	8002a74 <HAL_RCC_ClockConfig+0x128>
 8002a96:	e010      	b.n	8002aba <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a98:	f7fe f9c0 	bl	8000e1c <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e04e      	b.n	8002b4c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aae:	4b2a      	ldr	r3, [pc, #168]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f003 030c 	and.w	r3, r3, #12
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1ee      	bne.n	8002a98 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002aba:	4b26      	ldr	r3, [pc, #152]	; (8002b54 <HAL_RCC_ClockConfig+0x208>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	683a      	ldr	r2, [r7, #0]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d210      	bcs.n	8002aea <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac8:	4b22      	ldr	r3, [pc, #136]	; (8002b54 <HAL_RCC_ClockConfig+0x208>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f023 0207 	bic.w	r2, r3, #7
 8002ad0:	4920      	ldr	r1, [pc, #128]	; (8002b54 <HAL_RCC_ClockConfig+0x208>)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ad8:	4b1e      	ldr	r3, [pc, #120]	; (8002b54 <HAL_RCC_ClockConfig+0x208>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0307 	and.w	r3, r3, #7
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d001      	beq.n	8002aea <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e030      	b.n	8002b4c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d008      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002af6:	4b18      	ldr	r3, [pc, #96]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	4915      	ldr	r1, [pc, #84]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0308 	and.w	r3, r3, #8
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d009      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b14:	4b10      	ldr	r3, [pc, #64]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	691b      	ldr	r3, [r3, #16]
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	490d      	ldr	r1, [pc, #52]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b28:	f000 f81c 	bl	8002b64 <HAL_RCC_GetSysClockFreq>
 8002b2c:	4601      	mov	r1, r0
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	; (8002b58 <HAL_RCC_ClockConfig+0x20c>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	091b      	lsrs	r3, r3, #4
 8002b34:	f003 030f 	and.w	r3, r3, #15
 8002b38:	4a08      	ldr	r2, [pc, #32]	; (8002b5c <HAL_RCC_ClockConfig+0x210>)
 8002b3a:	5cd3      	ldrb	r3, [r2, r3]
 8002b3c:	fa21 f303 	lsr.w	r3, r1, r3
 8002b40:	4a07      	ldr	r2, [pc, #28]	; (8002b60 <HAL_RCC_ClockConfig+0x214>)
 8002b42:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b44:	2000      	movs	r0, #0
 8002b46:	f7fe f927 	bl	8000d98 <HAL_InitTick>
  
  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	40022000 	.word	0x40022000
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	08007488 	.word	0x08007488
 8002b60:	20000000 	.word	0x20000000

08002b64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b64:	b490      	push	{r4, r7}
 8002b66:	b08a      	sub	sp, #40	; 0x28
 8002b68:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b6a:	4b2a      	ldr	r3, [pc, #168]	; (8002c14 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002b6c:	1d3c      	adds	r4, r7, #4
 8002b6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002b74:	4b28      	ldr	r3, [pc, #160]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b76:	881b      	ldrh	r3, [r3, #0]
 8002b78:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	61fb      	str	r3, [r7, #28]
 8002b7e:	2300      	movs	r3, #0
 8002b80:	61bb      	str	r3, [r7, #24]
 8002b82:	2300      	movs	r3, #0
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b8e:	4b23      	ldr	r3, [pc, #140]	; (8002c1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	f003 030c 	and.w	r3, r3, #12
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d002      	beq.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x40>
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d003      	beq.n	8002baa <HAL_RCC_GetSysClockFreq+0x46>
 8002ba2:	e02d      	b.n	8002c00 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ba4:	4b1e      	ldr	r3, [pc, #120]	; (8002c20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ba6:	623b      	str	r3, [r7, #32]
      break;
 8002ba8:	e02d      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	0c9b      	lsrs	r3, r3, #18
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002bb6:	4413      	add	r3, r2
 8002bb8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002bbc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d013      	beq.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bc8:	4b14      	ldr	r3, [pc, #80]	; (8002c1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	0c5b      	lsrs	r3, r3, #17
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002bd6:	4413      	add	r3, r2
 8002bd8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002bdc:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	4a0f      	ldr	r2, [pc, #60]	; (8002c20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002be2:	fb02 f203 	mul.w	r2, r2, r3
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bec:	627b      	str	r3, [r7, #36]	; 0x24
 8002bee:	e004      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	4a0c      	ldr	r2, [pc, #48]	; (8002c24 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bf4:	fb02 f303 	mul.w	r3, r2, r3
 8002bf8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	623b      	str	r3, [r7, #32]
      break;
 8002bfe:	e002      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c00:	4b07      	ldr	r3, [pc, #28]	; (8002c20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c02:	623b      	str	r3, [r7, #32]
      break;
 8002c04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c06:	6a3b      	ldr	r3, [r7, #32]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3728      	adds	r7, #40	; 0x28
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bc90      	pop	{r4, r7}
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	08007418 	.word	0x08007418
 8002c18:	08007428 	.word	0x08007428
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	007a1200 	.word	0x007a1200
 8002c24:	003d0900 	.word	0x003d0900

08002c28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c2c:	4b02      	ldr	r3, [pc, #8]	; (8002c38 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr
 8002c38:	20000000 	.word	0x20000000

08002c3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c40:	f7ff fff2 	bl	8002c28 <HAL_RCC_GetHCLKFreq>
 8002c44:	4601      	mov	r1, r0
 8002c46:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	0a1b      	lsrs	r3, r3, #8
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	4a03      	ldr	r2, [pc, #12]	; (8002c60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c52:	5cd3      	ldrb	r3, [r2, r3]
 8002c54:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002c58:	4618      	mov	r0, r3
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	08007498 	.word	0x08007498

08002c64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c68:	f7ff ffde 	bl	8002c28 <HAL_RCC_GetHCLKFreq>
 8002c6c:	4601      	mov	r1, r0
 8002c6e:	4b05      	ldr	r3, [pc, #20]	; (8002c84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	0adb      	lsrs	r3, r3, #11
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	4a03      	ldr	r2, [pc, #12]	; (8002c88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c7a:	5cd3      	ldrb	r3, [r2, r3]
 8002c7c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002c80:	4618      	mov	r0, r3
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40021000 	.word	0x40021000
 8002c88:	08007498 	.word	0x08007498

08002c8c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c94:	4b0a      	ldr	r3, [pc, #40]	; (8002cc0 <RCC_Delay+0x34>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a0a      	ldr	r2, [pc, #40]	; (8002cc4 <RCC_Delay+0x38>)
 8002c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9e:	0a5b      	lsrs	r3, r3, #9
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	fb02 f303 	mul.w	r3, r2, r3
 8002ca6:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8002ca8:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	1e5a      	subs	r2, r3, #1
 8002cae:	60fa      	str	r2, [r7, #12]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1f9      	bne.n	8002ca8 <RCC_Delay+0x1c>
}
 8002cb4:	bf00      	nop
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bc80      	pop	{r7}
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	20000000 	.word	0x20000000
 8002cc4:	10624dd3 	.word	0x10624dd3

08002cc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d07d      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ce8:	4b4f      	ldr	r3, [pc, #316]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cea:	69db      	ldr	r3, [r3, #28]
 8002cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10d      	bne.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cf4:	4b4c      	ldr	r3, [pc, #304]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	4a4b      	ldr	r2, [pc, #300]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cfe:	61d3      	str	r3, [r2, #28]
 8002d00:	4b49      	ldr	r3, [pc, #292]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d02:	69db      	ldr	r3, [r3, #28]
 8002d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d10:	4b46      	ldr	r3, [pc, #280]	; (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d118      	bne.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d1c:	4b43      	ldr	r3, [pc, #268]	; (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a42      	ldr	r2, [pc, #264]	; (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d26:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d28:	f7fe f878 	bl	8000e1c <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d2e:	e008      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d30:	f7fe f874 	bl	8000e1c <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b64      	cmp	r3, #100	; 0x64
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e06d      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d42:	4b3a      	ldr	r3, [pc, #232]	; (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0f0      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d4e:	4b36      	ldr	r3, [pc, #216]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d56:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d02e      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d027      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d6c:	4b2e      	ldr	r3, [pc, #184]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d6e:	6a1b      	ldr	r3, [r3, #32]
 8002d70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d74:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d76:	4b2e      	ldr	r3, [pc, #184]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d78:	2201      	movs	r2, #1
 8002d7a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d7c:	4b2c      	ldr	r3, [pc, #176]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d82:	4a29      	ldr	r2, [pc, #164]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d014      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d92:	f7fe f843 	bl	8000e1c <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d98:	e00a      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d9a:	f7fe f83f 	bl	8000e1c <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e036      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db0:	4b1d      	ldr	r3, [pc, #116]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0ee      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002dbc:	4b1a      	ldr	r3, [pc, #104]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	4917      	ldr	r1, [pc, #92]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dce:	7dfb      	ldrb	r3, [r7, #23]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d105      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd4:	4b14      	ldr	r3, [pc, #80]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	4a13      	ldr	r2, [pc, #76]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dde:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d008      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002dec:	4b0e      	ldr	r3, [pc, #56]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	490b      	ldr	r1, [pc, #44]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0310 	and.w	r3, r3, #16
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d008      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e0a:	4b07      	ldr	r3, [pc, #28]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	4904      	ldr	r1, [pc, #16]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	40007000 	.word	0x40007000
 8002e30:	42420440 	.word	0x42420440

08002e34 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002e34:	b590      	push	{r4, r7, lr}
 8002e36:	b08d      	sub	sp, #52	; 0x34
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002e3c:	4b6c      	ldr	r3, [pc, #432]	; (8002ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002e3e:	f107 040c 	add.w	r4, r7, #12
 8002e42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002e48:	4b6a      	ldr	r3, [pc, #424]	; (8002ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	627b      	str	r3, [r7, #36]	; 0x24
 8002e52:	2300      	movs	r3, #0
 8002e54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e56:	2300      	movs	r3, #0
 8002e58:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61fb      	str	r3, [r7, #28]
 8002e5e:	2300      	movs	r3, #0
 8002e60:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	3b01      	subs	r3, #1
 8002e66:	2b0f      	cmp	r3, #15
 8002e68:	f200 80b9 	bhi.w	8002fde <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8002e6c:	a201      	add	r2, pc, #4	; (adr r2, 8002e74 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8002e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e72:	bf00      	nop
 8002e74:	08002f57 	.word	0x08002f57
 8002e78:	08002fc3 	.word	0x08002fc3
 8002e7c:	08002fdf 	.word	0x08002fdf
 8002e80:	08002f47 	.word	0x08002f47
 8002e84:	08002fdf 	.word	0x08002fdf
 8002e88:	08002fdf 	.word	0x08002fdf
 8002e8c:	08002fdf 	.word	0x08002fdf
 8002e90:	08002f4f 	.word	0x08002f4f
 8002e94:	08002fdf 	.word	0x08002fdf
 8002e98:	08002fdf 	.word	0x08002fdf
 8002e9c:	08002fdf 	.word	0x08002fdf
 8002ea0:	08002fdf 	.word	0x08002fdf
 8002ea4:	08002fdf 	.word	0x08002fdf
 8002ea8:	08002fdf 	.word	0x08002fdf
 8002eac:	08002fdf 	.word	0x08002fdf
 8002eb0:	08002eb5 	.word	0x08002eb5
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8002eb4:	4b50      	ldr	r3, [pc, #320]	; (8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	61fb      	str	r3, [r7, #28]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8002eba:	4b4f      	ldr	r3, [pc, #316]	; (8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f000 808d 	beq.w	8002fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	0c9b      	lsrs	r3, r3, #18
 8002ecc:	f003 030f 	and.w	r3, r3, #15
 8002ed0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002ed4:	4413      	add	r3, r2
 8002ed6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002eda:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d018      	beq.n	8002f18 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ee6:	4b44      	ldr	r3, [pc, #272]	; (8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	0c5b      	lsrs	r3, r3, #17
 8002eec:	f003 0301 	and.w	r3, r3, #1
 8002ef0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002ef4:	4413      	add	r3, r2
 8002ef6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002efa:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
              pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00d      	beq.n	8002f22 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002f06:	4a3d      	ldr	r2, [pc, #244]	; (8002ffc <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8002f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	fb02 f303 	mul.w	r3, r2, r3
 8002f14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f16:	e004      	b.n	8002f22 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f18:	6a3b      	ldr	r3, [r7, #32]
 8002f1a:	4a39      	ldr	r2, [pc, #228]	; (8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 8002f1c:	fb02 f303 	mul.w	r3, r2, r3
 8002f20:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002f22:	4b35      	ldr	r3, [pc, #212]	; (8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f2e:	d102      	bne.n	8002f36 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8002f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f32:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8002f34:	e055      	b.n	8002fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
          frequency = (pllclk * 2) / 3;
 8002f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	4a32      	ldr	r2, [pc, #200]	; (8003004 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>)
 8002f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f40:	085b      	lsrs	r3, r3, #1
 8002f42:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002f44:	e04d      	b.n	8002fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8002f46:	f7ff fe0d 	bl	8002b64 <HAL_RCC_GetSysClockFreq>
 8002f4a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8002f4c:	e04a      	b.n	8002fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8002f4e:	f7ff fe09 	bl	8002b64 <HAL_RCC_GetSysClockFreq>
 8002f52:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8002f54:	e046      	b.n	8002fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8002f56:	4b28      	ldr	r3, [pc, #160]	; (8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002f58:	6a1b      	ldr	r3, [r3, #32]
 8002f5a:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f66:	d108      	bne.n	8002f7a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d003      	beq.n	8002f7a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 8002f72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f76:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f78:	e022      	b.n	8002fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f84:	d109      	bne.n	8002f9a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8002f86:	4b1c      	ldr	r3, [pc, #112]	; (8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 8002f92:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002f96:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f98:	e012      	b.n	8002fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fa0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002fa4:	d109      	bne.n	8002fba <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8002fa6:	4b14      	ldr	r3, [pc, #80]	; (8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      {
        frequency = HSE_VALUE / 128U;
 8002fb2:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002fb6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fb8:	e002      	b.n	8002fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8002fbe:	e011      	b.n	8002fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 8002fc0:	e010      	b.n	8002fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002fc2:	f7ff fe4f 	bl	8002c64 <HAL_RCC_GetPCLK2Freq>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	4b0b      	ldr	r3, [pc, #44]	; (8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	0b9b      	lsrs	r3, r3, #14
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fda:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002fdc:	e002      	b.n	8002fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  default: 
    {
      break;
 8002fde:	bf00      	nop
 8002fe0:	e000      	b.n	8002fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
      break;
 8002fe2:	bf00      	nop
    }
  }
  return(frequency);
 8002fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3734      	adds	r7, #52	; 0x34
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd90      	pop	{r4, r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	0800742c 	.word	0x0800742c
 8002ff4:	0800743c 	.word	0x0800743c
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	007a1200 	.word	0x007a1200
 8003000:	003d0900 	.word	0x003d0900
 8003004:	aaaaaaab 	.word	0xaaaaaaab

08003008 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e084      	b.n	8003128 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	7c5b      	ldrb	r3, [r3, #17]
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b00      	cmp	r3, #0
 8003026:	d105      	bne.n	8003034 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7fd fcae 	bl	8000990 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f87a 	bl	8003134 <HAL_RTC_WaitForSynchro>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2204      	movs	r2, #4
 800304a:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e06b      	b.n	8003128 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f000 f89c 	bl	800318e <RTC_EnterInitMode>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d004      	beq.n	8003066 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2204      	movs	r2, #4
 8003060:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e060      	b.n	8003128 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f022 0207 	bic.w	r2, r2, #7
 8003074:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d005      	beq.n	800308a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800307e:	4b2c      	ldr	r3, [pc, #176]	; (8003130 <HAL_RTC_Init+0x128>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	4a2b      	ldr	r2, [pc, #172]	; (8003130 <HAL_RTC_Init+0x128>)
 8003084:	f023 0301 	bic.w	r3, r3, #1
 8003088:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800308a:	4b29      	ldr	r3, [pc, #164]	; (8003130 <HAL_RTC_Init+0x128>)
 800308c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	4926      	ldr	r1, [pc, #152]	; (8003130 <HAL_RTC_Init+0x128>)
 8003098:	4313      	orrs	r3, r2
 800309a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a4:	d003      	beq.n	80030ae <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	60fb      	str	r3, [r7, #12]
 80030ac:	e00e      	b.n	80030cc <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80030ae:	2001      	movs	r0, #1
 80030b0:	f7ff fec0 	bl	8002e34 <HAL_RCCEx_GetPeriphCLKFreq>
 80030b4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d104      	bne.n	80030c6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2204      	movs	r2, #4
 80030c0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e030      	b.n	8003128 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	3b01      	subs	r3, #1
 80030ca:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f023 010f 	bic.w	r1, r3, #15
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	0c1a      	lsrs	r2, r3, #16
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	430a      	orrs	r2, r1
 80030e0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	0c1b      	lsrs	r3, r3, #16
 80030ea:	041b      	lsls	r3, r3, #16
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	b291      	uxth	r1, r2
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6812      	ldr	r2, [r2, #0]
 80030f4:	430b      	orrs	r3, r1
 80030f6:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 f870 	bl	80031de <RTC_ExitInitMode>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d004      	beq.n	800310e <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2204      	movs	r2, #4
 8003108:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e00c      	b.n	8003128 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 8003126:	2300      	movs	r3, #0
  }
}
 8003128:	4618      	mov	r0, r3
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40006c00 	.word	0x40006c00

08003134 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800313c:	2300      	movs	r3, #0
 800313e:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e01d      	b.n	8003186 <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 0208 	bic.w	r2, r2, #8
 8003158:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 800315a:	f7fd fe5f 	bl	8000e1c <HAL_GetTick>
 800315e:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003160:	e009      	b.n	8003176 <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8003162:	f7fd fe5b 	bl	8000e1c <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003170:	d901      	bls.n	8003176 <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e007      	b.n	8003186 <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f003 0308 	and.w	r3, r3, #8
 8003180:	2b00      	cmp	r3, #0
 8003182:	d0ee      	beq.n	8003162 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b084      	sub	sp, #16
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003196:	2300      	movs	r3, #0
 8003198:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 800319a:	f7fd fe3f 	bl	8000e1c <HAL_GetTick>
 800319e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80031a0:	e009      	b.n	80031b6 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80031a2:	f7fd fe3b 	bl	8000e1c <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031b0:	d901      	bls.n	80031b6 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e00f      	b.n	80031d6 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 0320 	and.w	r3, r3, #32
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d0ee      	beq.n	80031a2 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f042 0210 	orr.w	r2, r2, #16
 80031d2:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3710      	adds	r7, #16
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	b084      	sub	sp, #16
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0210 	bic.w	r2, r2, #16
 80031f8:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 80031fa:	f7fd fe0f 	bl	8000e1c <HAL_GetTick>
 80031fe:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003200:	e009      	b.n	8003216 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003202:	f7fd fe0b 	bl	8000e1c <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003210:	d901      	bls.n	8003216 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e007      	b.n	8003226 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f003 0320 	and.w	r3, r3, #32
 8003220:	2b00      	cmp	r3, #0
 8003222:	d0ee      	beq.n	8003202 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
	...

08003230 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8003230:	b480      	push	{r7}
 8003232:	b087      	sub	sp, #28
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 8003240:	4b07      	ldr	r3, [pc, #28]	; (8003260 <HAL_RTCEx_BKUPWrite+0x30>)
 8003242:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	697a      	ldr	r2, [r7, #20]
 800324a:	4413      	add	r3, r2
 800324c:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	b292      	uxth	r2, r2
 8003254:	601a      	str	r2, [r3, #0]
}
 8003256:	bf00      	nop
 8003258:	371c      	adds	r7, #28
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr
 8003260:	40006c00 	.word	0x40006c00

08003264 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 800326e:	2300      	movs	r3, #0
 8003270:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8003272:	2300      	movs	r3, #0
 8003274:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 8003276:	4b08      	ldr	r3, [pc, #32]	; (8003298 <HAL_RTCEx_BKUPRead+0x34>)
 8003278:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	4413      	add	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	b29b      	uxth	r3, r3
 800328a:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 800328c:	68bb      	ldr	r3, [r7, #8]
}
 800328e:	4618      	mov	r0, r3
 8003290:	3714      	adds	r7, #20
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr
 8003298:	40006c00 	.word	0x40006c00

0800329c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e03f      	b.n	800332e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d106      	bne.n	80032c8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7fd fcc4 	bl	8000c50 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2224      	movs	r2, #36	; 0x24
 80032cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032de:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f000 fb83 	bl	80039ec <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	691a      	ldr	r2, [r3, #16]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	695a      	ldr	r2, [r3, #20]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003304:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68da      	ldr	r2, [r3, #12]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003314:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2220      	movs	r2, #32
 8003320:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2220      	movs	r2, #32
 8003328:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b088      	sub	sp, #32
 800333a:	af02      	add	r7, sp, #8
 800333c:	60f8      	str	r0, [r7, #12]
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	603b      	str	r3, [r7, #0]
 8003342:	4613      	mov	r3, r2
 8003344:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003346:	2300      	movs	r3, #0
 8003348:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b20      	cmp	r3, #32
 8003354:	f040 8083 	bne.w	800345e <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <HAL_UART_Transmit+0x2e>
 800335e:	88fb      	ldrh	r3, [r7, #6]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e07b      	b.n	8003460 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800336e:	2b01      	cmp	r3, #1
 8003370:	d101      	bne.n	8003376 <HAL_UART_Transmit+0x40>
 8003372:	2302      	movs	r3, #2
 8003374:	e074      	b.n	8003460 <HAL_UART_Transmit+0x12a>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2221      	movs	r2, #33	; 0x21
 8003388:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800338c:	f7fd fd46 	bl	8000e1c <HAL_GetTick>
 8003390:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	88fa      	ldrh	r2, [r7, #6]
 8003396:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	88fa      	ldrh	r2, [r7, #6]
 800339c:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800339e:	e042      	b.n	8003426 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	3b01      	subs	r3, #1
 80033a8:	b29a      	uxth	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033b6:	d122      	bne.n	80033fe <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	2200      	movs	r2, #0
 80033c0:	2180      	movs	r1, #128	; 0x80
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f000 f9a9 	bl	800371a <UART_WaitOnFlagUntilTimeout>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e046      	b.n	8003460 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	881b      	ldrh	r3, [r3, #0]
 80033da:	461a      	mov	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033e4:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d103      	bne.n	80033f6 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	3302      	adds	r3, #2
 80033f2:	60bb      	str	r3, [r7, #8]
 80033f4:	e017      	b.n	8003426 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	3301      	adds	r3, #1
 80033fa:	60bb      	str	r3, [r7, #8]
 80033fc:	e013      	b.n	8003426 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	2200      	movs	r2, #0
 8003406:	2180      	movs	r1, #128	; 0x80
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 f986 	bl	800371a <UART_WaitOnFlagUntilTimeout>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e023      	b.n	8003460 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	60ba      	str	r2, [r7, #8]
 800341e:	781a      	ldrb	r2, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800342a:	b29b      	uxth	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1b7      	bne.n	80033a0 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	2200      	movs	r2, #0
 8003438:	2140      	movs	r1, #64	; 0x40
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f000 f96d 	bl	800371a <UART_WaitOnFlagUntilTimeout>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e00a      	b.n	8003460 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2220      	movs	r2, #32
 800344e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800345a:	2300      	movs	r3, #0
 800345c:	e000      	b.n	8003460 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800345e:	2302      	movs	r3, #2
  }
}
 8003460:	4618      	mov	r0, r3
 8003462:	3718      	adds	r7, #24
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	4613      	mov	r3, r2
 8003474:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b20      	cmp	r3, #32
 8003480:	d140      	bne.n	8003504 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d002      	beq.n	800348e <HAL_UART_Receive_IT+0x26>
 8003488:	88fb      	ldrh	r3, [r7, #6]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e039      	b.n	8003506 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <HAL_UART_Receive_IT+0x38>
 800349c:	2302      	movs	r3, #2
 800349e:	e032      	b.n	8003506 <HAL_UART_Receive_IT+0x9e>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	68ba      	ldr	r2, [r7, #8]
 80034ac:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	88fa      	ldrh	r2, [r7, #6]
 80034b2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	88fa      	ldrh	r2, [r7, #6]
 80034b8:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2222      	movs	r2, #34	; 0x22
 80034c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034de:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	695a      	ldr	r2, [r3, #20]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0201 	orr.w	r2, r2, #1
 80034ee:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0220 	orr.w	r2, r2, #32
 80034fe:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003500:	2300      	movs	r3, #0
 8003502:	e000      	b.n	8003506 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003504:	2302      	movs	r3, #2
  }
}
 8003506:	4618      	mov	r0, r3
 8003508:	3714      	adds	r7, #20
 800350a:	46bd      	mov	sp, r7
 800350c:	bc80      	pop	{r7}
 800350e:	4770      	bx	lr

08003510 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b088      	sub	sp, #32
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003530:	2300      	movs	r3, #0
 8003532:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003534:	2300      	movs	r3, #0
 8003536:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	f003 030f 	and.w	r3, r3, #15
 800353e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d10d      	bne.n	8003562 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	f003 0320 	and.w	r3, r3, #32
 800354c:	2b00      	cmp	r3, #0
 800354e:	d008      	beq.n	8003562 <HAL_UART_IRQHandler+0x52>
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	f003 0320 	and.w	r3, r3, #32
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f9c5 	bl	80038ea <UART_Receive_IT>
      return;
 8003560:	e0cc      	b.n	80036fc <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 80ab 	beq.w	80036c0 <HAL_UART_IRQHandler+0x1b0>
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	d105      	bne.n	8003580 <HAL_UART_IRQHandler+0x70>
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800357a:	2b00      	cmp	r3, #0
 800357c:	f000 80a0 	beq.w	80036c0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00a      	beq.n	80035a0 <HAL_UART_IRQHandler+0x90>
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003590:	2b00      	cmp	r3, #0
 8003592:	d005      	beq.n	80035a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003598:	f043 0201 	orr.w	r2, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00a      	beq.n	80035c0 <HAL_UART_IRQHandler+0xb0>
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b8:	f043 0202 	orr.w	r2, r3, #2
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00a      	beq.n	80035e0 <HAL_UART_IRQHandler+0xd0>
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d005      	beq.n	80035e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d8:	f043 0204 	orr.w	r2, r3, #4
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	f003 0308 	and.w	r3, r3, #8
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00a      	beq.n	8003600 <HAL_UART_IRQHandler+0xf0>
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f8:	f043 0208 	orr.w	r2, r3, #8
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003604:	2b00      	cmp	r3, #0
 8003606:	d078      	beq.n	80036fa <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f003 0320 	and.w	r3, r3, #32
 800360e:	2b00      	cmp	r3, #0
 8003610:	d007      	beq.n	8003622 <HAL_UART_IRQHandler+0x112>
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	f003 0320 	and.w	r3, r3, #32
 8003618:	2b00      	cmp	r3, #0
 800361a:	d002      	beq.n	8003622 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f964 	bl	80038ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362c:	2b00      	cmp	r3, #0
 800362e:	bf14      	ite	ne
 8003630:	2301      	movne	r3, #1
 8003632:	2300      	moveq	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800363c:	f003 0308 	and.w	r3, r3, #8
 8003640:	2b00      	cmp	r3, #0
 8003642:	d102      	bne.n	800364a <HAL_UART_IRQHandler+0x13a>
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d031      	beq.n	80036ae <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f8af 	bl	80037ae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365a:	2b00      	cmp	r3, #0
 800365c:	d023      	beq.n	80036a6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	695a      	ldr	r2, [r3, #20]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800366c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003672:	2b00      	cmp	r3, #0
 8003674:	d013      	beq.n	800369e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800367a:	4a22      	ldr	r2, [pc, #136]	; (8003704 <HAL_UART_IRQHandler+0x1f4>)
 800367c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003682:	4618      	mov	r0, r3
 8003684:	f7fd fd00 	bl	8001088 <HAL_DMA_Abort_IT>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d016      	beq.n	80036bc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003698:	4610      	mov	r0, r2
 800369a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800369c:	e00e      	b.n	80036bc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f7fd faac 	bl	8000bfc <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036a4:	e00a      	b.n	80036bc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7fd faa8 	bl	8000bfc <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ac:	e006      	b.n	80036bc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7fd faa4 	bl	8000bfc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80036ba:	e01e      	b.n	80036fa <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036bc:	bf00      	nop
    return;
 80036be:	e01c      	b.n	80036fa <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d008      	beq.n	80036dc <HAL_UART_IRQHandler+0x1cc>
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d003      	beq.n	80036dc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 f89b 	bl	8003810 <UART_Transmit_IT>
    return;
 80036da:	e00f      	b.n	80036fc <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00a      	beq.n	80036fc <HAL_UART_IRQHandler+0x1ec>
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d005      	beq.n	80036fc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f000 f8e2 	bl	80038ba <UART_EndTransmit_IT>
    return;
 80036f6:	bf00      	nop
 80036f8:	e000      	b.n	80036fc <HAL_UART_IRQHandler+0x1ec>
    return;
 80036fa:	bf00      	nop
  }
}
 80036fc:	3720      	adds	r7, #32
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	080037e9 	.word	0x080037e9

08003708 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003710:	bf00      	nop
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr

0800371a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b084      	sub	sp, #16
 800371e:	af00      	add	r7, sp, #0
 8003720:	60f8      	str	r0, [r7, #12]
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	603b      	str	r3, [r7, #0]
 8003726:	4613      	mov	r3, r2
 8003728:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800372a:	e02c      	b.n	8003786 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003732:	d028      	beq.n	8003786 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d007      	beq.n	800374a <UART_WaitOnFlagUntilTimeout+0x30>
 800373a:	f7fd fb6f 	bl	8000e1c <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	429a      	cmp	r2, r3
 8003748:	d21d      	bcs.n	8003786 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003758:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	695a      	ldr	r2, [r3, #20]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f022 0201 	bic.w	r2, r2, #1
 8003768:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2220      	movs	r2, #32
 800376e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2220      	movs	r2, #32
 8003776:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e00f      	b.n	80037a6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	4013      	ands	r3, r2
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	429a      	cmp	r2, r3
 8003794:	bf0c      	ite	eq
 8003796:	2301      	moveq	r3, #1
 8003798:	2300      	movne	r3, #0
 800379a:	b2db      	uxtb	r3, r3
 800379c:	461a      	mov	r2, r3
 800379e:	79fb      	ldrb	r3, [r7, #7]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d0c3      	beq.n	800372c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3710      	adds	r7, #16
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b083      	sub	sp, #12
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80037c4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	695a      	ldr	r2, [r3, #20]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0201 	bic.w	r2, r2, #1
 80037d4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2220      	movs	r2, #32
 80037da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr

080037e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f7fd f9fa 	bl	8000bfc <HAL_UART_ErrorCallback>
}
 8003808:	bf00      	nop
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b21      	cmp	r3, #33	; 0x21
 8003822:	d144      	bne.n	80038ae <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800382c:	d11a      	bne.n	8003864 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	881b      	ldrh	r3, [r3, #0]
 8003838:	461a      	mov	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003842:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d105      	bne.n	8003858 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	1c9a      	adds	r2, r3, #2
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	621a      	str	r2, [r3, #32]
 8003856:	e00e      	b.n	8003876 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	1c5a      	adds	r2, r3, #1
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	621a      	str	r2, [r3, #32]
 8003862:	e008      	b.n	8003876 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	1c59      	adds	r1, r3, #1
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	6211      	str	r1, [r2, #32]
 800386e:	781a      	ldrb	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800387a:	b29b      	uxth	r3, r3
 800387c:	3b01      	subs	r3, #1
 800387e:	b29b      	uxth	r3, r3
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	4619      	mov	r1, r3
 8003884:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10f      	bne.n	80038aa <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68da      	ldr	r2, [r3, #12]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003898:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68da      	ldr	r2, [r3, #12]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038a8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038aa:	2300      	movs	r3, #0
 80038ac:	e000      	b.n	80038b0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80038ae:	2302      	movs	r3, #2
  }
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bc80      	pop	{r7}
 80038b8:	4770      	bx	lr

080038ba <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b082      	sub	sp, #8
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038d0:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2220      	movs	r2, #32
 80038d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7ff ff14 	bl	8003708 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b084      	sub	sp, #16
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b22      	cmp	r3, #34	; 0x22
 80038fc:	d171      	bne.n	80039e2 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003906:	d123      	bne.n	8003950 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d10e      	bne.n	8003934 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	b29b      	uxth	r3, r3
 800391e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003922:	b29a      	uxth	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800392c:	1c9a      	adds	r2, r3, #2
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	629a      	str	r2, [r3, #40]	; 0x28
 8003932:	e029      	b.n	8003988 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	b29b      	uxth	r3, r3
 800393c:	b2db      	uxtb	r3, r3
 800393e:	b29a      	uxth	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003948:	1c5a      	adds	r2, r3, #1
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	629a      	str	r2, [r3, #40]	; 0x28
 800394e:	e01b      	b.n	8003988 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d10a      	bne.n	800396e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6858      	ldr	r0, [r3, #4]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003962:	1c59      	adds	r1, r3, #1
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6291      	str	r1, [r2, #40]	; 0x28
 8003968:	b2c2      	uxtb	r2, r0
 800396a:	701a      	strb	r2, [r3, #0]
 800396c:	e00c      	b.n	8003988 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	b2da      	uxtb	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800397a:	1c58      	adds	r0, r3, #1
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	6288      	str	r0, [r1, #40]	; 0x28
 8003980:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29b      	uxth	r3, r3
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	4619      	mov	r1, r3
 8003996:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003998:	2b00      	cmp	r3, #0
 800399a:	d120      	bne.n	80039de <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0220 	bic.w	r2, r2, #32
 80039aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68da      	ldr	r2, [r3, #12]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039ba:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0201 	bic.w	r2, r2, #1
 80039ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7fd f91b 	bl	8000c10 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80039da:	2300      	movs	r3, #0
 80039dc:	e002      	b.n	80039e4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80039de:	2300      	movs	r3, #0
 80039e0:	e000      	b.n	80039e4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80039e2:	2302      	movs	r3, #2
  }
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039ec:	b5b0      	push	{r4, r5, r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	68da      	ldr	r2, [r3, #12]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689a      	ldr	r2, [r3, #8]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	431a      	orrs	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a2e:	f023 030c 	bic.w	r3, r3, #12
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6812      	ldr	r2, [r2, #0]
 8003a36:	68f9      	ldr	r1, [r7, #12]
 8003a38:	430b      	orrs	r3, r1
 8003a3a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	699a      	ldr	r2, [r3, #24]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a6f      	ldr	r2, [pc, #444]	; (8003c14 <UART_SetConfig+0x228>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d16b      	bne.n	8003b34 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003a5c:	f7ff f902 	bl	8002c64 <HAL_RCC_GetPCLK2Freq>
 8003a60:	4602      	mov	r2, r0
 8003a62:	4613      	mov	r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	4413      	add	r3, r2
 8003a68:	009a      	lsls	r2, r3, #2
 8003a6a:	441a      	add	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a76:	4a68      	ldr	r2, [pc, #416]	; (8003c18 <UART_SetConfig+0x22c>)
 8003a78:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7c:	095b      	lsrs	r3, r3, #5
 8003a7e:	011c      	lsls	r4, r3, #4
 8003a80:	f7ff f8f0 	bl	8002c64 <HAL_RCC_GetPCLK2Freq>
 8003a84:	4602      	mov	r2, r0
 8003a86:	4613      	mov	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	009a      	lsls	r2, r3, #2
 8003a8e:	441a      	add	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a9a:	f7ff f8e3 	bl	8002c64 <HAL_RCC_GetPCLK2Freq>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4413      	add	r3, r2
 8003aa6:	009a      	lsls	r2, r3, #2
 8003aa8:	441a      	add	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab4:	4a58      	ldr	r2, [pc, #352]	; (8003c18 <UART_SetConfig+0x22c>)
 8003ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aba:	095b      	lsrs	r3, r3, #5
 8003abc:	2264      	movs	r2, #100	; 0x64
 8003abe:	fb02 f303 	mul.w	r3, r2, r3
 8003ac2:	1aeb      	subs	r3, r5, r3
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	3332      	adds	r3, #50	; 0x32
 8003ac8:	4a53      	ldr	r2, [pc, #332]	; (8003c18 <UART_SetConfig+0x22c>)
 8003aca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ace:	095b      	lsrs	r3, r3, #5
 8003ad0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ad4:	441c      	add	r4, r3
 8003ad6:	f7ff f8c5 	bl	8002c64 <HAL_RCC_GetPCLK2Freq>
 8003ada:	4602      	mov	r2, r0
 8003adc:	4613      	mov	r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	4413      	add	r3, r2
 8003ae2:	009a      	lsls	r2, r3, #2
 8003ae4:	441a      	add	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	fbb2 f5f3 	udiv	r5, r2, r3
 8003af0:	f7ff f8b8 	bl	8002c64 <HAL_RCC_GetPCLK2Freq>
 8003af4:	4602      	mov	r2, r0
 8003af6:	4613      	mov	r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	4413      	add	r3, r2
 8003afc:	009a      	lsls	r2, r3, #2
 8003afe:	441a      	add	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0a:	4a43      	ldr	r2, [pc, #268]	; (8003c18 <UART_SetConfig+0x22c>)
 8003b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	2264      	movs	r2, #100	; 0x64
 8003b14:	fb02 f303 	mul.w	r3, r2, r3
 8003b18:	1aeb      	subs	r3, r5, r3
 8003b1a:	011b      	lsls	r3, r3, #4
 8003b1c:	3332      	adds	r3, #50	; 0x32
 8003b1e:	4a3e      	ldr	r2, [pc, #248]	; (8003c18 <UART_SetConfig+0x22c>)
 8003b20:	fba2 2303 	umull	r2, r3, r2, r3
 8003b24:	095b      	lsrs	r3, r3, #5
 8003b26:	f003 020f 	and.w	r2, r3, #15
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4422      	add	r2, r4
 8003b30:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003b32:	e06a      	b.n	8003c0a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003b34:	f7ff f882 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	4413      	add	r3, r2
 8003b40:	009a      	lsls	r2, r3, #2
 8003b42:	441a      	add	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b4e:	4a32      	ldr	r2, [pc, #200]	; (8003c18 <UART_SetConfig+0x22c>)
 8003b50:	fba2 2303 	umull	r2, r3, r2, r3
 8003b54:	095b      	lsrs	r3, r3, #5
 8003b56:	011c      	lsls	r4, r3, #4
 8003b58:	f7ff f870 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	4613      	mov	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	4413      	add	r3, r2
 8003b64:	009a      	lsls	r2, r3, #2
 8003b66:	441a      	add	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003b72:	f7ff f863 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 8003b76:	4602      	mov	r2, r0
 8003b78:	4613      	mov	r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4413      	add	r3, r2
 8003b7e:	009a      	lsls	r2, r3, #2
 8003b80:	441a      	add	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8c:	4a22      	ldr	r2, [pc, #136]	; (8003c18 <UART_SetConfig+0x22c>)
 8003b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b92:	095b      	lsrs	r3, r3, #5
 8003b94:	2264      	movs	r2, #100	; 0x64
 8003b96:	fb02 f303 	mul.w	r3, r2, r3
 8003b9a:	1aeb      	subs	r3, r5, r3
 8003b9c:	011b      	lsls	r3, r3, #4
 8003b9e:	3332      	adds	r3, #50	; 0x32
 8003ba0:	4a1d      	ldr	r2, [pc, #116]	; (8003c18 <UART_SetConfig+0x22c>)
 8003ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba6:	095b      	lsrs	r3, r3, #5
 8003ba8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bac:	441c      	add	r4, r3
 8003bae:	f7ff f845 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	4413      	add	r3, r2
 8003bba:	009a      	lsls	r2, r3, #2
 8003bbc:	441a      	add	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	fbb2 f5f3 	udiv	r5, r2, r3
 8003bc8:	f7ff f838 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	4613      	mov	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4413      	add	r3, r2
 8003bd4:	009a      	lsls	r2, r3, #2
 8003bd6:	441a      	add	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be2:	4a0d      	ldr	r2, [pc, #52]	; (8003c18 <UART_SetConfig+0x22c>)
 8003be4:	fba2 2303 	umull	r2, r3, r2, r3
 8003be8:	095b      	lsrs	r3, r3, #5
 8003bea:	2264      	movs	r2, #100	; 0x64
 8003bec:	fb02 f303 	mul.w	r3, r2, r3
 8003bf0:	1aeb      	subs	r3, r5, r3
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	3332      	adds	r3, #50	; 0x32
 8003bf6:	4a08      	ldr	r2, [pc, #32]	; (8003c18 <UART_SetConfig+0x22c>)
 8003bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfc:	095b      	lsrs	r3, r3, #5
 8003bfe:	f003 020f 	and.w	r2, r3, #15
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4422      	add	r2, r4
 8003c08:	609a      	str	r2, [r3, #8]
}
 8003c0a:	bf00      	nop
 8003c0c:	3710      	adds	r7, #16
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bdb0      	pop	{r4, r5, r7, pc}
 8003c12:	bf00      	nop
 8003c14:	40013800 	.word	0x40013800
 8003c18:	51eb851f 	.word	0x51eb851f

08003c1c <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003c1c:	b084      	sub	sp, #16
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
 8003c26:	f107 0014 	add.w	r0, r7, #20
 8003c2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  UNUSED(cfg);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bc80      	pop	{r7}
 8003c38:	b004      	add	sp, #16
 8003c3a:	4770      	bx	lr

08003c3c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 8003c44:	2300      	movs	r3, #0
 8003c46:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8003c48:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003c4c:	60fb      	str	r3, [r7, #12]
     | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3714      	adds	r7, #20
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bc80      	pop	{r7}
 8003c6e:	4770      	bx	lr

08003c70 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8003c7c:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8003c80:	60fb      	str	r3, [r7, #12]
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003c88:	b29a      	uxth	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	43db      	mvns	r3, r3
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	4013      	ands	r3, r2
 8003c94:	b29a      	uxth	r2, r3
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3714      	adds	r7, #20
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bc80      	pop	{r7}
 8003ca6:	4770      	bx	lr

08003ca8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx , USB_ModeTypeDef mode)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	70fb      	strb	r3, [r7, #3]
  UNUSED(mode);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bc80      	pop	{r7}
 8003cbe:	4770      	bx	lr

08003cc0 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003cc0:	b084      	sub	sp, #16
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b082      	sub	sp, #8
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
 8003cca:	f107 0014 	add.w	r0, r7, #20
 8003cce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  
  /* Enable USB Device Interrupt mask */
  USB_EnableGlobalInt(USBx);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7ff ffa2 	bl	8003c3c <USB_EnableGlobalInt>
    
  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3708      	adds	r7, #8
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d04:	b004      	add	sp, #16
 8003d06:	4770      	bx	lr

08003d08 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003d08:	b490      	push	{r4, r7}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  /* initialize Endpoint */
  switch (ep->type)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	78db      	ldrb	r3, [r3, #3]
 8003d16:	2b03      	cmp	r3, #3
 8003d18:	d85f      	bhi.n	8003dda <USB_ActivateEndpoint+0xd2>
 8003d1a:	a201      	add	r2, pc, #4	; (adr r2, 8003d20 <USB_ActivateEndpoint+0x18>)
 8003d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d20:	08003d31 	.word	0x08003d31
 8003d24:	08003daf 	.word	0x08003daf
 8003d28:	08003d5d 	.word	0x08003d5d
 8003d2c:	08003d83 	.word	0x08003d83
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4413      	add	r3, r2
 8003d3a:	881b      	ldrh	r3, [r3, #0]
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d56:	b292      	uxth	r2, r2
 8003d58:	801a      	strh	r2, [r3, #0]
    break;
 8003d5a:	e03f      	b.n	8003ddc <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_BULK:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	4413      	add	r3, r2
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	7812      	ldrb	r2, [r2, #0]
 8003d70:	0092      	lsls	r2, r2, #2
 8003d72:	440a      	add	r2, r1
 8003d74:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003d78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	8013      	strh	r3, [r2, #0]
    break;
 8003d80:	e02c      	b.n	8003ddc <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	4413      	add	r3, r2
 8003d8c:	881b      	ldrh	r3, [r3, #0]
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003d94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	6879      	ldr	r1, [r7, #4]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	440b      	add	r3, r1
 8003da4:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 8003da8:	b292      	uxth	r2, r2
 8003daa:	801a      	strh	r2, [r3, #0]
    break;
 8003dac:	e016      	b.n	8003ddc <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	881b      	ldrh	r3, [r3, #0]
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003dc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	440b      	add	r3, r1
 8003dd0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003dd4:	b292      	uxth	r2, r2
 8003dd6:	801a      	strh	r2, [r3, #0]
    break;
 8003dd8:	e000      	b.n	8003ddc <USB_ActivateEndpoint+0xd4>
  default:
      break;
 8003dda:	bf00      	nop
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	4413      	add	r3, r2
 8003de6:	881b      	ldrh	r3, [r3, #0]
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003dee:	4013      	ands	r3, r2
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	b299      	uxth	r1, r3
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	441a      	add	r2, r3
 8003e06:	4b75      	ldr	r3, [pc, #468]	; (8003fdc <USB_ActivateEndpoint+0x2d4>)
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	8013      	strh	r3, [r2, #0]
  
  if (ep->doublebuffer == 0) 
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	7a9b      	ldrb	r3, [r3, #10]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f040 80e8 	bne.w	8003fe8 <USB_ActivateEndpoint+0x2e0>
  {
    if (ep->is_in)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	785b      	ldrb	r3, [r3, #1]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d04c      	beq.n	8003eba <USB_ActivateEndpoint+0x1b2>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	889b      	ldrh	r3, [r3, #4]
 8003e24:	085b      	lsrs	r3, r3, #1
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	0059      	lsls	r1, r3, #1
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	461a      	mov	r2, r3
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	00db      	lsls	r3, r3, #3
 8003e3a:	4413      	add	r3, r2
 8003e3c:	005a      	lsls	r2, r3, #1
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4413      	add	r3, r2
 8003e42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e46:	460a      	mov	r2, r1
 8003e48:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	4413      	add	r3, r2
 8003e54:	881b      	ldrh	r3, [r3, #0]
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d013      	beq.n	8003e88 <USB_ActivateEndpoint+0x180>
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	881b      	ldrh	r3, [r3, #0]
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003e72:	4013      	ands	r3, r2
 8003e74:	b299      	uxth	r1, r3
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	441a      	add	r2, r3
 8003e80:	4b57      	ldr	r3, [pc, #348]	; (8003fe0 <USB_ActivateEndpoint+0x2d8>)
 8003e82:	430b      	orrs	r3, r1
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	8013      	strh	r3, [r2, #0]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	4413      	add	r3, r2
 8003e92:	881b      	ldrh	r3, [r3, #0]
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e9e:	b29c      	uxth	r4, r3
 8003ea0:	f084 0320 	eor.w	r3, r4, #32
 8003ea4:	b29c      	uxth	r4, r3
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	441a      	add	r2, r3
 8003eb0:	4b4a      	ldr	r3, [pc, #296]	; (8003fdc <USB_ActivateEndpoint+0x2d4>)
 8003eb2:	4323      	orrs	r3, r4
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	8013      	strh	r3, [r2, #0]
 8003eb8:	e1d9      	b.n	800426e <USB_ActivateEndpoint+0x566>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	889b      	ldrh	r3, [r3, #4]
 8003ebe:	085b      	lsrs	r3, r3, #1
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	0059      	lsls	r1, r3, #1
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	461a      	mov	r2, r3
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	4413      	add	r3, r2
 8003ed6:	3304      	adds	r3, #4
 8003ed8:	005a      	lsls	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4413      	add	r3, r2
 8003ede:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ee2:	460a      	mov	r2, r1
 8003ee4:	601a      	str	r2, [r3, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	461a      	mov	r2, r3
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	00db      	lsls	r3, r3, #3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	3306      	adds	r3, #6
 8003efa:	005a      	lsls	r2, r3, #1
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4413      	add	r3, r2
 8003f00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f04:	60bb      	str	r3, [r7, #8]
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	2b3e      	cmp	r3, #62	; 0x3e
 8003f0c:	d918      	bls.n	8003f40 <USB_ActivateEndpoint+0x238>
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	095b      	lsrs	r3, r3, #5
 8003f14:	81fb      	strh	r3, [r7, #14]
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	f003 031f 	and.w	r3, r3, #31
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d102      	bne.n	8003f28 <USB_ActivateEndpoint+0x220>
 8003f22:	89fb      	ldrh	r3, [r7, #14]
 8003f24:	3b01      	subs	r3, #1
 8003f26:	81fb      	strh	r3, [r7, #14]
 8003f28:	89fb      	ldrh	r3, [r7, #14]
 8003f2a:	029b      	lsls	r3, r3, #10
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	461a      	mov	r2, r3
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	e012      	b.n	8003f66 <USB_ActivateEndpoint+0x25e>
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	085b      	lsrs	r3, r3, #1
 8003f46:	81fb      	strh	r3, [r7, #14]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	691b      	ldr	r3, [r3, #16]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <USB_ActivateEndpoint+0x252>
 8003f54:	89fb      	ldrh	r3, [r7, #14]
 8003f56:	3301      	adds	r3, #1
 8003f58:	81fb      	strh	r3, [r7, #14]
 8003f5a:	89fb      	ldrh	r3, [r7, #14]
 8003f5c:	029b      	lsls	r3, r3, #10
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	461a      	mov	r2, r3
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	4413      	add	r3, r2
 8003f70:	881b      	ldrh	r3, [r3, #0]
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d013      	beq.n	8003fa4 <USB_ActivateEndpoint+0x29c>
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	881b      	ldrh	r3, [r3, #0]
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003f8e:	4013      	ands	r3, r2
 8003f90:	b299      	uxth	r1, r3
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	441a      	add	r2, r3
 8003f9c:	4b11      	ldr	r3, [pc, #68]	; (8003fe4 <USB_ActivateEndpoint+0x2dc>)
 8003f9e:	430b      	orrs	r3, r1
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	4413      	add	r3, r2
 8003fae:	881b      	ldrh	r3, [r3, #0]
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fba:	b29c      	uxth	r4, r3
 8003fbc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003fc0:	b29c      	uxth	r4, r3
 8003fc2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003fc6:	b29c      	uxth	r4, r3
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	781b      	ldrb	r3, [r3, #0]
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	441a      	add	r2, r3
 8003fd2:	4b02      	ldr	r3, [pc, #8]	; (8003fdc <USB_ActivateEndpoint+0x2d4>)
 8003fd4:	4323      	orrs	r3, r4
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	8013      	strh	r3, [r2, #0]
 8003fda:	e148      	b.n	800426e <USB_ActivateEndpoint+0x566>
 8003fdc:	ffff8080 	.word	0xffff8080
 8003fe0:	ffff80c0 	.word	0xffff80c0
 8003fe4:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4413      	add	r3, r2
 8003ff2:	881b      	ldrh	r3, [r3, #0]
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	f640 630f 	movw	r3, #3599	; 0xe0f
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	b299      	uxth	r1, r3
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	441a      	add	r2, r3
 8004008:	4b9c      	ldr	r3, [pc, #624]	; (800427c <USB_ActivateEndpoint+0x574>)
 800400a:	430b      	orrs	r3, r1
 800400c:	b29b      	uxth	r3, r3
 800400e:	8013      	strh	r3, [r2, #0]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	88db      	ldrh	r3, [r3, #6]
 8004014:	085b      	lsrs	r3, r3, #1
 8004016:	b29b      	uxth	r3, r3
 8004018:	0059      	lsls	r1, r3, #1
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004020:	b29b      	uxth	r3, r3
 8004022:	461a      	mov	r2, r3
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	4413      	add	r3, r2
 800402c:	005a      	lsls	r2, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4413      	add	r3, r2
 8004032:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004036:	460a      	mov	r2, r1
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	891b      	ldrh	r3, [r3, #8]
 800403e:	085b      	lsrs	r3, r3, #1
 8004040:	b29b      	uxth	r3, r3
 8004042:	0059      	lsls	r1, r3, #1
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800404a:	b29b      	uxth	r3, r3
 800404c:	461a      	mov	r2, r3
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	00db      	lsls	r3, r3, #3
 8004054:	4413      	add	r3, r2
 8004056:	3304      	adds	r3, #4
 8004058:	005a      	lsls	r2, r3, #1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4413      	add	r3, r2
 800405e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004062:	460a      	mov	r2, r1
 8004064:	601a      	str	r2, [r3, #0]
    
    if (ep->is_in==0)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	785b      	ldrb	r3, [r3, #1]
 800406a:	2b00      	cmp	r3, #0
 800406c:	f040 8083 	bne.w	8004176 <USB_ActivateEndpoint+0x46e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	881b      	ldrh	r3, [r3, #0]
 800407c:	b29b      	uxth	r3, r3
 800407e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d013      	beq.n	80040ae <USB_ActivateEndpoint+0x3a6>
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	4413      	add	r3, r2
 8004090:	881b      	ldrh	r3, [r3, #0]
 8004092:	b29a      	uxth	r2, r3
 8004094:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004098:	4013      	ands	r3, r2
 800409a:	b299      	uxth	r1, r3
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	441a      	add	r2, r3
 80040a6:	4b76      	ldr	r3, [pc, #472]	; (8004280 <USB_ActivateEndpoint+0x578>)
 80040a8:	430b      	orrs	r3, r1
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	4413      	add	r3, r2
 80040b8:	881b      	ldrh	r3, [r3, #0]
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d013      	beq.n	80040ec <USB_ActivateEndpoint+0x3e4>
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	4413      	add	r3, r2
 80040ce:	881b      	ldrh	r3, [r3, #0]
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	f640 730f 	movw	r3, #3855	; 0xf0f
 80040d6:	4013      	ands	r3, r2
 80040d8:	b299      	uxth	r1, r3
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	441a      	add	r2, r3
 80040e4:	4b67      	ldr	r3, [pc, #412]	; (8004284 <USB_ActivateEndpoint+0x57c>)
 80040e6:	430b      	orrs	r3, r1
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	4413      	add	r3, r2
 80040f6:	881b      	ldrh	r3, [r3, #0]
 80040f8:	b29a      	uxth	r2, r3
 80040fa:	f640 730f 	movw	r3, #3855	; 0xf0f
 80040fe:	4013      	ands	r3, r2
 8004100:	b299      	uxth	r1, r3
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	441a      	add	r2, r3
 800410c:	4b5d      	ldr	r3, [pc, #372]	; (8004284 <USB_ActivateEndpoint+0x57c>)
 800410e:	430b      	orrs	r3, r1
 8004110:	b29b      	uxth	r3, r3
 8004112:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	4413      	add	r3, r2
 800411e:	881b      	ldrh	r3, [r3, #0]
 8004120:	b29b      	uxth	r3, r3
 8004122:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800412a:	b29c      	uxth	r4, r3
 800412c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004130:	b29c      	uxth	r4, r3
 8004132:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004136:	b29c      	uxth	r4, r3
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	441a      	add	r2, r3
 8004142:	4b51      	ldr	r3, [pc, #324]	; (8004288 <USB_ActivateEndpoint+0x580>)
 8004144:	4323      	orrs	r3, r4
 8004146:	b29b      	uxth	r3, r3
 8004148:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	4413      	add	r3, r2
 8004154:	881b      	ldrh	r3, [r3, #0]
 8004156:	b29b      	uxth	r3, r3
 8004158:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800415c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004160:	b29c      	uxth	r4, r3
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	441a      	add	r2, r3
 800416c:	4b46      	ldr	r3, [pc, #280]	; (8004288 <USB_ActivateEndpoint+0x580>)
 800416e:	4323      	orrs	r3, r4
 8004170:	b29b      	uxth	r3, r3
 8004172:	8013      	strh	r3, [r2, #0]
 8004174:	e07b      	b.n	800426e <USB_ActivateEndpoint+0x566>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4413      	add	r3, r2
 8004180:	881b      	ldrh	r3, [r3, #0]
 8004182:	b29b      	uxth	r3, r3
 8004184:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d013      	beq.n	80041b4 <USB_ActivateEndpoint+0x4ac>
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	4413      	add	r3, r2
 8004196:	881b      	ldrh	r3, [r3, #0]
 8004198:	b29a      	uxth	r2, r3
 800419a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800419e:	4013      	ands	r3, r2
 80041a0:	b299      	uxth	r1, r3
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	441a      	add	r2, r3
 80041ac:	4b34      	ldr	r3, [pc, #208]	; (8004280 <USB_ActivateEndpoint+0x578>)
 80041ae:	430b      	orrs	r3, r1
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	881b      	ldrh	r3, [r3, #0]
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d013      	beq.n	80041f2 <USB_ActivateEndpoint+0x4ea>
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4413      	add	r3, r2
 80041d4:	881b      	ldrh	r3, [r3, #0]
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	f640 730f 	movw	r3, #3855	; 0xf0f
 80041dc:	4013      	ands	r3, r2
 80041de:	b299      	uxth	r1, r3
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	441a      	add	r2, r3
 80041ea:	4b26      	ldr	r3, [pc, #152]	; (8004284 <USB_ActivateEndpoint+0x57c>)
 80041ec:	430b      	orrs	r3, r1
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	881b      	ldrh	r3, [r3, #0]
 80041fe:	b29a      	uxth	r2, r3
 8004200:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004204:	4013      	ands	r3, r2
 8004206:	b299      	uxth	r1, r3
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	441a      	add	r2, r3
 8004212:	4b1b      	ldr	r3, [pc, #108]	; (8004280 <USB_ActivateEndpoint+0x578>)
 8004214:	430b      	orrs	r3, r1
 8004216:	b29b      	uxth	r3, r3
 8004218:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	4413      	add	r3, r2
 8004224:	881b      	ldrh	r3, [r3, #0]
 8004226:	b29b      	uxth	r3, r3
 8004228:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800422c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004230:	b29c      	uxth	r4, r3
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	441a      	add	r2, r3
 800423c:	4b12      	ldr	r3, [pc, #72]	; (8004288 <USB_ActivateEndpoint+0x580>)
 800423e:	4323      	orrs	r3, r4
 8004240:	b29b      	uxth	r3, r3
 8004242:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	4413      	add	r3, r2
 800424e:	881b      	ldrh	r3, [r3, #0]
 8004250:	b29b      	uxth	r3, r3
 8004252:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800425a:	b29c      	uxth	r4, r3
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	441a      	add	r2, r3
 8004266:	4b08      	ldr	r3, [pc, #32]	; (8004288 <USB_ActivateEndpoint+0x580>)
 8004268:	4323      	orrs	r3, r4
 800426a:	b29b      	uxth	r3, r3
 800426c:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bc90      	pop	{r4, r7}
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	ffff8180 	.word	0xffff8180
 8004280:	ffffc080 	.word	0xffffc080
 8004284:	ffff80c0 	.word	0xffff80c0
 8004288:	ffff8080 	.word	0xffff8080

0800428c <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800428c:	b490      	push	{r4, r7}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0) 
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	7a9b      	ldrb	r3, [r3, #10]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d16d      	bne.n	800437a <USB_DeactivateEndpoint+0xee>
  {
    if (ep->is_in)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	785b      	ldrb	r3, [r3, #1]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d034      	beq.n	8004310 <USB_DeactivateEndpoint+0x84>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	881b      	ldrh	r3, [r3, #0]
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d013      	beq.n	80042e4 <USB_DeactivateEndpoint+0x58>
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	4413      	add	r3, r2
 80042c6:	881b      	ldrh	r3, [r3, #0]
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	f640 730f 	movw	r3, #3855	; 0xf0f
 80042ce:	4013      	ands	r3, r2
 80042d0:	b299      	uxth	r1, r3
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	441a      	add	r2, r3
 80042dc:	4b68      	ldr	r3, [pc, #416]	; (8004480 <USB_DeactivateEndpoint+0x1f4>)
 80042de:	430b      	orrs	r3, r1
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	4413      	add	r3, r2
 80042ee:	881b      	ldrh	r3, [r3, #0]
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042fa:	b29c      	uxth	r4, r3
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	441a      	add	r2, r3
 8004306:	4b5f      	ldr	r3, [pc, #380]	; (8004484 <USB_DeactivateEndpoint+0x1f8>)
 8004308:	4323      	orrs	r3, r4
 800430a:	b29b      	uxth	r3, r3
 800430c:	8013      	strh	r3, [r2, #0]
 800430e:	e139      	b.n	8004584 <USB_DeactivateEndpoint+0x2f8>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4413      	add	r3, r2
 800431a:	881b      	ldrh	r3, [r3, #0]
 800431c:	b29b      	uxth	r3, r3
 800431e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d013      	beq.n	800434e <USB_DeactivateEndpoint+0xc2>
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	4413      	add	r3, r2
 8004330:	881b      	ldrh	r3, [r3, #0]
 8004332:	b29a      	uxth	r2, r3
 8004334:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004338:	4013      	ands	r3, r2
 800433a:	b299      	uxth	r1, r3
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	441a      	add	r2, r3
 8004346:	4b50      	ldr	r3, [pc, #320]	; (8004488 <USB_DeactivateEndpoint+0x1fc>)
 8004348:	430b      	orrs	r3, r1
 800434a:	b29b      	uxth	r3, r3
 800434c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	4413      	add	r3, r2
 8004358:	881b      	ldrh	r3, [r3, #0]
 800435a:	b29b      	uxth	r3, r3
 800435c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004360:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004364:	b29c      	uxth	r4, r3
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	441a      	add	r2, r3
 8004370:	4b44      	ldr	r3, [pc, #272]	; (8004484 <USB_DeactivateEndpoint+0x1f8>)
 8004372:	4323      	orrs	r3, r4
 8004374:	b29b      	uxth	r3, r3
 8004376:	8013      	strh	r3, [r2, #0]
 8004378:	e104      	b.n	8004584 <USB_DeactivateEndpoint+0x2f8>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	785b      	ldrb	r3, [r3, #1]
 800437e:	2b00      	cmp	r3, #0
 8004380:	f040 8084 	bne.w	800448c <USB_DeactivateEndpoint+0x200>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	b29b      	uxth	r3, r3
 8004392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d013      	beq.n	80043c2 <USB_DeactivateEndpoint+0x136>
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	4413      	add	r3, r2
 80043a4:	881b      	ldrh	r3, [r3, #0]
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	f640 730f 	movw	r3, #3855	; 0xf0f
 80043ac:	4013      	ands	r3, r2
 80043ae:	b299      	uxth	r1, r3
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	441a      	add	r2, r3
 80043ba:	4b33      	ldr	r3, [pc, #204]	; (8004488 <USB_DeactivateEndpoint+0x1fc>)
 80043bc:	430b      	orrs	r3, r1
 80043be:	b29b      	uxth	r3, r3
 80043c0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	4413      	add	r3, r2
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d013      	beq.n	8004400 <USB_DeactivateEndpoint+0x174>
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	4413      	add	r3, r2
 80043e2:	881b      	ldrh	r3, [r3, #0]
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	f640 730f 	movw	r3, #3855	; 0xf0f
 80043ea:	4013      	ands	r3, r2
 80043ec:	b299      	uxth	r1, r3
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	441a      	add	r2, r3
 80043f8:	4b21      	ldr	r3, [pc, #132]	; (8004480 <USB_DeactivateEndpoint+0x1f4>)
 80043fa:	430b      	orrs	r3, r1
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	b29a      	uxth	r2, r3
 800440e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004412:	4013      	ands	r3, r2
 8004414:	b299      	uxth	r1, r3
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	441a      	add	r2, r3
 8004420:	4b17      	ldr	r3, [pc, #92]	; (8004480 <USB_DeactivateEndpoint+0x1f4>)
 8004422:	430b      	orrs	r3, r1
 8004424:	b29b      	uxth	r3, r3
 8004426:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	4413      	add	r3, r2
 8004432:	881b      	ldrh	r3, [r3, #0]
 8004434:	b29b      	uxth	r3, r3
 8004436:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800443a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800443e:	b29c      	uxth	r4, r3
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	441a      	add	r2, r3
 800444a:	4b0e      	ldr	r3, [pc, #56]	; (8004484 <USB_DeactivateEndpoint+0x1f8>)
 800444c:	4323      	orrs	r3, r4
 800444e:	b29b      	uxth	r3, r3
 8004450:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	b29b      	uxth	r3, r3
 8004460:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004464:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004468:	b29c      	uxth	r4, r3
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	441a      	add	r2, r3
 8004474:	4b03      	ldr	r3, [pc, #12]	; (8004484 <USB_DeactivateEndpoint+0x1f8>)
 8004476:	4323      	orrs	r3, r4
 8004478:	b29b      	uxth	r3, r3
 800447a:	8013      	strh	r3, [r2, #0]
 800447c:	e082      	b.n	8004584 <USB_DeactivateEndpoint+0x2f8>
 800447e:	bf00      	nop
 8004480:	ffff80c0 	.word	0xffff80c0
 8004484:	ffff8080 	.word	0xffff8080
 8004488:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	4413      	add	r3, r2
 8004496:	881b      	ldrh	r3, [r3, #0]
 8004498:	b29b      	uxth	r3, r3
 800449a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d013      	beq.n	80044ca <USB_DeactivateEndpoint+0x23e>
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	4413      	add	r3, r2
 80044ac:	881b      	ldrh	r3, [r3, #0]
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	f640 730f 	movw	r3, #3855	; 0xf0f
 80044b4:	4013      	ands	r3, r2
 80044b6:	b299      	uxth	r1, r3
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	441a      	add	r2, r3
 80044c2:	4b33      	ldr	r3, [pc, #204]	; (8004590 <USB_DeactivateEndpoint+0x304>)
 80044c4:	430b      	orrs	r3, r1
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4413      	add	r3, r2
 80044d4:	881b      	ldrh	r3, [r3, #0]
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d013      	beq.n	8004508 <USB_DeactivateEndpoint+0x27c>
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	4413      	add	r3, r2
 80044ea:	881b      	ldrh	r3, [r3, #0]
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	f640 730f 	movw	r3, #3855	; 0xf0f
 80044f2:	4013      	ands	r3, r2
 80044f4:	b299      	uxth	r1, r3
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	781b      	ldrb	r3, [r3, #0]
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	441a      	add	r2, r3
 8004500:	4b24      	ldr	r3, [pc, #144]	; (8004594 <USB_DeactivateEndpoint+0x308>)
 8004502:	430b      	orrs	r3, r1
 8004504:	b29b      	uxth	r3, r3
 8004506:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	4413      	add	r3, r2
 8004512:	881b      	ldrh	r3, [r3, #0]
 8004514:	b29a      	uxth	r2, r3
 8004516:	f640 730f 	movw	r3, #3855	; 0xf0f
 800451a:	4013      	ands	r3, r2
 800451c:	b299      	uxth	r1, r3
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	441a      	add	r2, r3
 8004528:	4b19      	ldr	r3, [pc, #100]	; (8004590 <USB_DeactivateEndpoint+0x304>)
 800452a:	430b      	orrs	r3, r1
 800452c:	b29b      	uxth	r3, r3
 800452e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	4413      	add	r3, r2
 800453a:	881b      	ldrh	r3, [r3, #0]
 800453c:	b29b      	uxth	r3, r3
 800453e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004542:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004546:	b29c      	uxth	r4, r3
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	441a      	add	r2, r3
 8004552:	4b11      	ldr	r3, [pc, #68]	; (8004598 <USB_DeactivateEndpoint+0x30c>)
 8004554:	4323      	orrs	r3, r4
 8004556:	b29b      	uxth	r3, r3
 8004558:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	4413      	add	r3, r2
 8004564:	881b      	ldrh	r3, [r3, #0]
 8004566:	b29b      	uxth	r3, r3
 8004568:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800456c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004570:	b29c      	uxth	r4, r3
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	441a      	add	r2, r3
 800457c:	4b06      	ldr	r3, [pc, #24]	; (8004598 <USB_DeactivateEndpoint+0x30c>)
 800457e:	4323      	orrs	r3, r4
 8004580:	b29b      	uxth	r3, r3
 8004582:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3708      	adds	r7, #8
 800458a:	46bd      	mov	sp, r7
 800458c:	bc90      	pop	{r4, r7}
 800458e:	4770      	bx	lr
 8004590:	ffffc080 	.word	0xffffc080
 8004594:	ffff80c0 	.word	0xffff80c0
 8004598:	ffff8080 	.word	0xffff8080

0800459c <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 800459c:	b590      	push	{r4, r7, lr}
 800459e:	b08d      	sub	sp, #52	; 0x34
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer = 0;
 80045a6:	2300      	movs	r3, #0
 80045a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t len = ep->xfer_len;
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* IN endpoint */
  if (ep->is_in == 1)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	785b      	ldrb	r3, [r3, #1]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	f040 8149 	bne.w	800484c <USB_EPStartXfer+0x2b0>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	699a      	ldr	r2, [r3, #24]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d909      	bls.n	80045da <USB_EPStartXfer+0x3e>
    {
      len=ep->maxpacket;
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	699a      	ldr	r2, [r3, #24]
 80045d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d2:	1ad2      	subs	r2, r2, r3
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	619a      	str	r2, [r3, #24]
 80045d8:	e005      	b.n	80045e6 <USB_EPStartXfer+0x4a>
    }
    else
    {  
      len=ep->xfer_len;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	2200      	movs	r2, #0
 80045e4:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0) 
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	7a9b      	ldrb	r3, [r3, #10]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d11b      	bne.n	8004626 <USB_EPStartXfer+0x8a>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	6959      	ldr	r1, [r3, #20]
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	889a      	ldrh	r2, [r3, #4]
 80045f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 fb7d 	bl	8004cfa <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004606:	b29b      	uxth	r3, r3
 8004608:	461a      	mov	r2, r3
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	4413      	add	r3, r2
 8004612:	3302      	adds	r3, #2
 8004614:	005a      	lsls	r2, r3, #1
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4413      	add	r3, r2
 800461a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800461e:	461a      	mov	r2, r3
 8004620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004622:	6013      	str	r3, [r2, #0]
 8004624:	e0f6      	b.n	8004814 <USB_EPStartXfer+0x278>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	4413      	add	r3, r2
 8004630:	881b      	ldrh	r3, [r3, #0]
 8004632:	b29b      	uxth	r3, r3
 8004634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004638:	2b00      	cmp	r3, #0
 800463a:	d059      	beq.n	80046f0 <USB_EPStartXfer+0x154>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	785b      	ldrb	r3, [r3, #1]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d13b      	bne.n	80046bc <USB_EPStartXfer+0x120>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800464a:	b29b      	uxth	r3, r3
 800464c:	461a      	mov	r2, r3
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	00db      	lsls	r3, r3, #3
 8004654:	4413      	add	r3, r2
 8004656:	3306      	adds	r3, #6
 8004658:	005a      	lsls	r2, r3, #1
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4413      	add	r3, r2
 800465e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004662:	60bb      	str	r3, [r7, #8]
 8004664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004666:	2b3e      	cmp	r3, #62	; 0x3e
 8004668:	d916      	bls.n	8004698 <USB_EPStartXfer+0xfc>
 800466a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800466c:	095b      	lsrs	r3, r3, #5
 800466e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004672:	f003 031f 	and.w	r3, r3, #31
 8004676:	2b00      	cmp	r3, #0
 8004678:	d102      	bne.n	8004680 <USB_EPStartXfer+0xe4>
 800467a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800467c:	3b01      	subs	r3, #1
 800467e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004680:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004682:	029b      	lsls	r3, r3, #10
 8004684:	b29b      	uxth	r3, r3
 8004686:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800468a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800468e:	b29b      	uxth	r3, r3
 8004690:	461a      	mov	r2, r3
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	601a      	str	r2, [r3, #0]
 8004696:	e027      	b.n	80046e8 <USB_EPStartXfer+0x14c>
 8004698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800469a:	085b      	lsrs	r3, r3, #1
 800469c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800469e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a0:	f003 0301 	and.w	r3, r3, #1
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d002      	beq.n	80046ae <USB_EPStartXfer+0x112>
 80046a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80046aa:	3301      	adds	r3, #1
 80046ac:	84fb      	strh	r3, [r7, #38]	; 0x26
 80046ae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80046b0:	029b      	lsls	r3, r3, #10
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	461a      	mov	r2, r3
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	601a      	str	r2, [r3, #0]
 80046ba:	e015      	b.n	80046e8 <USB_EPStartXfer+0x14c>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	785b      	ldrb	r3, [r3, #1]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d111      	bne.n	80046e8 <USB_EPStartXfer+0x14c>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	461a      	mov	r2, r3
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	4413      	add	r3, r2
 80046d6:	3302      	adds	r3, #2
 80046d8:	005a      	lsls	r2, r3, #1
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046e2:	461a      	mov	r2, r3
 80046e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e6:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr1;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	891b      	ldrh	r3, [r3, #8]
 80046ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80046ee:	e058      	b.n	80047a2 <USB_EPStartXfer+0x206>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	785b      	ldrb	r3, [r3, #1]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d13b      	bne.n	8004770 <USB_EPStartXfer+0x1d4>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046fe:	b29b      	uxth	r3, r3
 8004700:	461a      	mov	r2, r3
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	00db      	lsls	r3, r3, #3
 8004708:	4413      	add	r3, r2
 800470a:	3302      	adds	r3, #2
 800470c:	005a      	lsls	r2, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4413      	add	r3, r2
 8004712:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471a:	2b3e      	cmp	r3, #62	; 0x3e
 800471c:	d916      	bls.n	800474c <USB_EPStartXfer+0x1b0>
 800471e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004720:	095b      	lsrs	r3, r3, #5
 8004722:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004726:	f003 031f 	and.w	r3, r3, #31
 800472a:	2b00      	cmp	r3, #0
 800472c:	d102      	bne.n	8004734 <USB_EPStartXfer+0x198>
 800472e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004730:	3b01      	subs	r3, #1
 8004732:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004734:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004736:	029b      	lsls	r3, r3, #10
 8004738:	b29b      	uxth	r3, r3
 800473a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800473e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004742:	b29b      	uxth	r3, r3
 8004744:	461a      	mov	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	e027      	b.n	800479c <USB_EPStartXfer+0x200>
 800474c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474e:	085b      	lsrs	r3, r3, #1
 8004750:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d002      	beq.n	8004762 <USB_EPStartXfer+0x1c6>
 800475c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800475e:	3301      	adds	r3, #1
 8004760:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004762:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004764:	029b      	lsls	r3, r3, #10
 8004766:	b29b      	uxth	r3, r3
 8004768:	461a      	mov	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	601a      	str	r2, [r3, #0]
 800476e:	e015      	b.n	800479c <USB_EPStartXfer+0x200>
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	785b      	ldrb	r3, [r3, #1]
 8004774:	2b01      	cmp	r3, #1
 8004776:	d111      	bne.n	800479c <USB_EPStartXfer+0x200>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800477e:	b29b      	uxth	r3, r3
 8004780:	461a      	mov	r2, r3
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	4413      	add	r3, r2
 800478a:	3302      	adds	r3, #2
 800478c:	005a      	lsls	r2, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4413      	add	r3, r2
 8004792:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004796:	461a      	mov	r2, r3
 8004798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800479a:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr0;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	88db      	ldrh	r3, [r3, #6]
 80047a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	6959      	ldr	r1, [r3, #20]
 80047a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 faa4 	bl	8004cfa <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	785b      	ldrb	r3, [r3, #1]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d114      	bne.n	80047e4 <USB_EPStartXfer+0x248>
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	781b      	ldrb	r3, [r3, #0]
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	4413      	add	r3, r2
 80047c4:	881b      	ldrh	r3, [r3, #0]
 80047c6:	b29a      	uxth	r2, r3
 80047c8:	f640 730f 	movw	r3, #3855	; 0xf0f
 80047cc:	4013      	ands	r3, r2
 80047ce:	b299      	uxth	r1, r3
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	441a      	add	r2, r3
 80047da:	4b92      	ldr	r3, [pc, #584]	; (8004a24 <USB_EPStartXfer+0x488>)
 80047dc:	430b      	orrs	r3, r1
 80047de:	b29b      	uxth	r3, r3
 80047e0:	8013      	strh	r3, [r2, #0]
 80047e2:	e017      	b.n	8004814 <USB_EPStartXfer+0x278>
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	785b      	ldrb	r3, [r3, #1]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d113      	bne.n	8004814 <USB_EPStartXfer+0x278>
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	4413      	add	r3, r2
 80047f6:	881b      	ldrh	r3, [r3, #0]
 80047f8:	b29a      	uxth	r2, r3
 80047fa:	f640 730f 	movw	r3, #3855	; 0xf0f
 80047fe:	4013      	ands	r3, r2
 8004800:	b299      	uxth	r1, r3
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	441a      	add	r2, r3
 800480c:	4b86      	ldr	r3, [pc, #536]	; (8004a28 <USB_EPStartXfer+0x48c>)
 800480e:	430b      	orrs	r3, r1
 8004810:	b29b      	uxth	r3, r3
 8004812:	8013      	strh	r3, [r2, #0]
    }
    
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4413      	add	r3, r2
 800481e:	881b      	ldrh	r3, [r3, #0]
 8004820:	b29b      	uxth	r3, r3
 8004822:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004826:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800482a:	b29c      	uxth	r4, r3
 800482c:	f084 0310 	eor.w	r3, r4, #16
 8004830:	b29c      	uxth	r4, r3
 8004832:	f084 0320 	eor.w	r3, r4, #32
 8004836:	b29c      	uxth	r4, r3
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	441a      	add	r2, r3
 8004842:	4b7a      	ldr	r3, [pc, #488]	; (8004a2c <USB_EPStartXfer+0x490>)
 8004844:	4323      	orrs	r3, r4
 8004846:	b29b      	uxth	r3, r3
 8004848:	8013      	strh	r3, [r2, #0]
 800484a:	e122      	b.n	8004a92 <USB_EPStartXfer+0x4f6>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	699a      	ldr	r2, [r3, #24]
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	429a      	cmp	r2, r3
 8004856:	d909      	bls.n	800486c <USB_EPStartXfer+0x2d0>
    {
      len=ep->maxpacket;
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	699a      	ldr	r2, [r3, #24]
 8004862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004864:	1ad2      	subs	r2, r2, r3
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	619a      	str	r2, [r3, #24]
 800486a:	e005      	b.n	8004878 <USB_EPStartXfer+0x2dc>
    }
    else
    {
      len=ep->xfer_len;
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2200      	movs	r2, #0
 8004876:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0) 
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	7a9b      	ldrb	r3, [r3, #10]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d13b      	bne.n	80048f8 <USB_EPStartXfer+0x35c>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004886:	b29b      	uxth	r3, r3
 8004888:	461a      	mov	r2, r3
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	4413      	add	r3, r2
 8004892:	3306      	adds	r3, #6
 8004894:	005a      	lsls	r2, r3, #1
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4413      	add	r3, r2
 800489a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800489e:	613b      	str	r3, [r7, #16]
 80048a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a2:	2b3e      	cmp	r3, #62	; 0x3e
 80048a4:	d916      	bls.n	80048d4 <USB_EPStartXfer+0x338>
 80048a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a8:	095b      	lsrs	r3, r3, #5
 80048aa:	847b      	strh	r3, [r7, #34]	; 0x22
 80048ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ae:	f003 031f 	and.w	r3, r3, #31
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d102      	bne.n	80048bc <USB_EPStartXfer+0x320>
 80048b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80048b8:	3b01      	subs	r3, #1
 80048ba:	847b      	strh	r3, [r7, #34]	; 0x22
 80048bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80048be:	029b      	lsls	r3, r3, #10
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	461a      	mov	r2, r3
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	e0c3      	b.n	8004a5c <USB_EPStartXfer+0x4c0>
 80048d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d6:	085b      	lsrs	r3, r3, #1
 80048d8:	847b      	strh	r3, [r7, #34]	; 0x22
 80048da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d002      	beq.n	80048ea <USB_EPStartXfer+0x34e>
 80048e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80048e6:	3301      	adds	r3, #1
 80048e8:	847b      	strh	r3, [r7, #34]	; 0x22
 80048ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80048ec:	029b      	lsls	r3, r3, #10
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	461a      	mov	r2, r3
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	601a      	str	r2, [r3, #0]
 80048f6:	e0b1      	b.n	8004a5c <USB_EPStartXfer+0x4c0>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	785b      	ldrb	r3, [r3, #1]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d13b      	bne.n	8004978 <USB_EPStartXfer+0x3dc>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004906:	b29b      	uxth	r3, r3
 8004908:	461a      	mov	r2, r3
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	4413      	add	r3, r2
 8004912:	3302      	adds	r3, #2
 8004914:	005a      	lsls	r2, r3, #1
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4413      	add	r3, r2
 800491a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800491e:	61bb      	str	r3, [r7, #24]
 8004920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004922:	2b3e      	cmp	r3, #62	; 0x3e
 8004924:	d916      	bls.n	8004954 <USB_EPStartXfer+0x3b8>
 8004926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004928:	095b      	lsrs	r3, r3, #5
 800492a:	843b      	strh	r3, [r7, #32]
 800492c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492e:	f003 031f 	and.w	r3, r3, #31
 8004932:	2b00      	cmp	r3, #0
 8004934:	d102      	bne.n	800493c <USB_EPStartXfer+0x3a0>
 8004936:	8c3b      	ldrh	r3, [r7, #32]
 8004938:	3b01      	subs	r3, #1
 800493a:	843b      	strh	r3, [r7, #32]
 800493c:	8c3b      	ldrh	r3, [r7, #32]
 800493e:	029b      	lsls	r3, r3, #10
 8004940:	b29b      	uxth	r3, r3
 8004942:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004946:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800494a:	b29b      	uxth	r3, r3
 800494c:	461a      	mov	r2, r3
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	601a      	str	r2, [r3, #0]
 8004952:	e027      	b.n	80049a4 <USB_EPStartXfer+0x408>
 8004954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004956:	085b      	lsrs	r3, r3, #1
 8004958:	843b      	strh	r3, [r7, #32]
 800495a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495c:	f003 0301 	and.w	r3, r3, #1
 8004960:	2b00      	cmp	r3, #0
 8004962:	d002      	beq.n	800496a <USB_EPStartXfer+0x3ce>
 8004964:	8c3b      	ldrh	r3, [r7, #32]
 8004966:	3301      	adds	r3, #1
 8004968:	843b      	strh	r3, [r7, #32]
 800496a:	8c3b      	ldrh	r3, [r7, #32]
 800496c:	029b      	lsls	r3, r3, #10
 800496e:	b29b      	uxth	r3, r3
 8004970:	461a      	mov	r2, r3
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	601a      	str	r2, [r3, #0]
 8004976:	e015      	b.n	80049a4 <USB_EPStartXfer+0x408>
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	785b      	ldrb	r3, [r3, #1]
 800497c:	2b01      	cmp	r3, #1
 800497e:	d111      	bne.n	80049a4 <USB_EPStartXfer+0x408>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004986:	b29b      	uxth	r3, r3
 8004988:	461a      	mov	r2, r3
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	00db      	lsls	r3, r3, #3
 8004990:	4413      	add	r3, r2
 8004992:	3302      	adds	r3, #2
 8004994:	005a      	lsls	r2, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4413      	add	r3, r2
 800499a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800499e:	461a      	mov	r2, r3
 80049a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a2:	6013      	str	r3, [r2, #0]
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	785b      	ldrb	r3, [r3, #1]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d141      	bne.n	8004a30 <USB_EPStartXfer+0x494>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	461a      	mov	r2, r3
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	4413      	add	r3, r2
 80049be:	3306      	adds	r3, #6
 80049c0:	005a      	lsls	r2, r3, #1
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4413      	add	r3, r2
 80049c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049ca:	617b      	str	r3, [r7, #20]
 80049cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ce:	2b3e      	cmp	r3, #62	; 0x3e
 80049d0:	d916      	bls.n	8004a00 <USB_EPStartXfer+0x464>
 80049d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d4:	095b      	lsrs	r3, r3, #5
 80049d6:	83fb      	strh	r3, [r7, #30]
 80049d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049da:	f003 031f 	and.w	r3, r3, #31
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d102      	bne.n	80049e8 <USB_EPStartXfer+0x44c>
 80049e2:	8bfb      	ldrh	r3, [r7, #30]
 80049e4:	3b01      	subs	r3, #1
 80049e6:	83fb      	strh	r3, [r7, #30]
 80049e8:	8bfb      	ldrh	r3, [r7, #30]
 80049ea:	029b      	lsls	r3, r3, #10
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	461a      	mov	r2, r3
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	e02d      	b.n	8004a5c <USB_EPStartXfer+0x4c0>
 8004a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a02:	085b      	lsrs	r3, r3, #1
 8004a04:	83fb      	strh	r3, [r7, #30]
 8004a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d002      	beq.n	8004a16 <USB_EPStartXfer+0x47a>
 8004a10:	8bfb      	ldrh	r3, [r7, #30]
 8004a12:	3301      	adds	r3, #1
 8004a14:	83fb      	strh	r3, [r7, #30]
 8004a16:	8bfb      	ldrh	r3, [r7, #30]
 8004a18:	029b      	lsls	r3, r3, #10
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	e01b      	b.n	8004a5c <USB_EPStartXfer+0x4c0>
 8004a24:	ffff80c0 	.word	0xffff80c0
 8004a28:	ffffc080 	.word	0xffffc080
 8004a2c:	ffff8080 	.word	0xffff8080
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	785b      	ldrb	r3, [r3, #1]
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d111      	bne.n	8004a5c <USB_EPStartXfer+0x4c0>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	461a      	mov	r2, r3
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	4413      	add	r3, r2
 8004a4a:	3302      	adds	r3, #2
 8004a4c:	005a      	lsls	r2, r3, #1
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4413      	add	r3, r2
 8004a52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a56:	461a      	mov	r2, r3
 8004a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5a:	6013      	str	r3, [r2, #0]
    }
    
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4413      	add	r3, r2
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a72:	b29c      	uxth	r4, r3
 8004a74:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004a78:	b29c      	uxth	r4, r3
 8004a7a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004a7e:	b29c      	uxth	r4, r3
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	441a      	add	r2, r3
 8004a8a:	4b04      	ldr	r3, [pc, #16]	; (8004a9c <USB_EPStartXfer+0x500>)
 8004a8c:	4323      	orrs	r3, r4
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	8013      	strh	r3, [r2, #0]
  }
  
  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3734      	adds	r7, #52	; 0x34
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd90      	pop	{r4, r7, pc}
 8004a9c:	ffff8080 	.word	0xffff8080

08004aa0 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8004aa0:	b490      	push	{r4, r7}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  if (ep->num == 0)
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d118      	bne.n	8004ae4 <USB_EPSetStall+0x44>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4413      	add	r3, r2
 8004abc:	881b      	ldrh	r3, [r3, #0]
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
 8004ac4:	401c      	ands	r4, r3
 8004ac6:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
 8004aca:	f084 0410 	eor.w	r4, r4, #16
 8004ace:	b2a1      	uxth	r1, r4
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	441a      	add	r2, r3
 8004ada:	4b20      	ldr	r3, [pc, #128]	; (8004b5c <USB_EPSetStall+0xbc>)
 8004adc:	430b      	orrs	r3, r1
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	8013      	strh	r3, [r2, #0]
 8004ae2:	e034      	b.n	8004b4e <USB_EPSetStall+0xae>
  }
  else
  {
    if (ep->is_in)
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	785b      	ldrb	r3, [r3, #1]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d018      	beq.n	8004b1e <USB_EPSetStall+0x7e>
    {
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	4413      	add	r3, r2
 8004af6:	881b      	ldrh	r3, [r3, #0]
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004afe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b02:	b29c      	uxth	r4, r3
 8004b04:	f084 0310 	eor.w	r3, r4, #16
 8004b08:	b29c      	uxth	r4, r3
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	441a      	add	r2, r3
 8004b14:	4b11      	ldr	r3, [pc, #68]	; (8004b5c <USB_EPSetStall+0xbc>)
 8004b16:	4323      	orrs	r3, r4
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	8013      	strh	r3, [r2, #0]
 8004b1c:	e017      	b.n	8004b4e <USB_EPSetStall+0xae>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	4413      	add	r3, r2
 8004b28:	881b      	ldrh	r3, [r3, #0]
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b34:	b29c      	uxth	r4, r3
 8004b36:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004b3a:	b29c      	uxth	r4, r3
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	441a      	add	r2, r3
 8004b46:	4b05      	ldr	r3, [pc, #20]	; (8004b5c <USB_EPSetStall+0xbc>)
 8004b48:	4323      	orrs	r3, r4
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	8013      	strh	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3708      	adds	r7, #8
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bc90      	pop	{r4, r7}
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	ffff8080 	.word	0xffff8080

08004b60 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004b60:	b490      	push	{r4, r7}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  if (ep->is_in)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	785b      	ldrb	r3, [r3, #1]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d03a      	beq.n	8004be8 <USB_EPClearStall+0x88>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	4413      	add	r3, r2
 8004b7c:	881b      	ldrh	r3, [r3, #0]
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d013      	beq.n	8004bb0 <USB_EPClearStall+0x50>
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4413      	add	r3, r2
 8004b92:	881b      	ldrh	r3, [r3, #0]
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	b299      	uxth	r1, r3
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	441a      	add	r2, r3
 8004ba8:	4b2f      	ldr	r3, [pc, #188]	; (8004c68 <USB_EPClearStall+0x108>)
 8004baa:	430b      	orrs	r3, r1
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	4413      	add	r3, r2
 8004bba:	881b      	ldrh	r3, [r3, #0]
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bc6:	b29c      	uxth	r4, r3
 8004bc8:	f084 0310 	eor.w	r3, r4, #16
 8004bcc:	b29c      	uxth	r4, r3
 8004bce:	f084 0320 	eor.w	r3, r4, #32
 8004bd2:	b29c      	uxth	r4, r3
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	441a      	add	r2, r3
 8004bde:	4b23      	ldr	r3, [pc, #140]	; (8004c6c <USB_EPClearStall+0x10c>)
 8004be0:	4323      	orrs	r3, r4
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	8013      	strh	r3, [r2, #0]
 8004be6:	e039      	b.n	8004c5c <USB_EPClearStall+0xfc>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	4413      	add	r3, r2
 8004bf2:	881b      	ldrh	r3, [r3, #0]
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d013      	beq.n	8004c26 <USB_EPClearStall+0xc6>
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	4413      	add	r3, r2
 8004c08:	881b      	ldrh	r3, [r3, #0]
 8004c0a:	b29a      	uxth	r2, r3
 8004c0c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004c10:	4013      	ands	r3, r2
 8004c12:	b299      	uxth	r1, r3
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	441a      	add	r2, r3
 8004c1e:	4b14      	ldr	r3, [pc, #80]	; (8004c70 <USB_EPClearStall+0x110>)
 8004c20:	430b      	orrs	r3, r1
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	781b      	ldrb	r3, [r3, #0]
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	4413      	add	r3, r2
 8004c30:	881b      	ldrh	r3, [r3, #0]
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c3c:	b29c      	uxth	r4, r3
 8004c3e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004c42:	b29c      	uxth	r4, r3
 8004c44:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004c48:	b29c      	uxth	r4, r3
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	441a      	add	r2, r3
 8004c54:	4b05      	ldr	r3, [pc, #20]	; (8004c6c <USB_EPClearStall+0x10c>)
 8004c56:	4323      	orrs	r3, r4
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	8013      	strh	r3, [r2, #0]
  }
  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bc90      	pop	{r4, r7}
 8004c66:	4770      	bx	lr
 8004c68:	ffff80c0 	.word	0xffff80c0
 8004c6c:	ffff8080 	.word	0xffff8080
 8004c70:	ffffc080 	.word	0xffffc080

08004c74 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	70fb      	strb	r3, [r7, #3]
  if(address == 0) 
 8004c80:	78fb      	ldrb	r3, [r7, #3]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d103      	bne.n	8004c8e <USB_SetDevAddress+0x1a>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2280      	movs	r2, #128	; 0x80
 8004c8a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }
  
  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bc80      	pop	{r7}
 8004c98:	4770      	bx	lr

08004c9a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_TypeDef *USBx)
{
 8004c9a:	b480      	push	{r7}
 8004c9c:	b083      	sub	sp, #12
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
  UNUSED(USBx);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr

08004cae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_TypeDef *USBx)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b083      	sub	sp, #12
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  UNUSED(USBx);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bc80      	pop	{r7}
 8004cc0:	4770      	bx	lr

08004cc2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
 8004cc2:	b480      	push	{r7}
 8004cc4:	b085      	sub	sp, #20
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->ISTR;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bc80      	pop	{r7}
 8004ce2:	4770      	bx	lr

08004ce4 <USB_EP0_OutStart>:
  * @param  USBx : Selected device
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bc80      	pop	{r7}
 8004cf8:	4770      	bx	lr

08004cfa <USB_WritePMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004cfa:	b480      	push	{r7}
 8004cfc:	b08b      	sub	sp, #44	; 0x2c
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	60f8      	str	r0, [r7, #12]
 8004d02:	60b9      	str	r1, [r7, #8]
 8004d04:	4611      	mov	r1, r2
 8004d06:	461a      	mov	r2, r3
 8004d08:	460b      	mov	r3, r1
 8004d0a:	80fb      	strh	r3, [r7, #6]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8004d10:	88bb      	ldrh	r3, [r7, #4]
 8004d12:	3301      	adds	r3, #1
 8004d14:	105b      	asrs	r3, r3, #1
 8004d16:	61fb      	str	r3, [r7, #28]
  uint32_t index = 0, temp1 = 0, temp2 = 0;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	61bb      	str	r3, [r7, #24]
 8004d20:	2300      	movs	r3, #0
 8004d22:	617b      	str	r3, [r7, #20]
  uint16_t *pdwVal = NULL;
 8004d24:	2300      	movs	r3, #0
 8004d26:	623b      	str	r3, [r7, #32]
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8004d28:	88fb      	ldrh	r3, [r7, #6]
 8004d2a:	005b      	lsls	r3, r3, #1
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d36:	623b      	str	r3, [r7, #32]
  for (index = nbytes; index != 0; index--)
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d3c:	e01b      	b.n	8004d76 <USB_WritePMA+0x7c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	61bb      	str	r3, [r7, #24]
    pbUsrBuf++;
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	3301      	adds	r3, #1
 8004d48:	60bb      	str	r3, [r7, #8]
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	021b      	lsls	r3, r3, #8
 8004d50:	461a      	mov	r2, r3
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	617b      	str	r3, [r7, #20]
    *pdwVal++ = temp2;
 8004d58:	6a3b      	ldr	r3, [r7, #32]
 8004d5a:	1c9a      	adds	r2, r3, #2
 8004d5c:	623a      	str	r2, [r7, #32]
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	b292      	uxth	r2, r2
 8004d62:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8004d64:	6a3b      	ldr	r3, [r7, #32]
 8004d66:	3302      	adds	r3, #2
 8004d68:	623b      	str	r3, [r7, #32]
    pbUsrBuf++;
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 8004d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d72:	3b01      	subs	r3, #1
 8004d74:	627b      	str	r3, [r7, #36]	; 0x24
 8004d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d1e0      	bne.n	8004d3e <USB_WritePMA+0x44>
  }
}
 8004d7c:	bf00      	nop
 8004d7e:	372c      	adds	r7, #44	; 0x2c
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bc80      	pop	{r7}
 8004d84:	4770      	bx	lr

08004d86 <USB_ReadPMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004d86:	b480      	push	{r7}
 8004d88:	b089      	sub	sp, #36	; 0x24
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	60f8      	str	r0, [r7, #12]
 8004d8e:	60b9      	str	r1, [r7, #8]
 8004d90:	4611      	mov	r1, r2
 8004d92:	461a      	mov	r2, r3
 8004d94:	460b      	mov	r3, r1
 8004d96:	80fb      	strh	r3, [r7, #6]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8004d9c:	88bb      	ldrh	r3, [r7, #4]
 8004d9e:	3301      	adds	r3, #1
 8004da0:	105b      	asrs	r3, r3, #1
 8004da2:	617b      	str	r3, [r7, #20]
  uint32_t index = 0;
 8004da4:	2300      	movs	r3, #0
 8004da6:	61fb      	str	r3, [r7, #28]
  uint32_t *pdwVal = NULL;
 8004da8:	2300      	movs	r3, #0
 8004daa:	61bb      	str	r3, [r7, #24]
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8004dac:	88fb      	ldrh	r3, [r7, #6]
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	461a      	mov	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	4413      	add	r3, r2
 8004db6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dba:	61bb      	str	r3, [r7, #24]
  for (index = nbytes; index != 0; index--)
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	61fb      	str	r3, [r7, #28]
 8004dc0:	e00e      	b.n	8004de0 <USB_ReadPMA+0x5a>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	1d1a      	adds	r2, r3, #4
 8004dc6:	61ba      	str	r2, [r7, #24]
 8004dc8:	6819      	ldr	r1, [r3, #0]
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	1c5a      	adds	r2, r3, #1
 8004dce:	60ba      	str	r2, [r7, #8]
 8004dd0:	b28a      	uxth	r2, r1
 8004dd2:	801a      	strh	r2, [r3, #0]
    pbUsrBuf++;
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	61fb      	str	r3, [r7, #28]
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1ed      	bne.n	8004dc2 <USB_ReadPMA+0x3c>
  }
}
 8004de6:	bf00      	nop
 8004de8:	3724      	adds	r7, #36	; 0x24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bc80      	pop	{r7}
 8004dee:	4770      	bx	lr

08004df0 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	7c1b      	ldrb	r3, [r3, #16]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10e      	bne.n	8004e26 <USBD_CDC_Init+0x36>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004e08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e0c:	2202      	movs	r2, #2
 8004e0e:	2181      	movs	r1, #129	; 0x81
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f001 fd0c 	bl	800682e <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8004e16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	2101      	movs	r1, #1
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f001 fd05 	bl	800682e <USBD_LL_OpenEP>
 8004e24:	e00b      	b.n	8004e3e <USBD_CDC_Init+0x4e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004e26:	2340      	movs	r3, #64	; 0x40
 8004e28:	2202      	movs	r2, #2
 8004e2a:	2181      	movs	r1, #129	; 0x81
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f001 fcfe 	bl	800682e <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8004e32:	2340      	movs	r3, #64	; 0x40
 8004e34:	2202      	movs	r2, #2
 8004e36:	2101      	movs	r1, #1
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f001 fcf8 	bl	800682e <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8004e3e:	2308      	movs	r3, #8
 8004e40:	2203      	movs	r2, #3
 8004e42:	2182      	movs	r1, #130	; 0x82
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f001 fcf2 	bl	800682e <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8004e4a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004e4e:	f001 fe0f 	bl	8006a70 <USBD_static_malloc>
 8004e52:	4602      	mov	r2, r0
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d102      	bne.n	8004e6a <USBD_CDC_Init+0x7a>
  {
    ret = 1; 
 8004e64:	2301      	movs	r3, #1
 8004e66:	73fb      	strb	r3, [r7, #15]
 8004e68:	e026      	b.n	8004eb8 <USBD_CDC_Init+0xc8>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004e70:	60bb      	str	r3, [r7, #8]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState =0;
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	7c1b      	ldrb	r3, [r3, #16]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d109      	bne.n	8004ea8 <USBD_CDC_Init+0xb8>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004e9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f001 fdae 	bl	8006a02 <USBD_LL_PrepareReceive>
 8004ea6:	e007      	b.n	8004eb8 <USBD_CDC_Init+0xc8>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004eae:	2340      	movs	r3, #64	; 0x40
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f001 fda5 	bl	8006a02 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    
    
  }
  return ret;
 8004eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b084      	sub	sp, #16
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
 8004eca:	460b      	mov	r3, r1
 8004ecc:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	73fb      	strb	r3, [r7, #15]
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8004ed2:	2181      	movs	r1, #129	; 0x81
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f001 fcd0 	bl	800687a <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8004eda:	2101      	movs	r1, #1
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f001 fccc 	bl	800687a <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8004ee2:	2182      	movs	r1, #130	; 0x82
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f001 fcc8 	bl	800687a <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00e      	beq.n	8004f12 <USBD_CDC_DeInit+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004f04:	4618      	mov	r0, r3
 8004f06:	f001 fdbf 	bl	8006a88 <USBD_static_free>
    pdev->pClassData = NULL;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  }
  
  return ret;
 8004f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3710      	adds	r7, #16
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004f2c:	60fb      	str	r3, [r7, #12]
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d03a      	beq.n	8004fb0 <USBD_CDC_Setup+0x94>
 8004f3a:	2b20      	cmp	r3, #32
 8004f3c:	d000      	beq.n	8004f40 <USBD_CDC_Setup+0x24>
    case USB_REQ_SET_INTERFACE :
      break;
    }
 
  default: 
    break;
 8004f3e:	e043      	b.n	8004fc8 <USBD_CDC_Setup+0xac>
    if (req->wLength)
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	88db      	ldrh	r3, [r3, #6]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d029      	beq.n	8004f9c <USBD_CDC_Setup+0x80>
      if (req->bmRequest & 0x80)
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	b25b      	sxtb	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	da11      	bge.n	8004f76 <USBD_CDC_Setup+0x5a>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8004f5e:	68f9      	ldr	r1, [r7, #12]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	88d2      	ldrh	r2, [r2, #6]
 8004f64:	4798      	blx	r3
                            (uint8_t *)hcdc->data,
 8004f66:	68f9      	ldr	r1, [r7, #12]
          USBD_CtlSendData (pdev, 
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	88db      	ldrh	r3, [r3, #6]
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f001 f80e 	bl	8005f90 <USBD_CtlSendData>
    break;
 8004f74:	e029      	b.n	8004fca <USBD_CDC_Setup+0xae>
        hcdc->CmdOpCode = req->bRequest;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	785a      	ldrb	r2, [r3, #1]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	88db      	ldrh	r3, [r3, #6]
 8004f84:	b2da      	uxtb	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
                           (uint8_t *)hcdc->data,
 8004f8c:	68f9      	ldr	r1, [r7, #12]
        USBD_CtlPrepareRx (pdev, 
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	88db      	ldrh	r3, [r3, #6]
 8004f92:	461a      	mov	r2, r3
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f001 f829 	bl	8005fec <USBD_CtlPrepareRx>
    break;
 8004f9a:	e016      	b.n	8004fca <USBD_CDC_Setup+0xae>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	7850      	ldrb	r0, [r2, #1]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	6839      	ldr	r1, [r7, #0]
 8004fac:	4798      	blx	r3
    break;
 8004fae:	e00c      	b.n	8004fca <USBD_CDC_Setup+0xae>
    switch (req->bRequest)
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	785b      	ldrb	r3, [r3, #1]
 8004fb4:	2b0a      	cmp	r3, #10
 8004fb6:	d001      	beq.n	8004fbc <USBD_CDC_Setup+0xa0>
 8004fb8:	2b0b      	cmp	r3, #11
      break;
 8004fba:	e005      	b.n	8004fc8 <USBD_CDC_Setup+0xac>
      USBD_CtlSendData (pdev,
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	4905      	ldr	r1, [pc, #20]	; (8004fd4 <USBD_CDC_Setup+0xb8>)
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 ffe5 	bl	8005f90 <USBD_CtlSendData>
      break;
 8004fc6:	bf00      	nop
    break;
 8004fc8:	bf00      	nop
  }
  return USBD_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	2000034e 	.word	0x2000034e

08004fd8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004fea:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d005      	beq.n	8005002 <USBD_CDC_DataIn+0x2a>
  {
    
    hcdc->TxState = 0;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    return USBD_OK;
 8004ffe:	2300      	movs	r3, #0
 8005000:	e000      	b.n	8005004 <USBD_CDC_DataIn+0x2c>
  }
  else
  {
    return USBD_FAIL;
 8005002:	2302      	movs	r3, #2
  }
}
 8005004:	4618      	mov	r0, r3
 8005006:	3714      	adds	r7, #20
 8005008:	46bd      	mov	sp, r7
 800500a:	bc80      	pop	{r7}
 800500c:	4770      	bx	lr

0800500e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 800500e:	b580      	push	{r7, lr}
 8005010:	b084      	sub	sp, #16
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
 8005016:	460b      	mov	r3, r1
 8005018:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005020:	60fb      	str	r3, [r7, #12]
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8005022:	78fb      	ldrb	r3, [r7, #3]
 8005024:	4619      	mov	r1, r3
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f001 fd0e 	bl	8006a48 <USBD_LL_GetRxDataSize>
 800502c:	4602      	mov	r2, r0
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00d      	beq.n	800505a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005052:	4611      	mov	r1, r2
 8005054:	4798      	blx	r3

    return USBD_OK;
 8005056:	2300      	movs	r3, #0
 8005058:	e000      	b.n	800505c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800505a:	2302      	movs	r3, #2
  }
}
 800505c:	4618      	mov	r0, r3
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005072:	60fb      	str	r3, [r7, #12]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800507a:	2b00      	cmp	r3, #0
 800507c:	d015      	beq.n	80050aa <USBD_CDC_EP0_RxReady+0x46>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005084:	2bff      	cmp	r3, #255	; 0xff
 8005086:	d010      	beq.n	80050aa <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8005096:	68f9      	ldr	r1, [r7, #12]
                                                      hcdc->CmdLength);
 8005098:	68fa      	ldr	r2, [r7, #12]
 800509a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800509e:	b292      	uxth	r2, r2
 80050a0:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFF; 
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	22ff      	movs	r2, #255	; 0xff
 80050a6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      
  }
  return USBD_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2243      	movs	r2, #67	; 0x43
 80050c0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80050c2:	4b03      	ldr	r3, [pc, #12]	; (80050d0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bc80      	pop	{r7}
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	200000b4 	.word	0x200000b4

080050d4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2243      	movs	r2, #67	; 0x43
 80050e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80050e2:	4b03      	ldr	r3, [pc, #12]	; (80050f0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bc80      	pop	{r7}
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	20000070 	.word	0x20000070

080050f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2243      	movs	r2, #67	; 0x43
 8005100:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8005102:	4b03      	ldr	r3, [pc, #12]	; (8005110 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005104:	4618      	mov	r0, r3
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	bc80      	pop	{r7}
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	200000f8 	.word	0x200000f8

08005114 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	220a      	movs	r2, #10
 8005120:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8005122:	4b03      	ldr	r3, [pc, #12]	; (8005130 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005124:	4618      	mov	r0, r3
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	bc80      	pop	{r7}
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	2000002c 	.word	0x2000002c

08005134 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800513e:	2302      	movs	r3, #2
 8005140:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d005      	beq.n	8005154 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    ret = USBD_OK;    
 8005150:	2300      	movs	r3, #0
 8005152:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8005154:	7bfb      	ldrb	r3, [r7, #15]
}
 8005156:	4618      	mov	r0, r3
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	bc80      	pop	{r7}
 800515e:	4770      	bx	lr

08005160 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	4613      	mov	r3, r2
 800516c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005174:	617b      	str	r3, [r7, #20]
  
  hcdc->TxBuffer = pbuff;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	68ba      	ldr	r2, [r7, #8]
 800517a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 800517e:	88fa      	ldrh	r2, [r7, #6]
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	371c      	adds	r7, #28
 800518c:	46bd      	mov	sp, r7
 800518e:	bc80      	pop	{r7}
 8005190:	4770      	bx	lr

08005192 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 8005192:	b480      	push	{r7}
 8005194:	b085      	sub	sp, #20
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
 800519a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80051a2:	60fb      	str	r3, [r7, #12]
  
  hcdc->RxBuffer = pbuff;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	683a      	ldr	r2, [r7, #0]
 80051a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  
  return USBD_OK;
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3714      	adds	r7, #20
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bc80      	pop	{r7}
 80051b6:	4770      	bx	lr

080051b8 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80051c6:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d017      	beq.n	8005202 <USBD_CDC_TransmitPacket+0x4a>
  {
    if(hcdc->TxState == 0)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d110      	bne.n	80051fe <USBD_CDC_TransmitPacket+0x46>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2201      	movs	r2, #1
 80051e0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev,
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2181      	movs	r1, #129	; 0x81
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f001 fbe1 	bl	80069bc <USBD_LL_Transmit>
      
      return USBD_OK;
 80051fa:	2300      	movs	r3, #0
 80051fc:	e002      	b.n	8005204 <USBD_CDC_TransmitPacket+0x4c>
    }
    else
    {
      return USBD_BUSY;
 80051fe:	2301      	movs	r3, #1
 8005200:	e000      	b.n	8005204 <USBD_CDC_TransmitPacket+0x4c>
    }
  }
  else
  {
    return USBD_FAIL;
 8005202:	2302      	movs	r3, #2
  }
}
 8005204:	4618      	mov	r0, r3
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800521a:	60fb      	str	r3, [r7, #12]
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005222:	2b00      	cmp	r3, #0
 8005224:	d017      	beq.n	8005256 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	7c1b      	ldrb	r3, [r3, #16]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d109      	bne.n	8005242 <USBD_CDC_ReceivePacket+0x36>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005234:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005238:	2101      	movs	r1, #1
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f001 fbe1 	bl	8006a02 <USBD_LL_PrepareReceive>
 8005240:	e007      	b.n	8005252 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005248:	2340      	movs	r3, #64	; 0x40
 800524a:	2101      	movs	r1, #1
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f001 fbd8 	bl	8006a02 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8005252:	2300      	movs	r3, #0
 8005254:	e000      	b.n	8005258 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8005256:	2302      	movs	r3, #2
  }
}
 8005258:	4618      	mov	r0, r3
 800525a:	3710      	adds	r7, #16
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	4613      	mov	r3, r2
 800526c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d101      	bne.n	8005278 <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8005274:	2302      	movs	r3, #2
 8005276:	e01a      	b.n	80052ae <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800527e:	2b00      	cmp	r3, #0
 8005280:	d003      	beq.n	800528a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d003      	beq.n	8005298 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->id = id;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	79fa      	ldrb	r2, [r7, #7]
 80052a4:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f001 fa4c 	bl	8006744 <USBD_LL_Init>
  
  return USBD_OK; 
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}

080052b6 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80052b6:	b480      	push	{r7}
 80052b8:	b085      	sub	sp, #20
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
 80052be:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d006      	beq.n	80052d8 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	683a      	ldr	r2, [r7, #0]
 80052ce:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    status = USBD_OK;
 80052d2:	2300      	movs	r3, #0
 80052d4:	73fb      	strb	r3, [r7, #15]
 80052d6:	e001      	b.n	80052dc <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80052d8:	2302      	movs	r3, #2
 80052da:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 80052dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3714      	adds	r7, #20
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bc80      	pop	{r7}
 80052e6:	4770      	bx	lr

080052e8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f001 fa81 	bl	80067f8 <USBD_LL_Start>
  
  return USBD_OK;  
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3708      	adds	r7, #8
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	bc80      	pop	{r7}
 8005312:	4770      	bx	lr

08005314 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	460b      	mov	r3, r1
 800531e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8005320:	2302      	movs	r3, #2
 8005322:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00c      	beq.n	8005348 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	78fa      	ldrb	r2, [r7, #3]
 8005338:	4611      	mov	r1, r2
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	4798      	blx	r3
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d101      	bne.n	8005348 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8005344:	2300      	movs	r3, #0
 8005346:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8005348:	7bfb      	ldrb	r3, [r7, #15]
}
 800534a:	4618      	mov	r0, r3
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005352:	b580      	push	{r7, lr}
 8005354:	b082      	sub	sp, #8
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
 800535a:	460b      	mov	r3, r1
 800535c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	78fa      	ldrb	r2, [r7, #3]
 8005368:	4611      	mov	r1, r2
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	4798      	blx	r3
  return USBD_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005388:	6839      	ldr	r1, [r7, #0]
 800538a:	4618      	mov	r0, r3
 800538c:	f000 fd59 	bl	8005e42 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800539e:	461a      	mov	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80053ac:	f003 031f 	and.w	r3, r3, #31
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d00b      	beq.n	80053cc <USBD_LL_SetupStage+0x54>
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d011      	beq.n	80053dc <USBD_LL_SetupStage+0x64>
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d117      	bne.n	80053ec <USBD_LL_SetupStage+0x74>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80053c2:	4619      	mov	r1, r3
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 f987 	bl	80056d8 <USBD_StdDevReq>
    break;
 80053ca:	e01a      	b.n	8005402 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80053d2:	4619      	mov	r1, r3
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f000 f9cf 	bl	8005778 <USBD_StdItfReq>
    break;
 80053da:	e012      	b.n	8005402 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80053e2:	4619      	mov	r1, r3
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 f9fa 	bl	80057de <USBD_StdEPReq>
    break;
 80053ea:	e00a      	b.n	8005402 <USBD_LL_SetupStage+0x8a>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80053f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	4619      	mov	r1, r3
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f001 fa5c 	bl	80068b8 <USBD_LL_StallEP>
    break;
 8005400:	bf00      	nop
  }  
  return USBD_OK;  
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b086      	sub	sp, #24
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	460b      	mov	r3, r1
 8005416:	607a      	str	r2, [r7, #4]
 8005418:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 800541a:	7afb      	ldrb	r3, [r7, #11]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d138      	bne.n	8005492 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8005426:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800542e:	2b03      	cmp	r3, #3
 8005430:	d142      	bne.n	80054b8 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	689a      	ldr	r2, [r3, #8]
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	429a      	cmp	r2, r3
 800543c:	d914      	bls.n	8005468 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	689a      	ldr	r2, [r3, #8]
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	1ad2      	subs	r2, r2, r3
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	68da      	ldr	r2, [r3, #12]
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	4293      	cmp	r3, r2
 8005456:	bf28      	it	cs
 8005458:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 800545a:	b29b      	uxth	r3, r3
 800545c:	461a      	mov	r2, r3
 800545e:	6879      	ldr	r1, [r7, #4]
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f000 fde1 	bl	8006028 <USBD_CtlContinueRx>
 8005466:	e027      	b.n	80054b8 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00a      	beq.n	800548a <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800547a:	2b03      	cmp	r3, #3
 800547c:	d105      	bne.n	800548a <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800548a:	68f8      	ldr	r0, [r7, #12]
 800548c:	f000 fdde 	bl	800604c <USBD_CtlSendStatus>
 8005490:	e012      	b.n	80054b8 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00c      	beq.n	80054b8 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 80054a4:	2b03      	cmp	r3, #3
 80054a6:	d107      	bne.n	80054b8 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	7afa      	ldrb	r2, [r7, #11]
 80054b2:	4611      	mov	r1, r2
 80054b4:	68f8      	ldr	r0, [r7, #12]
 80054b6:	4798      	blx	r3
  }  
  return USBD_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3718      	adds	r7, #24
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b086      	sub	sp, #24
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	60f8      	str	r0, [r7, #12]
 80054ca:	460b      	mov	r3, r1
 80054cc:	607a      	str	r2, [r7, #4]
 80054ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80054d0:	7afb      	ldrb	r3, [r7, #11]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d16c      	bne.n	80055b0 <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	3314      	adds	r3, #20
 80054da:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80054e2:	2b02      	cmp	r3, #2
 80054e4:	d157      	bne.n	8005596 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	689a      	ldr	r2, [r3, #8]
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d915      	bls.n	800551e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	689a      	ldr	r2, [r3, #8]
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	1ad2      	subs	r2, r2, r3
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 8005504:	b29b      	uxth	r3, r3
 8005506:	461a      	mov	r2, r3
 8005508:	6879      	ldr	r1, [r7, #4]
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f000 fd5c 	bl	8005fc8 <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8005510:	2300      	movs	r3, #0
 8005512:	2200      	movs	r2, #0
 8005514:	2100      	movs	r1, #0
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f001 fa73 	bl	8006a02 <USBD_LL_PrepareReceive>
 800551c:	e03b      	b.n	8005596 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	68d2      	ldr	r2, [r2, #12]
 8005526:	fbb3 f1f2 	udiv	r1, r3, r2
 800552a:	fb02 f201 	mul.w	r2, r2, r1
 800552e:	1a9b      	subs	r3, r3, r2
 8005530:	2b00      	cmp	r3, #0
 8005532:	d11c      	bne.n	800556e <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	685a      	ldr	r2, [r3, #4]
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 800553c:	429a      	cmp	r2, r3
 800553e:	d316      	bcc.n	800556e <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	685a      	ldr	r2, [r3, #4]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 800554a:	429a      	cmp	r2, r3
 800554c:	d20f      	bcs.n	800556e <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800554e:	2200      	movs	r2, #0
 8005550:	2100      	movs	r1, #0
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 fd38 	bl	8005fc8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2200      	movs	r2, #0
 800555c:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8005560:	2300      	movs	r3, #0
 8005562:	2200      	movs	r2, #0
 8005564:	2100      	movs	r1, #0
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f001 fa4b 	bl	8006a02 <USBD_LL_PrepareReceive>
 800556c:	e013      	b.n	8005596 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00a      	beq.n	8005590 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005580:	2b03      	cmp	r3, #3
 8005582:	d105      	bne.n	8005590 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8005590:	68f8      	ldr	r0, [r7, #12]
 8005592:	f000 fd6e 	bl	8006072 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800559c:	2b01      	cmp	r3, #1
 800559e:	d11a      	bne.n	80055d6 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f7ff fead 	bl	8005300 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 80055ae:	e012      	b.n	80055d6 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00c      	beq.n	80055d6 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 80055c2:	2b03      	cmp	r3, #3
 80055c4:	d107      	bne.n	80055d6 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	7afa      	ldrb	r2, [r7, #11]
 80055d0:	4611      	mov	r1, r2
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	4798      	blx	r3
  }  
  return USBD_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3718      	adds	r7, #24
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 80055e8:	2340      	movs	r3, #64	; 0x40
 80055ea:	2200      	movs	r2, #0
 80055ec:	2100      	movs	r1, #0
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f001 f91d 	bl	800682e <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2240      	movs	r2, #64	; 0x40
 80055f8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 80055fc:	2340      	movs	r3, #64	; 0x40
 80055fe:	2200      	movs	r2, #0
 8005600:	2180      	movs	r1, #128	; 0x80
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f001 f913 	bl	800682e <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2240      	movs	r2, #64	; 0x40
 800560c:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2201      	movs	r2, #1
 8005612:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800561c:	2b00      	cmp	r3, #0
 800561e:	d009      	beq.n	8005634 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	687a      	ldr	r2, [r7, #4]
 800562a:	6852      	ldr	r2, [r2, #4]
 800562c:	b2d2      	uxtb	r2, r2
 800562e:	4611      	mov	r1, r2
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	4798      	blx	r3
 
  
  return USBD_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3708      	adds	r7, #8
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800563e:	b480      	push	{r7}
 8005640:	b083      	sub	sp, #12
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
 8005646:	460b      	mov	r3, r1
 8005648:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	78fa      	ldrb	r2, [r7, #3]
 800564e:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	bc80      	pop	{r7}
 800565a:	4770      	bx	lr

0800565c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2204      	movs	r2, #4
 8005674:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	370c      	adds	r7, #12
 800567e:	46bd      	mov	sp, r7
 8005680:	bc80      	pop	{r7}
 8005682:	4770      	bx	lr

08005684 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8005684:	b480      	push	{r7}
 8005686:	b083      	sub	sp, #12
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	bc80      	pop	{r7}
 80056a2:	4770      	bx	lr

080056a4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80056b2:	2b03      	cmp	r3, #3
 80056b4:	d10b      	bne.n	80056ce <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d005      	beq.n	80056ce <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80056c8:	69db      	ldr	r3, [r3, #28]
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	4798      	blx	r3
    }
  }
  return USBD_OK;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3708      	adds	r7, #8
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 80056e2:	2300      	movs	r3, #0
 80056e4:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	785b      	ldrb	r3, [r3, #1]
 80056ea:	2b09      	cmp	r3, #9
 80056ec:	d839      	bhi.n	8005762 <USBD_StdDevReq+0x8a>
 80056ee:	a201      	add	r2, pc, #4	; (adr r2, 80056f4 <USBD_StdDevReq+0x1c>)
 80056f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f4:	08005745 	.word	0x08005745
 80056f8:	08005759 	.word	0x08005759
 80056fc:	08005763 	.word	0x08005763
 8005700:	0800574f 	.word	0x0800574f
 8005704:	08005763 	.word	0x08005763
 8005708:	08005727 	.word	0x08005727
 800570c:	0800571d 	.word	0x0800571d
 8005710:	08005763 	.word	0x08005763
 8005714:	0800573b 	.word	0x0800573b
 8005718:	08005731 	.word	0x08005731
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 800571c:	6839      	ldr	r1, [r7, #0]
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f936 	bl	8005990 <USBD_GetDescriptor>
    break;
 8005724:	e022      	b.n	800576c <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8005726:	6839      	ldr	r1, [r7, #0]
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 fa25 	bl	8005b78 <USBD_SetAddress>
    break;
 800572e:	e01d      	b.n	800576c <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8005730:	6839      	ldr	r1, [r7, #0]
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 fa5e 	bl	8005bf4 <USBD_SetConfig>
    break;
 8005738:	e018      	b.n	800576c <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 800573a:	6839      	ldr	r1, [r7, #0]
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 fae1 	bl	8005d04 <USBD_GetConfig>
    break;
 8005742:	e013      	b.n	800576c <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8005744:	6839      	ldr	r1, [r7, #0]
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 fb0e 	bl	8005d68 <USBD_GetStatus>
    break;
 800574c:	e00e      	b.n	800576c <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 800574e:	6839      	ldr	r1, [r7, #0]
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 fb33 	bl	8005dbc <USBD_SetFeature>
    break;
 8005756:	e009      	b.n	800576c <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8005758:	6839      	ldr	r1, [r7, #0]
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f000 fb49 	bl	8005df2 <USBD_ClrFeature>
    break;
 8005760:	e004      	b.n	800576c <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8005762:	6839      	ldr	r1, [r7, #0]
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 fba8 	bl	8005eba <USBD_CtlError>
    break;
 800576a:	bf00      	nop
  }
  
  return ret;
 800576c:	7bfb      	ldrb	r3, [r7, #15]
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop

08005778 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 8005782:	2300      	movs	r3, #0
 8005784:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800578c:	2b03      	cmp	r3, #3
 800578e:	d11b      	bne.n	80057c8 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	889b      	ldrh	r3, [r3, #4]
 8005794:	b2db      	uxtb	r3, r3
 8005796:	2b01      	cmp	r3, #1
 8005798:	d811      	bhi.n	80057be <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	6839      	ldr	r1, [r7, #0]
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	88db      	ldrh	r3, [r3, #6]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d110      	bne.n	80057d2 <USBD_StdItfReq+0x5a>
 80057b0:	7bfb      	ldrb	r3, [r7, #15]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d10d      	bne.n	80057d2 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 fc48 	bl	800604c <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 80057bc:	e009      	b.n	80057d2 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 80057be:	6839      	ldr	r1, [r7, #0]
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fb7a 	bl	8005eba <USBD_CtlError>
    break;
 80057c6:	e004      	b.n	80057d2 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 80057c8:	6839      	ldr	r1, [r7, #0]
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 fb75 	bl	8005eba <USBD_CtlError>
    break;
 80057d0:	e000      	b.n	80057d4 <USBD_StdItfReq+0x5c>
    break;
 80057d2:	bf00      	nop
  }
  return USBD_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}

080057de <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80057de:	b580      	push	{r7, lr}
 80057e0:	b084      	sub	sp, #16
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
 80057e6:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 80057e8:	2300      	movs	r3, #0
 80057ea:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	889b      	ldrh	r3, [r3, #4]
 80057f0:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80057fa:	2b20      	cmp	r3, #32
 80057fc:	d108      	bne.n	8005810 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	6839      	ldr	r1, [r7, #0]
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	4798      	blx	r3
    
    return USBD_OK;
 800580c:	2300      	movs	r3, #0
 800580e:	e0ba      	b.n	8005986 <USBD_StdEPReq+0x1a8>
  }
  
  switch (req->bRequest) 
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	785b      	ldrb	r3, [r3, #1]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d039      	beq.n	800588c <USBD_StdEPReq+0xae>
 8005818:	2b03      	cmp	r3, #3
 800581a:	d002      	beq.n	8005822 <USBD_StdEPReq+0x44>
 800581c:	2b00      	cmp	r3, #0
 800581e:	d06b      	beq.n	80058f8 <USBD_StdEPReq+0x11a>
      break;
    }
    break;
    
  default:
    break;
 8005820:	e0b0      	b.n	8005984 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005828:	2b02      	cmp	r3, #2
 800582a:	d002      	beq.n	8005832 <USBD_StdEPReq+0x54>
 800582c:	2b03      	cmp	r3, #3
 800582e:	d00c      	beq.n	800584a <USBD_StdEPReq+0x6c>
 8005830:	e025      	b.n	800587e <USBD_StdEPReq+0xa0>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8005832:	7bbb      	ldrb	r3, [r7, #14]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d027      	beq.n	8005888 <USBD_StdEPReq+0xaa>
 8005838:	7bbb      	ldrb	r3, [r7, #14]
 800583a:	2b80      	cmp	r3, #128	; 0x80
 800583c:	d024      	beq.n	8005888 <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
 800583e:	7bbb      	ldrb	r3, [r7, #14]
 8005840:	4619      	mov	r1, r3
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f001 f838 	bl	80068b8 <USBD_LL_StallEP>
      break;	
 8005848:	e01e      	b.n	8005888 <USBD_StdEPReq+0xaa>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	885b      	ldrh	r3, [r3, #2]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10a      	bne.n	8005868 <USBD_StdEPReq+0x8a>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8005852:	7bbb      	ldrb	r3, [r7, #14]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d007      	beq.n	8005868 <USBD_StdEPReq+0x8a>
 8005858:	7bbb      	ldrb	r3, [r7, #14]
 800585a:	2b80      	cmp	r3, #128	; 0x80
 800585c:	d004      	beq.n	8005868 <USBD_StdEPReq+0x8a>
          USBD_LL_StallEP(pdev , ep_addr);
 800585e:	7bbb      	ldrb	r3, [r7, #14]
 8005860:	4619      	mov	r1, r3
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f001 f828 	bl	80068b8 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	6839      	ldr	r1, [r7, #0]
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 fbe8 	bl	800604c <USBD_CtlSendStatus>
      break;
 800587c:	e005      	b.n	800588a <USBD_StdEPReq+0xac>
      USBD_CtlError(pdev , req);
 800587e:	6839      	ldr	r1, [r7, #0]
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 fb1a 	bl	8005eba <USBD_CtlError>
      break;    
 8005886:	e000      	b.n	800588a <USBD_StdEPReq+0xac>
      break;	
 8005888:	bf00      	nop
    break;
 800588a:	e07b      	b.n	8005984 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005892:	2b02      	cmp	r3, #2
 8005894:	d002      	beq.n	800589c <USBD_StdEPReq+0xbe>
 8005896:	2b03      	cmp	r3, #3
 8005898:	d00c      	beq.n	80058b4 <USBD_StdEPReq+0xd6>
 800589a:	e024      	b.n	80058e6 <USBD_StdEPReq+0x108>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800589c:	7bbb      	ldrb	r3, [r7, #14]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d026      	beq.n	80058f0 <USBD_StdEPReq+0x112>
 80058a2:	7bbb      	ldrb	r3, [r7, #14]
 80058a4:	2b80      	cmp	r3, #128	; 0x80
 80058a6:	d023      	beq.n	80058f0 <USBD_StdEPReq+0x112>
        USBD_LL_StallEP(pdev , ep_addr);
 80058a8:	7bbb      	ldrb	r3, [r7, #14]
 80058aa:	4619      	mov	r1, r3
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f001 f803 	bl	80068b8 <USBD_LL_StallEP>
      break;	
 80058b2:	e01d      	b.n	80058f0 <USBD_StdEPReq+0x112>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	885b      	ldrh	r3, [r3, #2]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d11b      	bne.n	80058f4 <USBD_StdEPReq+0x116>
        if ((ep_addr & 0x7F) != 0x00) 
 80058bc:	7bbb      	ldrb	r3, [r7, #14]
 80058be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d00b      	beq.n	80058de <USBD_StdEPReq+0x100>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 80058c6:	7bbb      	ldrb	r3, [r7, #14]
 80058c8:	4619      	mov	r1, r3
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f001 f813 	bl	80068f6 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	6839      	ldr	r1, [r7, #0]
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fbb4 	bl	800604c <USBD_CtlSendStatus>
      break;
 80058e4:	e006      	b.n	80058f4 <USBD_StdEPReq+0x116>
      USBD_CtlError(pdev , req);
 80058e6:	6839      	ldr	r1, [r7, #0]
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 fae6 	bl	8005eba <USBD_CtlError>
      break;    
 80058ee:	e002      	b.n	80058f6 <USBD_StdEPReq+0x118>
      break;	
 80058f0:	bf00      	nop
 80058f2:	e047      	b.n	8005984 <USBD_StdEPReq+0x1a6>
      break;
 80058f4:	bf00      	nop
    break;
 80058f6:	e045      	b.n	8005984 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d002      	beq.n	8005908 <USBD_StdEPReq+0x12a>
 8005902:	2b03      	cmp	r3, #3
 8005904:	d00b      	beq.n	800591e <USBD_StdEPReq+0x140>
 8005906:	e036      	b.n	8005976 <USBD_StdEPReq+0x198>
      if ((ep_addr & 0x7F) != 0x00) 
 8005908:	7bbb      	ldrb	r3, [r7, #14]
 800590a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800590e:	2b00      	cmp	r3, #0
 8005910:	d036      	beq.n	8005980 <USBD_StdEPReq+0x1a2>
        USBD_LL_StallEP(pdev , ep_addr);
 8005912:	7bbb      	ldrb	r3, [r7, #14]
 8005914:	4619      	mov	r1, r3
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 ffce 	bl	80068b8 <USBD_LL_StallEP>
      break;	
 800591c:	e030      	b.n	8005980 <USBD_StdEPReq+0x1a2>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800591e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005922:	2b00      	cmp	r3, #0
 8005924:	da08      	bge.n	8005938 <USBD_StdEPReq+0x15a>
 8005926:	7bbb      	ldrb	r3, [r7, #14]
 8005928:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800592c:	3301      	adds	r3, #1
 800592e:	011b      	lsls	r3, r3, #4
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	4413      	add	r3, r2
 8005934:	3304      	adds	r3, #4
 8005936:	e007      	b.n	8005948 <USBD_StdEPReq+0x16a>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8005938:	7bbb      	ldrb	r3, [r7, #14]
 800593a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800593e:	3310      	adds	r3, #16
 8005940:	011b      	lsls	r3, r3, #4
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	4413      	add	r3, r2
 8005946:	3304      	adds	r3, #4
 8005948:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 800594a:	7bbb      	ldrb	r3, [r7, #14]
 800594c:	4619      	mov	r1, r3
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 fff0 	bl	8006934 <USBD_LL_IsStallEP>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <USBD_StdEPReq+0x184>
        pep->status = 0x0001;     
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2201      	movs	r2, #1
 800595e:	601a      	str	r2, [r3, #0]
 8005960:	e002      	b.n	8005968 <USBD_StdEPReq+0x18a>
        pep->status = 0x0000;  
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8005968:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 800596a:	2202      	movs	r2, #2
 800596c:	4619      	mov	r1, r3
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 fb0e 	bl	8005f90 <USBD_CtlSendData>
      break;
 8005974:	e005      	b.n	8005982 <USBD_StdEPReq+0x1a4>
      USBD_CtlError(pdev , req);
 8005976:	6839      	ldr	r1, [r7, #0]
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 fa9e 	bl	8005eba <USBD_CtlError>
      break;
 800597e:	e000      	b.n	8005982 <USBD_StdEPReq+0x1a4>
      break;	
 8005980:	bf00      	nop
    break;
 8005982:	bf00      	nop
  }
  return ret;
 8005984:	7bfb      	ldrb	r3, [r7, #15]
}
 8005986:	4618      	mov	r0, r3
 8005988:	3710      	adds	r7, #16
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
	...

08005990 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	885b      	ldrh	r3, [r3, #2]
 800599e:	0a1b      	lsrs	r3, r3, #8
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	3b01      	subs	r3, #1
 80059a4:	2b06      	cmp	r3, #6
 80059a6:	f200 80c9 	bhi.w	8005b3c <USBD_GetDescriptor+0x1ac>
 80059aa:	a201      	add	r2, pc, #4	; (adr r2, 80059b0 <USBD_GetDescriptor+0x20>)
 80059ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b0:	080059cd 	.word	0x080059cd
 80059b4:	080059e5 	.word	0x080059e5
 80059b8:	08005a25 	.word	0x08005a25
 80059bc:	08005b3d 	.word	0x08005b3d
 80059c0:	08005b3d 	.word	0x08005b3d
 80059c4:	08005ae9 	.word	0x08005ae9
 80059c8:	08005b0f 	.word	0x08005b0f
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	7c12      	ldrb	r2, [r2, #16]
 80059d8:	f107 010a 	add.w	r1, r7, #10
 80059dc:	4610      	mov	r0, r2
 80059de:	4798      	blx	r3
 80059e0:	60f8      	str	r0, [r7, #12]
    break;
 80059e2:	e0b0      	b.n	8005b46 <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	7c1b      	ldrb	r3, [r3, #16]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d10d      	bne.n	8005a08 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80059f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f4:	f107 020a 	add.w	r2, r7, #10
 80059f8:	4610      	mov	r0, r2
 80059fa:	4798      	blx	r3
 80059fc:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	3301      	adds	r3, #1
 8005a02:	2202      	movs	r2, #2
 8005a04:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8005a06:	e09e      	b.n	8005b46 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a10:	f107 020a 	add.w	r2, r7, #10
 8005a14:	4610      	mov	r0, r2
 8005a16:	4798      	blx	r3
 8005a18:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	2202      	movs	r2, #2
 8005a20:	701a      	strb	r2, [r3, #0]
    break;
 8005a22:	e090      	b.n	8005b46 <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	885b      	ldrh	r3, [r3, #2]
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b05      	cmp	r3, #5
 8005a2c:	d856      	bhi.n	8005adc <USBD_GetDescriptor+0x14c>
 8005a2e:	a201      	add	r2, pc, #4	; (adr r2, 8005a34 <USBD_GetDescriptor+0xa4>)
 8005a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a34:	08005a4d 	.word	0x08005a4d
 8005a38:	08005a65 	.word	0x08005a65
 8005a3c:	08005a7d 	.word	0x08005a7d
 8005a40:	08005a95 	.word	0x08005a95
 8005a44:	08005aad 	.word	0x08005aad
 8005a48:	08005ac5 	.word	0x08005ac5
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	7c12      	ldrb	r2, [r2, #16]
 8005a58:	f107 010a 	add.w	r1, r7, #10
 8005a5c:	4610      	mov	r0, r2
 8005a5e:	4798      	blx	r3
 8005a60:	60f8      	str	r0, [r7, #12]
      break;
 8005a62:	e040      	b.n	8005ae6 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	7c12      	ldrb	r2, [r2, #16]
 8005a70:	f107 010a 	add.w	r1, r7, #10
 8005a74:	4610      	mov	r0, r2
 8005a76:	4798      	blx	r3
 8005a78:	60f8      	str	r0, [r7, #12]
      break;
 8005a7a:	e034      	b.n	8005ae6 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	7c12      	ldrb	r2, [r2, #16]
 8005a88:	f107 010a 	add.w	r1, r7, #10
 8005a8c:	4610      	mov	r0, r2
 8005a8e:	4798      	blx	r3
 8005a90:	60f8      	str	r0, [r7, #12]
      break;
 8005a92:	e028      	b.n	8005ae6 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005a9a:	691b      	ldr	r3, [r3, #16]
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	7c12      	ldrb	r2, [r2, #16]
 8005aa0:	f107 010a 	add.w	r1, r7, #10
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	4798      	blx	r3
 8005aa8:	60f8      	str	r0, [r7, #12]
      break;
 8005aaa:	e01c      	b.n	8005ae6 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	7c12      	ldrb	r2, [r2, #16]
 8005ab8:	f107 010a 	add.w	r1, r7, #10
 8005abc:	4610      	mov	r0, r2
 8005abe:	4798      	blx	r3
 8005ac0:	60f8      	str	r0, [r7, #12]
      break;
 8005ac2:	e010      	b.n	8005ae6 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	7c12      	ldrb	r2, [r2, #16]
 8005ad0:	f107 010a 	add.w	r1, r7, #10
 8005ad4:	4610      	mov	r0, r2
 8005ad6:	4798      	blx	r3
 8005ad8:	60f8      	str	r0, [r7, #12]
      break;
 8005ada:	e004      	b.n	8005ae6 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8005adc:	6839      	ldr	r1, [r7, #0]
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 f9eb 	bl	8005eba <USBD_CtlError>
      return;
 8005ae4:	e044      	b.n	8005b70 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 8005ae6:	e02e      	b.n	8005b46 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	7c1b      	ldrb	r3, [r3, #16]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d109      	bne.n	8005b04 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005af8:	f107 020a 	add.w	r2, r7, #10
 8005afc:	4610      	mov	r0, r2
 8005afe:	4798      	blx	r3
 8005b00:	60f8      	str	r0, [r7, #12]
      break;
 8005b02:	e020      	b.n	8005b46 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8005b04:	6839      	ldr	r1, [r7, #0]
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 f9d7 	bl	8005eba <USBD_CtlError>
      return;
 8005b0c:	e030      	b.n	8005b70 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	7c1b      	ldrb	r3, [r3, #16]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d10d      	bne.n	8005b32 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b1e:	f107 020a 	add.w	r2, r7, #10
 8005b22:	4610      	mov	r0, r2
 8005b24:	4798      	blx	r3
 8005b26:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	2207      	movs	r2, #7
 8005b2e:	701a      	strb	r2, [r3, #0]
      break; 
 8005b30:	e009      	b.n	8005b46 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8005b32:	6839      	ldr	r1, [r7, #0]
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f000 f9c0 	bl	8005eba <USBD_CtlError>
      return;
 8005b3a:	e019      	b.n	8005b70 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 8005b3c:	6839      	ldr	r1, [r7, #0]
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f9bb 	bl	8005eba <USBD_CtlError>
    return;
 8005b44:	e014      	b.n	8005b70 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 8005b46:	897b      	ldrh	r3, [r7, #10]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d011      	beq.n	8005b70 <USBD_GetDescriptor+0x1e0>
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	88db      	ldrh	r3, [r3, #6]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00d      	beq.n	8005b70 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	88da      	ldrh	r2, [r3, #6]
 8005b58:	897b      	ldrh	r3, [r7, #10]
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	bf28      	it	cs
 8005b5e:	4613      	movcs	r3, r2
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 8005b64:	897b      	ldrh	r3, [r7, #10]
 8005b66:	461a      	mov	r2, r3
 8005b68:	68f9      	ldr	r1, [r7, #12]
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 fa10 	bl	8005f90 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop

08005b78 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	889b      	ldrh	r3, [r3, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d12c      	bne.n	8005be4 <USBD_SetAddress+0x6c>
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	88db      	ldrh	r3, [r3, #6]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d128      	bne.n	8005be4 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	885b      	ldrh	r3, [r3, #2]
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b9c:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005ba4:	2b03      	cmp	r3, #3
 8005ba6:	d104      	bne.n	8005bb2 <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8005ba8:	6839      	ldr	r1, [r7, #0]
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f985 	bl	8005eba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8005bb0:	e01c      	b.n	8005bec <USBD_SetAddress+0x74>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	7bfa      	ldrb	r2, [r7, #15]
 8005bb6:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8005bba:	7bfb      	ldrb	r3, [r7, #15]
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 fedd 	bl	800697e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 fa41 	bl	800604c <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8005bca:	7bfb      	ldrb	r3, [r7, #15]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d004      	beq.n	8005bda <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8005bd8:	e008      	b.n	8005bec <USBD_SetAddress+0x74>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8005be2:	e003      	b.n	8005bec <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8005be4:	6839      	ldr	r1, [r7, #0]
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f967 	bl	8005eba <USBD_CtlError>
  } 
}
 8005bec:	bf00      	nop
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b082      	sub	sp, #8
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	885b      	ldrh	r3, [r3, #2]
 8005c02:	b2da      	uxtb	r2, r3
 8005c04:	4b3e      	ldr	r3, [pc, #248]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005c06:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8005c08:	4b3d      	ldr	r3, [pc, #244]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d904      	bls.n	8005c1a <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8005c10:	6839      	ldr	r1, [r7, #0]
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 f951 	bl	8005eba <USBD_CtlError>
 8005c18:	e06f      	b.n	8005cfa <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d002      	beq.n	8005c2a <USBD_SetConfig+0x36>
 8005c24:	2b03      	cmp	r3, #3
 8005c26:	d023      	beq.n	8005c70 <USBD_SetConfig+0x7c>
 8005c28:	e062      	b.n	8005cf0 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8005c2a:	4b35      	ldr	r3, [pc, #212]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d01a      	beq.n	8005c68 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8005c32:	4b33      	ldr	r3, [pc, #204]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	461a      	mov	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2203      	movs	r2, #3
 8005c40:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8005c44:	4b2e      	ldr	r3, [pc, #184]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	4619      	mov	r1, r3
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f7ff fb62 	bl	8005314 <USBD_SetClassConfig>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d104      	bne.n	8005c60 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 8005c56:	6839      	ldr	r1, [r7, #0]
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f92e 	bl	8005eba <USBD_CtlError>
          return;
 8005c5e:	e04c      	b.n	8005cfa <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f000 f9f3 	bl	800604c <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8005c66:	e048      	b.n	8005cfa <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 f9ef 	bl	800604c <USBD_CtlSendStatus>
      break;
 8005c6e:	e044      	b.n	8005cfa <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8005c70:	4b23      	ldr	r3, [pc, #140]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d112      	bne.n	8005c9e <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8005c80:	4b1f      	ldr	r3, [pc, #124]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	461a      	mov	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8005c8a:	4b1d      	ldr	r3, [pc, #116]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005c8c:	781b      	ldrb	r3, [r3, #0]
 8005c8e:	4619      	mov	r1, r3
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f7ff fb5e 	bl	8005352 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f9d8 	bl	800604c <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8005c9c:	e02d      	b.n	8005cfa <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 8005c9e:	4b18      	ldr	r3, [pc, #96]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d01d      	beq.n	8005ce8 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f7ff fb4c 	bl	8005352 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8005cba:	4b11      	ldr	r3, [pc, #68]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8005cc4:	4b0e      	ldr	r3, [pc, #56]	; (8005d00 <USBD_SetConfig+0x10c>)
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	4619      	mov	r1, r3
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f7ff fb22 	bl	8005314 <USBD_SetClassConfig>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d104      	bne.n	8005ce0 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 8005cd6:	6839      	ldr	r1, [r7, #0]
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 f8ee 	bl	8005eba <USBD_CtlError>
          return;
 8005cde:	e00c      	b.n	8005cfa <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 f9b3 	bl	800604c <USBD_CtlSendStatus>
      break;
 8005ce6:	e008      	b.n	8005cfa <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 f9af 	bl	800604c <USBD_CtlSendStatus>
      break;
 8005cee:	e004      	b.n	8005cfa <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 8005cf0:	6839      	ldr	r1, [r7, #0]
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f8e1 	bl	8005eba <USBD_CtlError>
      break;
 8005cf8:	bf00      	nop
    }
  }
}
 8005cfa:	3708      	adds	r7, #8
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	2000034f 	.word	0x2000034f

08005d04 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	88db      	ldrh	r3, [r3, #6]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d004      	beq.n	8005d20 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 8005d16:	6839      	ldr	r1, [r7, #0]
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f000 f8ce 	bl	8005eba <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 8005d1e:	e01f      	b.n	8005d60 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	d002      	beq.n	8005d30 <USBD_GetConfig+0x2c>
 8005d2a:	2b03      	cmp	r3, #3
 8005d2c:	d00b      	beq.n	8005d46 <USBD_GetConfig+0x42>
 8005d2e:	e012      	b.n	8005d56 <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f926 	bl	8005f90 <USBD_CtlSendData>
      break;
 8005d44:	e00c      	b.n	8005d60 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f91e 	bl	8005f90 <USBD_CtlSendData>
      break;
 8005d54:	e004      	b.n	8005d60 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 8005d56:	6839      	ldr	r1, [r7, #0]
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 f8ae 	bl	8005eba <USBD_CtlError>
      break;
 8005d5e:	bf00      	nop
}
 8005d60:	bf00      	nop
 8005d62:	3708      	adds	r7, #8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005d78:	3b02      	subs	r3, #2
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d815      	bhi.n	8005daa <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d005      	beq.n	8005d9a <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	f043 0202 	orr.w	r2, r3, #2
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 8005d9e:	2202      	movs	r2, #2
 8005da0:	4619      	mov	r1, r3
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f8f4 	bl	8005f90 <USBD_CtlSendData>
                      2);
    break;
 8005da8:	e004      	b.n	8005db4 <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8005daa:	6839      	ldr	r1, [r7, #0]
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 f884 	bl	8005eba <USBD_CtlError>
    break;
 8005db2:	bf00      	nop
  }
}
 8005db4:	bf00      	nop
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b082      	sub	sp, #8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	885b      	ldrh	r3, [r3, #2]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d10d      	bne.n	8005dea <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	6839      	ldr	r1, [r7, #0]
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 f931 	bl	800604c <USBD_CtlSendStatus>
  }

}
 8005dea:	bf00      	nop
 8005dec:	3708      	adds	r7, #8
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b082      	sub	sp, #8
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
 8005dfa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005e02:	3b02      	subs	r3, #2
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d812      	bhi.n	8005e2e <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	885b      	ldrh	r3, [r3, #2]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d113      	bne.n	8005e38 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	6839      	ldr	r1, [r7, #0]
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f910 	bl	800604c <USBD_CtlSendStatus>
    }
    break;
 8005e2c:	e004      	b.n	8005e38 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 8005e2e:	6839      	ldr	r1, [r7, #0]
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 f842 	bl	8005eba <USBD_CtlError>
    break;
 8005e36:	e000      	b.n	8005e3a <USBD_ClrFeature+0x48>
    break;
 8005e38:	bf00      	nop
  }
}
 8005e3a:	bf00      	nop
 8005e3c:	3708      	adds	r7, #8
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8005e42:	b480      	push	{r7}
 8005e44:	b083      	sub	sp, #12
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
 8005e4a:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	781a      	ldrb	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	785a      	ldrb	r2, [r3, #1]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	3302      	adds	r3, #2
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	3303      	adds	r3, #3
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	021b      	lsls	r3, r3, #8
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	4413      	add	r3, r2
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	3304      	adds	r3, #4
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	3305      	adds	r3, #5
 8005e84:	781b      	ldrb	r3, [r3, #0]
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	021b      	lsls	r3, r3, #8
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	4413      	add	r3, r2
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	3306      	adds	r3, #6
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	b29a      	uxth	r2, r3
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	3307      	adds	r3, #7
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	021b      	lsls	r3, r3, #8
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	4413      	add	r3, r2
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	80da      	strh	r2, [r3, #6]

}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bc80      	pop	{r7}
 8005eb8:	4770      	bx	lr

08005eba <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005eba:	b580      	push	{r7, lr}
 8005ebc:	b082      	sub	sp, #8
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
 8005ec2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8005ec4:	2180      	movs	r1, #128	; 0x80
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 fcf6 	bl	80068b8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8005ecc:	2100      	movs	r1, #0
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f000 fcf2 	bl	80068b8 <USBD_LL_StallEP>
}
 8005ed4:	bf00      	nop
 8005ed6:	3708      	adds	r7, #8
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d033      	beq.n	8005f5a <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 f835 	bl	8005f62 <USBD_GetLen>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	3301      	adds	r3, #1
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	005b      	lsls	r3, r3, #1
 8005f00:	b29a      	uxth	r2, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	881a      	ldrh	r2, [r3, #0]
 8005f0a:	7dfb      	ldrb	r3, [r7, #23]
 8005f0c:	1c59      	adds	r1, r3, #1
 8005f0e:	75f9      	strb	r1, [r7, #23]
 8005f10:	4619      	mov	r1, r3
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	440b      	add	r3, r1
 8005f16:	b2d2      	uxtb	r2, r2
 8005f18:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8005f1a:	7dfb      	ldrb	r3, [r7, #23]
 8005f1c:	1c5a      	adds	r2, r3, #1
 8005f1e:	75fa      	strb	r2, [r7, #23]
 8005f20:	461a      	mov	r2, r3
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	4413      	add	r3, r2
 8005f26:	2203      	movs	r2, #3
 8005f28:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 8005f2a:	e012      	b.n	8005f52 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	1c5a      	adds	r2, r3, #1
 8005f30:	60fa      	str	r2, [r7, #12]
 8005f32:	7dfa      	ldrb	r2, [r7, #23]
 8005f34:	1c51      	adds	r1, r2, #1
 8005f36:	75f9      	strb	r1, [r7, #23]
 8005f38:	4611      	mov	r1, r2
 8005f3a:	68ba      	ldr	r2, [r7, #8]
 8005f3c:	440a      	add	r2, r1
 8005f3e:	781b      	ldrb	r3, [r3, #0]
 8005f40:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 8005f42:	7dfb      	ldrb	r3, [r7, #23]
 8005f44:	1c5a      	adds	r2, r3, #1
 8005f46:	75fa      	strb	r2, [r7, #23]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	2200      	movs	r2, #0
 8005f50:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1e8      	bne.n	8005f2c <USBD_GetString+0x50>
    }
  } 
}
 8005f5a:	bf00      	nop
 8005f5c:	3718      	adds	r7, #24
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b085      	sub	sp, #20
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 8005f6e:	e005      	b.n	8005f7c <USBD_GetLen+0x1a>
    {
        len++;
 8005f70:	7bfb      	ldrb	r3, [r7, #15]
 8005f72:	3301      	adds	r3, #1
 8005f74:	73fb      	strb	r3, [r7, #15]
        buf++;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	781b      	ldrb	r3, [r3, #0]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1f5      	bne.n	8005f70 <USBD_GetLen+0xe>
    }

    return len;
 8005f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bc80      	pop	{r7}
 8005f8e:	4770      	bx	lr

08005f90 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2202      	movs	r2, #2
 8005fa2:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8005fa6:	88fa      	ldrh	r2, [r7, #6]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8005fac:	88fa      	ldrh	r2, [r7, #6]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8005fb2:	88fb      	ldrh	r3, [r7, #6]
 8005fb4:	68ba      	ldr	r2, [r7, #8]
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	68f8      	ldr	r0, [r7, #12]
 8005fba:	f000 fcff 	bl	80069bc <USBD_LL_Transmit>
  
  return USBD_OK;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8005fd6:	88fb      	ldrh	r3, [r7, #6]
 8005fd8:	68ba      	ldr	r2, [r7, #8]
 8005fda:	2100      	movs	r1, #0
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f000 fced 	bl	80069bc <USBD_LL_Transmit>
  
  return USBD_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2203      	movs	r2, #3
 8005ffe:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8006002:	88fa      	ldrh	r2, [r7, #6]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 800600a:	88fa      	ldrh	r2, [r7, #6]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8006012:	88fb      	ldrh	r3, [r7, #6]
 8006014:	68ba      	ldr	r2, [r7, #8]
 8006016:	2100      	movs	r1, #0
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f000 fcf2 	bl	8006a02 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	4613      	mov	r3, r2
 8006034:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 8006036:	88fb      	ldrh	r3, [r7, #6]
 8006038:	68ba      	ldr	r2, [r7, #8]
 800603a:	2100      	movs	r1, #0
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 fce0 	bl	8006a02 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2204      	movs	r2, #4
 8006058:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 800605c:	2300      	movs	r3, #0
 800605e:	2200      	movs	r2, #0
 8006060:	2100      	movs	r1, #0
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 fcaa 	bl	80069bc <USBD_LL_Transmit>
  
  return USBD_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b082      	sub	sp, #8
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2205      	movs	r2, #5
 800607e:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8006082:	2300      	movs	r3, #0
 8006084:	2200      	movs	r2, #0
 8006086:	2100      	movs	r1, #0
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 fcba 	bl	8006a02 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3708      	adds	r7, #8
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800609c:	2200      	movs	r2, #0
 800609e:	4912      	ldr	r1, [pc, #72]	; (80060e8 <MX_USB_DEVICE_Init+0x50>)
 80060a0:	4812      	ldr	r0, [pc, #72]	; (80060ec <MX_USB_DEVICE_Init+0x54>)
 80060a2:	f7ff f8dd 	bl	8005260 <USBD_Init>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d001      	beq.n	80060b0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80060ac:	f7fa f9c2 	bl	8000434 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80060b0:	490f      	ldr	r1, [pc, #60]	; (80060f0 <MX_USB_DEVICE_Init+0x58>)
 80060b2:	480e      	ldr	r0, [pc, #56]	; (80060ec <MX_USB_DEVICE_Init+0x54>)
 80060b4:	f7ff f8ff 	bl	80052b6 <USBD_RegisterClass>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d001      	beq.n	80060c2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80060be:	f7fa f9b9 	bl	8000434 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80060c2:	490c      	ldr	r1, [pc, #48]	; (80060f4 <MX_USB_DEVICE_Init+0x5c>)
 80060c4:	4809      	ldr	r0, [pc, #36]	; (80060ec <MX_USB_DEVICE_Init+0x54>)
 80060c6:	f7ff f835 	bl	8005134 <USBD_CDC_RegisterInterface>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d001      	beq.n	80060d4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80060d0:	f7fa f9b0 	bl	8000434 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80060d4:	4805      	ldr	r0, [pc, #20]	; (80060ec <MX_USB_DEVICE_Init+0x54>)
 80060d6:	f7ff f907 	bl	80052e8 <USBD_Start>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d001      	beq.n	80060e4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80060e0:	f7fa f9a8 	bl	8000434 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80060e4:	bf00      	nop
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	20000150 	.word	0x20000150
 80060ec:	200005d8 	.word	0x200005d8
 80060f0:	20000038 	.word	0x20000038
 80060f4:	20000140 	.word	0x20000140

080060f8 <cdcAvailable>:
uint32_t rx_out = 0;
uint32_t rx_len = 512;
uint8_t rx_buf[512];

uint32_t cdcAvailable(void)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
  uint32_t ret;

  ret = (rx_in - rx_out) % rx_len;
 80060fe:	4b09      	ldr	r3, [pc, #36]	; (8006124 <cdcAvailable+0x2c>)
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	4b09      	ldr	r3, [pc, #36]	; (8006128 <cdcAvailable+0x30>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	4a08      	ldr	r2, [pc, #32]	; (800612c <cdcAvailable+0x34>)
 800610a:	6812      	ldr	r2, [r2, #0]
 800610c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006110:	fb02 f201 	mul.w	r2, r2, r1
 8006114:	1a9b      	subs	r3, r3, r2
 8006116:	607b      	str	r3, [r7, #4]

  return ret;
 8006118:	687b      	ldr	r3, [r7, #4]
}
 800611a:	4618      	mov	r0, r3
 800611c:	370c      	adds	r7, #12
 800611e:	46bd      	mov	sp, r7
 8006120:	bc80      	pop	{r7}
 8006122:	4770      	bx	lr
 8006124:	20000350 	.word	0x20000350
 8006128:	20000354 	.word	0x20000354
 800612c:	2000013c 	.word	0x2000013c

08006130 <cdcRead>:

uint8_t cdcRead(void)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
  uint8_t ret;

  ret = rx_buf[rx_out];
 8006136:	4b0e      	ldr	r3, [pc, #56]	; (8006170 <cdcRead+0x40>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a0e      	ldr	r2, [pc, #56]	; (8006174 <cdcRead+0x44>)
 800613c:	5cd3      	ldrb	r3, [r2, r3]
 800613e:	71fb      	strb	r3, [r7, #7]

  if(rx_out != rx_in)
 8006140:	4b0b      	ldr	r3, [pc, #44]	; (8006170 <cdcRead+0x40>)
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	4b0c      	ldr	r3, [pc, #48]	; (8006178 <cdcRead+0x48>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	429a      	cmp	r2, r3
 800614a:	d00b      	beq.n	8006164 <cdcRead+0x34>
  {
    rx_out = (rx_out + 1) % rx_len;
 800614c:	4b08      	ldr	r3, [pc, #32]	; (8006170 <cdcRead+0x40>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	3301      	adds	r3, #1
 8006152:	4a0a      	ldr	r2, [pc, #40]	; (800617c <cdcRead+0x4c>)
 8006154:	6812      	ldr	r2, [r2, #0]
 8006156:	fbb3 f1f2 	udiv	r1, r3, r2
 800615a:	fb02 f201 	mul.w	r2, r2, r1
 800615e:	1a9b      	subs	r3, r3, r2
 8006160:	4a03      	ldr	r2, [pc, #12]	; (8006170 <cdcRead+0x40>)
 8006162:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006164:	79fb      	ldrb	r3, [r7, #7]
}
 8006166:	4618      	mov	r0, r3
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	bc80      	pop	{r7}
 800616e:	4770      	bx	lr
 8006170:	20000354 	.word	0x20000354
 8006174:	20000fcc 	.word	0x20000fcc
 8006178:	20000350 	.word	0x20000350
 800617c:	2000013c 	.word	0x2000013c

08006180 <cdcDataIn>:

void cdcDataIn(uint8_t rx_data)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	4603      	mov	r3, r0
 8006188:	71fb      	strb	r3, [r7, #7]
  uint32_t next_rx_in;

  rx_buf[rx_in] = rx_data;    // overwrite
 800618a:	4b0e      	ldr	r3, [pc, #56]	; (80061c4 <cdcDataIn+0x44>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	490e      	ldr	r1, [pc, #56]	; (80061c8 <cdcDataIn+0x48>)
 8006190:	79fa      	ldrb	r2, [r7, #7]
 8006192:	54ca      	strb	r2, [r1, r3]

  next_rx_in = (rx_in + 1) % rx_len;
 8006194:	4b0b      	ldr	r3, [pc, #44]	; (80061c4 <cdcDataIn+0x44>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	3301      	adds	r3, #1
 800619a:	4a0c      	ldr	r2, [pc, #48]	; (80061cc <cdcDataIn+0x4c>)
 800619c:	6812      	ldr	r2, [r2, #0]
 800619e:	fbb3 f1f2 	udiv	r1, r3, r2
 80061a2:	fb02 f201 	mul.w	r2, r2, r1
 80061a6:	1a9b      	subs	r3, r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]

  if(next_rx_in != rx_out)
 80061aa:	4b09      	ldr	r3, [pc, #36]	; (80061d0 <cdcDataIn+0x50>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d002      	beq.n	80061ba <cdcDataIn+0x3a>
  {
    rx_in = next_rx_in;
 80061b4:	4a03      	ldr	r2, [pc, #12]	; (80061c4 <cdcDataIn+0x44>)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6013      	str	r3, [r2, #0]
  }
}
 80061ba:	bf00      	nop
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	bc80      	pop	{r7}
 80061c2:	4770      	bx	lr
 80061c4:	20000350 	.word	0x20000350
 80061c8:	20000fcc 	.word	0x20000fcc
 80061cc:	2000013c 	.word	0x2000013c
 80061d0:	20000354 	.word	0x20000354

080061d4 <cdcWrite>:

uint32_t cdcWrite(uint8_t *p_data, uint32_t length)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  uint32_t pre_time;
  uint8_t ret;

  pre_time = millis();
 80061de:	f7fa f880 	bl	80002e2 <millis>
 80061e2:	60f8      	str	r0, [r7, #12]
  while(1)
  {
    ret = CDC_Transmit_FS(p_data, length);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	4619      	mov	r1, r3
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f8ba 	bl	8006364 <CDC_Transmit_FS>
 80061f0:	4603      	mov	r3, r0
 80061f2:	72fb      	strb	r3, [r7, #11]

    if(ret == USBD_OK)
 80061f4:	7afb      	ldrb	r3, [r7, #11]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <cdcWrite+0x2a>
    {
      return length;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	e00e      	b.n	800621c <cdcWrite+0x48>
    }
    else if(ret == USBD_FAIL)
 80061fe:	7afb      	ldrb	r3, [r7, #11]
 8006200:	2b02      	cmp	r3, #2
 8006202:	d101      	bne.n	8006208 <cdcWrite+0x34>
    {
      return 0;
 8006204:	2300      	movs	r3, #0
 8006206:	e009      	b.n	800621c <cdcWrite+0x48>
    }

    if(millis() - pre_time >= 100)    // time out handling.
 8006208:	f7fa f86b 	bl	80002e2 <millis>
 800620c:	4602      	mov	r2, r0
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	2b63      	cmp	r3, #99	; 0x63
 8006214:	d800      	bhi.n	8006218 <cdcWrite+0x44>
    ret = CDC_Transmit_FS(p_data, length);
 8006216:	e7e5      	b.n	80061e4 <cdcWrite+0x10>
    {
      break;
 8006218:	bf00      	nop
    }
  }
  return 0;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3710      	adds	r7, #16
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006228:	2200      	movs	r2, #0
 800622a:	4905      	ldr	r1, [pc, #20]	; (8006240 <CDC_Init_FS+0x1c>)
 800622c:	4805      	ldr	r0, [pc, #20]	; (8006244 <CDC_Init_FS+0x20>)
 800622e:	f7fe ff97 	bl	8005160 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006232:	4905      	ldr	r1, [pc, #20]	; (8006248 <CDC_Init_FS+0x24>)
 8006234:	4803      	ldr	r0, [pc, #12]	; (8006244 <CDC_Init_FS+0x20>)
 8006236:	f7fe ffac 	bl	8005192 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800623a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800623c:	4618      	mov	r0, r3
 800623e:	bd80      	pop	{r7, pc}
 8006240:	20000be4 	.word	0x20000be4
 8006244:	200005d8 	.word	0x200005d8
 8006248:	200007fc 	.word	0x200007fc

0800624c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800624c:	b480      	push	{r7}
 800624e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006250:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006252:	4618      	mov	r0, r3
 8006254:	46bd      	mov	sp, r7
 8006256:	bc80      	pop	{r7}
 8006258:	4770      	bx	lr
	...

0800625c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	4603      	mov	r3, r0
 8006264:	6039      	str	r1, [r7, #0]
 8006266:	71fb      	strb	r3, [r7, #7]
 8006268:	4613      	mov	r3, r2
 800626a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800626c:	79fb      	ldrb	r3, [r7, #7]
 800626e:	2b23      	cmp	r3, #35	; 0x23
 8006270:	d84a      	bhi.n	8006308 <CDC_Control_FS+0xac>
 8006272:	a201      	add	r2, pc, #4	; (adr r2, 8006278 <CDC_Control_FS+0x1c>)
 8006274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006278:	08006309 	.word	0x08006309
 800627c:	08006309 	.word	0x08006309
 8006280:	08006309 	.word	0x08006309
 8006284:	08006309 	.word	0x08006309
 8006288:	08006309 	.word	0x08006309
 800628c:	08006309 	.word	0x08006309
 8006290:	08006309 	.word	0x08006309
 8006294:	08006309 	.word	0x08006309
 8006298:	08006309 	.word	0x08006309
 800629c:	08006309 	.word	0x08006309
 80062a0:	08006309 	.word	0x08006309
 80062a4:	08006309 	.word	0x08006309
 80062a8:	08006309 	.word	0x08006309
 80062ac:	08006309 	.word	0x08006309
 80062b0:	08006309 	.word	0x08006309
 80062b4:	08006309 	.word	0x08006309
 80062b8:	08006309 	.word	0x08006309
 80062bc:	08006309 	.word	0x08006309
 80062c0:	08006309 	.word	0x08006309
 80062c4:	08006309 	.word	0x08006309
 80062c8:	08006309 	.word	0x08006309
 80062cc:	08006309 	.word	0x08006309
 80062d0:	08006309 	.word	0x08006309
 80062d4:	08006309 	.word	0x08006309
 80062d8:	08006309 	.word	0x08006309
 80062dc:	08006309 	.word	0x08006309
 80062e0:	08006309 	.word	0x08006309
 80062e4:	08006309 	.word	0x08006309
 80062e8:	08006309 	.word	0x08006309
 80062ec:	08006309 	.word	0x08006309
 80062f0:	08006309 	.word	0x08006309
 80062f4:	08006309 	.word	0x08006309
 80062f8:	08006309 	.word	0x08006309
 80062fc:	08006309 	.word	0x08006309
 8006300:	08006309 	.word	0x08006309
 8006304:	08006309 	.word	0x08006309
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006308:	bf00      	nop
  }

  return (USBD_OK);
 800630a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800630c:	4618      	mov	r0, r3
 800630e:	370c      	adds	r7, #12
 8006310:	46bd      	mov	sp, r7
 8006312:	bc80      	pop	{r7}
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop

08006318 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006322:	6879      	ldr	r1, [r7, #4]
 8006324:	480e      	ldr	r0, [pc, #56]	; (8006360 <CDC_Receive_FS+0x48>)
 8006326:	f7fe ff34 	bl	8005192 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800632a:	480d      	ldr	r0, [pc, #52]	; (8006360 <CDC_Receive_FS+0x48>)
 800632c:	f7fe ff6e 	bl	800520c <USBD_CDC_ReceivePacket>

  for(int i=0; i<*Len; i++)
 8006330:	2300      	movs	r3, #0
 8006332:	60fb      	str	r3, [r7, #12]
 8006334:	e009      	b.n	800634a <CDC_Receive_FS+0x32>
  {
    cdcDataIn(Buf[i]);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	4413      	add	r3, r2
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	4618      	mov	r0, r3
 8006340:	f7ff ff1e 	bl	8006180 <cdcDataIn>
  for(int i=0; i<*Len; i++)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	3301      	adds	r3, #1
 8006348:	60fb      	str	r3, [r7, #12]
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	429a      	cmp	r2, r3
 8006352:	d8f0      	bhi.n	8006336 <CDC_Receive_FS+0x1e>
  }

  return (USBD_OK);
 8006354:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006356:	4618      	mov	r0, r3
 8006358:	3710      	adds	r7, #16
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	200005d8 	.word	0x200005d8

08006364 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b084      	sub	sp, #16
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
 800636c:	460b      	mov	r3, r1
 800636e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006370:	2300      	movs	r3, #0
 8006372:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006374:	4b0d      	ldr	r3, [pc, #52]	; (80063ac <CDC_Transmit_FS+0x48>)
 8006376:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800637a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8006386:	2301      	movs	r3, #1
 8006388:	e00b      	b.n	80063a2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800638a:	887b      	ldrh	r3, [r7, #2]
 800638c:	461a      	mov	r2, r3
 800638e:	6879      	ldr	r1, [r7, #4]
 8006390:	4806      	ldr	r0, [pc, #24]	; (80063ac <CDC_Transmit_FS+0x48>)
 8006392:	f7fe fee5 	bl	8005160 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006396:	4805      	ldr	r0, [pc, #20]	; (80063ac <CDC_Transmit_FS+0x48>)
 8006398:	f7fe ff0e 	bl	80051b8 <USBD_CDC_TransmitPacket>
 800639c:	4603      	mov	r3, r0
 800639e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80063a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	200005d8 	.word	0x200005d8

080063b0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	4603      	mov	r3, r0
 80063b8:	6039      	str	r1, [r7, #0]
 80063ba:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	2212      	movs	r2, #18
 80063c0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80063c2:	4b03      	ldr	r3, [pc, #12]	; (80063d0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bc80      	pop	{r7}
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	2000016c 	.word	0x2000016c

080063d4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
 80063da:	4603      	mov	r3, r0
 80063dc:	6039      	str	r1, [r7, #0]
 80063de:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	2204      	movs	r2, #4
 80063e4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80063e6:	4b03      	ldr	r3, [pc, #12]	; (80063f4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bc80      	pop	{r7}
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	20000180 	.word	0x20000180

080063f8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	4603      	mov	r3, r0
 8006400:	6039      	str	r1, [r7, #0]
 8006402:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006404:	79fb      	ldrb	r3, [r7, #7]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d105      	bne.n	8006416 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	4907      	ldr	r1, [pc, #28]	; (800642c <USBD_FS_ProductStrDescriptor+0x34>)
 800640e:	4808      	ldr	r0, [pc, #32]	; (8006430 <USBD_FS_ProductStrDescriptor+0x38>)
 8006410:	f7ff fd64 	bl	8005edc <USBD_GetString>
 8006414:	e004      	b.n	8006420 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006416:	683a      	ldr	r2, [r7, #0]
 8006418:	4904      	ldr	r1, [pc, #16]	; (800642c <USBD_FS_ProductStrDescriptor+0x34>)
 800641a:	4805      	ldr	r0, [pc, #20]	; (8006430 <USBD_FS_ProductStrDescriptor+0x38>)
 800641c:	f7ff fd5e 	bl	8005edc <USBD_GetString>
  }
  return USBD_StrDesc;
 8006420:	4b02      	ldr	r3, [pc, #8]	; (800642c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006422:	4618      	mov	r0, r3
 8006424:	3708      	adds	r7, #8
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	200011cc 	.word	0x200011cc
 8006430:	08007440 	.word	0x08007440

08006434 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	4603      	mov	r3, r0
 800643c:	6039      	str	r1, [r7, #0]
 800643e:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006440:	683a      	ldr	r2, [r7, #0]
 8006442:	4904      	ldr	r1, [pc, #16]	; (8006454 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006444:	4804      	ldr	r0, [pc, #16]	; (8006458 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8006446:	f7ff fd49 	bl	8005edc <USBD_GetString>
  return USBD_StrDesc;
 800644a:	4b02      	ldr	r3, [pc, #8]	; (8006454 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800644c:	4618      	mov	r0, r3
 800644e:	3708      	adds	r7, #8
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	200011cc 	.word	0x200011cc
 8006458:	08007458 	.word	0x08007458

0800645c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	4603      	mov	r3, r0
 8006464:	6039      	str	r1, [r7, #0]
 8006466:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	221a      	movs	r2, #26
 800646c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800646e:	f000 f843 	bl	80064f8 <Get_SerialNum>

  return (uint8_t *) USBD_StringSerial;
 8006472:	4b02      	ldr	r3, [pc, #8]	; (800647c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8006474:	4618      	mov	r0, r3
 8006476:	3708      	adds	r7, #8
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	20000184 	.word	0x20000184

08006480 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b082      	sub	sp, #8
 8006484:	af00      	add	r7, sp, #0
 8006486:	4603      	mov	r3, r0
 8006488:	6039      	str	r1, [r7, #0]
 800648a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800648c:	79fb      	ldrb	r3, [r7, #7]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d105      	bne.n	800649e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	4907      	ldr	r1, [pc, #28]	; (80064b4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006496:	4808      	ldr	r0, [pc, #32]	; (80064b8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006498:	f7ff fd20 	bl	8005edc <USBD_GetString>
 800649c:	e004      	b.n	80064a8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	4904      	ldr	r1, [pc, #16]	; (80064b4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80064a2:	4805      	ldr	r0, [pc, #20]	; (80064b8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80064a4:	f7ff fd1a 	bl	8005edc <USBD_GetString>
  }
  return USBD_StrDesc;
 80064a8:	4b02      	ldr	r3, [pc, #8]	; (80064b4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	200011cc 	.word	0x200011cc
 80064b8:	0800746c 	.word	0x0800746c

080064bc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	4603      	mov	r3, r0
 80064c4:	6039      	str	r1, [r7, #0]
 80064c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80064c8:	79fb      	ldrb	r3, [r7, #7]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d105      	bne.n	80064da <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	4907      	ldr	r1, [pc, #28]	; (80064f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80064d2:	4808      	ldr	r0, [pc, #32]	; (80064f4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80064d4:	f7ff fd02 	bl	8005edc <USBD_GetString>
 80064d8:	e004      	b.n	80064e4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80064da:	683a      	ldr	r2, [r7, #0]
 80064dc:	4904      	ldr	r1, [pc, #16]	; (80064f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80064de:	4805      	ldr	r0, [pc, #20]	; (80064f4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80064e0:	f7ff fcfc 	bl	8005edc <USBD_GetString>
  }
  return USBD_StrDesc;
 80064e4:	4b02      	ldr	r3, [pc, #8]	; (80064f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3708      	adds	r7, #8
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	200011cc 	.word	0x200011cc
 80064f4:	08007478 	.word	0x08007478

080064f8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80064fe:	4b0f      	ldr	r3, [pc, #60]	; (800653c <Get_SerialNum+0x44>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006504:	4b0e      	ldr	r3, [pc, #56]	; (8006540 <Get_SerialNum+0x48>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800650a:	4b0e      	ldr	r3, [pc, #56]	; (8006544 <Get_SerialNum+0x4c>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006510:	68fa      	ldr	r2, [r7, #12]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4413      	add	r3, r2
 8006516:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d009      	beq.n	8006532 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800651e:	2208      	movs	r2, #8
 8006520:	4909      	ldr	r1, [pc, #36]	; (8006548 <Get_SerialNum+0x50>)
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f000 f814 	bl	8006550 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006528:	2204      	movs	r2, #4
 800652a:	4908      	ldr	r1, [pc, #32]	; (800654c <Get_SerialNum+0x54>)
 800652c:	68b8      	ldr	r0, [r7, #8]
 800652e:	f000 f80f 	bl	8006550 <IntToUnicode>
  }
}
 8006532:	bf00      	nop
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	1ffff7e8 	.word	0x1ffff7e8
 8006540:	1ffff7ec 	.word	0x1ffff7ec
 8006544:	1ffff7f0 	.word	0x1ffff7f0
 8006548:	20000186 	.word	0x20000186
 800654c:	20000196 	.word	0x20000196

08006550 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006550:	b480      	push	{r7}
 8006552:	b087      	sub	sp, #28
 8006554:	af00      	add	r7, sp, #0
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	60b9      	str	r1, [r7, #8]
 800655a:	4613      	mov	r3, r2
 800655c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800655e:	2300      	movs	r3, #0
 8006560:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8006562:	2300      	movs	r3, #0
 8006564:	75fb      	strb	r3, [r7, #23]
 8006566:	e027      	b.n	80065b8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	0f1b      	lsrs	r3, r3, #28
 800656c:	2b09      	cmp	r3, #9
 800656e:	d80b      	bhi.n	8006588 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	0f1b      	lsrs	r3, r3, #28
 8006574:	b2da      	uxtb	r2, r3
 8006576:	7dfb      	ldrb	r3, [r7, #23]
 8006578:	005b      	lsls	r3, r3, #1
 800657a:	4619      	mov	r1, r3
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	440b      	add	r3, r1
 8006580:	3230      	adds	r2, #48	; 0x30
 8006582:	b2d2      	uxtb	r2, r2
 8006584:	701a      	strb	r2, [r3, #0]
 8006586:	e00a      	b.n	800659e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	0f1b      	lsrs	r3, r3, #28
 800658c:	b2da      	uxtb	r2, r3
 800658e:	7dfb      	ldrb	r3, [r7, #23]
 8006590:	005b      	lsls	r3, r3, #1
 8006592:	4619      	mov	r1, r3
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	440b      	add	r3, r1
 8006598:	3237      	adds	r2, #55	; 0x37
 800659a:	b2d2      	uxtb	r2, r2
 800659c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	011b      	lsls	r3, r3, #4
 80065a2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80065a4:	7dfb      	ldrb	r3, [r7, #23]
 80065a6:	005b      	lsls	r3, r3, #1
 80065a8:	3301      	adds	r3, #1
 80065aa:	68ba      	ldr	r2, [r7, #8]
 80065ac:	4413      	add	r3, r2
 80065ae:	2200      	movs	r2, #0
 80065b0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80065b2:	7dfb      	ldrb	r3, [r7, #23]
 80065b4:	3301      	adds	r3, #1
 80065b6:	75fb      	strb	r3, [r7, #23]
 80065b8:	7dfa      	ldrb	r2, [r7, #23]
 80065ba:	79fb      	ldrb	r3, [r7, #7]
 80065bc:	429a      	cmp	r2, r3
 80065be:	d3d3      	bcc.n	8006568 <IntToUnicode+0x18>
  }
}
 80065c0:	bf00      	nop
 80065c2:	371c      	adds	r7, #28
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bc80      	pop	{r7}
 80065c8:	4770      	bx	lr
	...

080065cc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a0d      	ldr	r2, [pc, #52]	; (8006610 <HAL_PCD_MspInit+0x44>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d113      	bne.n	8006606 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80065de:	4b0d      	ldr	r3, [pc, #52]	; (8006614 <HAL_PCD_MspInit+0x48>)
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	4a0c      	ldr	r2, [pc, #48]	; (8006614 <HAL_PCD_MspInit+0x48>)
 80065e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80065e8:	61d3      	str	r3, [r2, #28]
 80065ea:	4b0a      	ldr	r3, [pc, #40]	; (8006614 <HAL_PCD_MspInit+0x48>)
 80065ec:	69db      	ldr	r3, [r3, #28]
 80065ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065f2:	60fb      	str	r3, [r7, #12]
 80065f4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80065f6:	2200      	movs	r2, #0
 80065f8:	2100      	movs	r1, #0
 80065fa:	2014      	movs	r0, #20
 80065fc:	f7fa fd0d 	bl	800101a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8006600:	2014      	movs	r0, #20
 8006602:	f7fa fd26 	bl	8001052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8006606:	bf00      	nop
 8006608:	3710      	adds	r7, #16
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}
 800660e:	bf00      	nop
 8006610:	40005c00 	.word	0x40005c00
 8006614:	40021000 	.word	0x40021000

08006618 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f8d3 245c 	ldr.w	r2, [r3, #1116]	; 0x45c
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f203 432c 	addw	r3, r3, #1068	; 0x42c
 800662c:	4619      	mov	r1, r3
 800662e:	4610      	mov	r0, r2
 8006630:	f7fe fea2 	bl	8005378 <USBD_LL_SetupStage>
}
 8006634:	bf00      	nop
 8006636:	3708      	adds	r7, #8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b082      	sub	sp, #8
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	460b      	mov	r3, r1
 8006646:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 045c 	ldr.w	r0, [r3, #1116]	; 0x45c
 800664e:	78fb      	ldrb	r3, [r7, #3]
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	015b      	lsls	r3, r3, #5
 8006654:	4413      	add	r3, r2
 8006656:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	78fb      	ldrb	r3, [r7, #3]
 800665e:	4619      	mov	r1, r3
 8006660:	f7fe fed4 	bl	800540c <USBD_LL_DataOutStage>
}
 8006664:	bf00      	nop
 8006666:	3708      	adds	r7, #8
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	460b      	mov	r3, r1
 8006676:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f8d3 045c 	ldr.w	r0, [r3, #1116]	; 0x45c
 800667e:	78fb      	ldrb	r3, [r7, #3]
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	015b      	lsls	r3, r3, #5
 8006684:	4413      	add	r3, r2
 8006686:	333c      	adds	r3, #60	; 0x3c
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	78fb      	ldrb	r3, [r7, #3]
 800668c:	4619      	mov	r1, r3
 800668e:	f7fe ff18 	bl	80054c2 <USBD_LL_DataInStage>
}
 8006692:	bf00      	nop
 8006694:	3708      	adds	r7, #8
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}

0800669a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800669a:	b580      	push	{r7, lr}
 800669c:	b082      	sub	sp, #8
 800669e:	af00      	add	r7, sp, #0
 80066a0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7fe fffb 	bl	80056a4 <USBD_LL_SOF>
}
 80066ae:	bf00      	nop
 80066b0:	3708      	adds	r7, #8
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b084      	sub	sp, #16
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80066be:	2301      	movs	r3, #1
 80066c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d001      	beq.n	80066ce <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80066ca:	f7f9 feb3 	bl	8000434 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 80066d4:	7bfa      	ldrb	r2, [r7, #15]
 80066d6:	4611      	mov	r1, r2
 80066d8:	4618      	mov	r0, r3
 80066da:	f7fe ffb0 	bl	800563e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7fe ff7b 	bl	80055e0 <USBD_LL_Reset>
}
 80066ea:	bf00      	nop
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
	...

080066f4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 8006702:	4618      	mov	r0, r3
 8006704:	f7fe ffaa 	bl	800565c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	699b      	ldr	r3, [r3, #24]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d005      	beq.n	800671c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006710:	4b04      	ldr	r3, [pc, #16]	; (8006724 <HAL_PCD_SuspendCallback+0x30>)
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	4a03      	ldr	r2, [pc, #12]	; (8006724 <HAL_PCD_SuspendCallback+0x30>)
 8006716:	f043 0306 	orr.w	r3, r3, #6
 800671a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800671c:	bf00      	nop
 800671e:	3708      	adds	r7, #8
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}
 8006724:	e000ed00 	.word	0xe000ed00

08006728 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 8006736:	4618      	mov	r0, r3
 8006738:	f7fe ffa4 	bl	8005684 <USBD_LL_Resume>
}
 800673c:	bf00      	nop
 800673e:	3708      	adds	r7, #8
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800674c:	4a28      	ldr	r2, [pc, #160]	; (80067f0 <USBD_LL_Init+0xac>)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f8c2 345c 	str.w	r3, [r2, #1116]	; 0x45c
  pdev->pData = &hpcd_USB_FS;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a26      	ldr	r2, [pc, #152]	; (80067f0 <USBD_LL_Init+0xac>)
 8006758:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
 800675c:	4b24      	ldr	r3, [pc, #144]	; (80067f0 <USBD_LL_Init+0xac>)
 800675e:	4a25      	ldr	r2, [pc, #148]	; (80067f4 <USBD_LL_Init+0xb0>)
 8006760:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006762:	4b23      	ldr	r3, [pc, #140]	; (80067f0 <USBD_LL_Init+0xac>)
 8006764:	2208      	movs	r2, #8
 8006766:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006768:	4b21      	ldr	r3, [pc, #132]	; (80067f0 <USBD_LL_Init+0xac>)
 800676a:	2202      	movs	r2, #2
 800676c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800676e:	4b20      	ldr	r3, [pc, #128]	; (80067f0 <USBD_LL_Init+0xac>)
 8006770:	2200      	movs	r2, #0
 8006772:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8006774:	4b1e      	ldr	r3, [pc, #120]	; (80067f0 <USBD_LL_Init+0xac>)
 8006776:	2200      	movs	r2, #0
 8006778:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800677a:	4b1d      	ldr	r3, [pc, #116]	; (80067f0 <USBD_LL_Init+0xac>)
 800677c:	2200      	movs	r2, #0
 800677e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006780:	481b      	ldr	r0, [pc, #108]	; (80067f0 <USBD_LL_Init+0xac>)
 8006782:	f7fa ff20 	bl	80015c6 <HAL_PCD_Init>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d001      	beq.n	8006790 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800678c:	f7f9 fe52 	bl	8000434 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006796:	2318      	movs	r3, #24
 8006798:	2200      	movs	r2, #0
 800679a:	2100      	movs	r1, #0
 800679c:	f7fb fe28 	bl	80023f0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80067a6:	2358      	movs	r3, #88	; 0x58
 80067a8:	2200      	movs	r2, #0
 80067aa:	2180      	movs	r1, #128	; 0x80
 80067ac:	f7fb fe20 	bl	80023f0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80067b6:	23c0      	movs	r3, #192	; 0xc0
 80067b8:	2200      	movs	r2, #0
 80067ba:	2181      	movs	r1, #129	; 0x81
 80067bc:	f7fb fe18 	bl	80023f0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80067c6:	f44f 7388 	mov.w	r3, #272	; 0x110
 80067ca:	2200      	movs	r2, #0
 80067cc:	2101      	movs	r1, #1
 80067ce:	f7fb fe0f 	bl	80023f0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80067d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80067dc:	2200      	movs	r2, #0
 80067de:	2182      	movs	r1, #130	; 0x82
 80067e0:	f7fb fe06 	bl	80023f0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3708      	adds	r7, #8
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	bf00      	nop
 80067f0:	200013cc 	.word	0x200013cc
 80067f4:	40005c00 	.word	0x40005c00

080067f8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006800:	2300      	movs	r3, #0
 8006802:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006804:	2300      	movs	r3, #0
 8006806:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800680e:	4618      	mov	r0, r3
 8006810:	f7fa ffb3 	bl	800177a <HAL_PCD_Start>
 8006814:	4603      	mov	r3, r0
 8006816:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006818:	7bfb      	ldrb	r3, [r7, #15]
 800681a:	4618      	mov	r0, r3
 800681c:	f000 f948 	bl	8006ab0 <USBD_Get_USB_Status>
 8006820:	4603      	mov	r3, r0
 8006822:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006824:	7bbb      	ldrb	r3, [r7, #14]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800682e:	b580      	push	{r7, lr}
 8006830:	b084      	sub	sp, #16
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	4608      	mov	r0, r1
 8006838:	4611      	mov	r1, r2
 800683a:	461a      	mov	r2, r3
 800683c:	4603      	mov	r3, r0
 800683e:	70fb      	strb	r3, [r7, #3]
 8006840:	460b      	mov	r3, r1
 8006842:	70bb      	strb	r3, [r7, #2]
 8006844:	4613      	mov	r3, r2
 8006846:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006848:	2300      	movs	r3, #0
 800684a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800684c:	2300      	movs	r3, #0
 800684e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006856:	78bb      	ldrb	r3, [r7, #2]
 8006858:	883a      	ldrh	r2, [r7, #0]
 800685a:	78f9      	ldrb	r1, [r7, #3]
 800685c:	f7fb f8da 	bl	8001a14 <HAL_PCD_EP_Open>
 8006860:	4603      	mov	r3, r0
 8006862:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006864:	7bfb      	ldrb	r3, [r7, #15]
 8006866:	4618      	mov	r0, r3
 8006868:	f000 f922 	bl	8006ab0 <USBD_Get_USB_Status>
 800686c:	4603      	mov	r3, r0
 800686e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8006870:	7bbb      	ldrb	r3, [r7, #14]
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800687a:	b580      	push	{r7, lr}
 800687c:	b084      	sub	sp, #16
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
 8006882:	460b      	mov	r3, r1
 8006884:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006886:	2300      	movs	r3, #0
 8006888:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800688a:	2300      	movs	r3, #0
 800688c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006894:	78fa      	ldrb	r2, [r7, #3]
 8006896:	4611      	mov	r1, r2
 8006898:	4618      	mov	r0, r3
 800689a:	f7fb f910 	bl	8001abe <HAL_PCD_EP_Close>
 800689e:	4603      	mov	r3, r0
 80068a0:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 80068a2:	7bfb      	ldrb	r3, [r7, #15]
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 f903 	bl	8006ab0 <USBD_Get_USB_Status>
 80068aa:	4603      	mov	r3, r0
 80068ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 80068ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3710      	adds	r7, #16
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	460b      	mov	r3, r1
 80068c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80068c4:	2300      	movs	r3, #0
 80068c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80068c8:	2300      	movs	r3, #0
 80068ca:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80068d2:	78fa      	ldrb	r2, [r7, #3]
 80068d4:	4611      	mov	r1, r2
 80068d6:	4618      	mov	r0, r3
 80068d8:	f7fb f9c3 	bl	8001c62 <HAL_PCD_EP_SetStall>
 80068dc:	4603      	mov	r3, r0
 80068de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80068e0:	7bfb      	ldrb	r3, [r7, #15]
 80068e2:	4618      	mov	r0, r3
 80068e4:	f000 f8e4 	bl	8006ab0 <USBD_Get_USB_Status>
 80068e8:	4603      	mov	r3, r0
 80068ea:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 80068ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b084      	sub	sp, #16
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
 80068fe:	460b      	mov	r3, r1
 8006900:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006902:	2300      	movs	r3, #0
 8006904:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006906:	2300      	movs	r3, #0
 8006908:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006910:	78fa      	ldrb	r2, [r7, #3]
 8006912:	4611      	mov	r1, r2
 8006914:	4618      	mov	r0, r3
 8006916:	f7fb f9f9 	bl	8001d0c <HAL_PCD_EP_ClrStall>
 800691a:	4603      	mov	r3, r0
 800691c:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800691e:	7bfb      	ldrb	r3, [r7, #15]
 8006920:	4618      	mov	r0, r3
 8006922:	f000 f8c5 	bl	8006ab0 <USBD_Get_USB_Status>
 8006926:	4603      	mov	r3, r0
 8006928:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 800692a:	7bbb      	ldrb	r3, [r7, #14]
}
 800692c:	4618      	mov	r0, r3
 800692e:	3710      	adds	r7, #16
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006934:	b480      	push	{r7}
 8006936:	b085      	sub	sp, #20
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	460b      	mov	r3, r1
 800693e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006946:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8006948:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800694c:	2b00      	cmp	r3, #0
 800694e:	da08      	bge.n	8006962 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006950:	78fb      	ldrb	r3, [r7, #3]
 8006952:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	015b      	lsls	r3, r3, #5
 800695a:	4413      	add	r3, r2
 800695c:	332a      	adds	r3, #42	; 0x2a
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	e008      	b.n	8006974 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8006962:	78fb      	ldrb	r3, [r7, #3]
 8006964:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	015b      	lsls	r3, r3, #5
 800696c:	4413      	add	r3, r2
 800696e:	f203 232a 	addw	r3, r3, #554	; 0x22a
 8006972:	781b      	ldrb	r3, [r3, #0]
  }
}
 8006974:	4618      	mov	r0, r3
 8006976:	3714      	adds	r7, #20
 8006978:	46bd      	mov	sp, r7
 800697a:	bc80      	pop	{r7}
 800697c:	4770      	bx	lr

0800697e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800697e:	b580      	push	{r7, lr}
 8006980:	b084      	sub	sp, #16
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
 8006986:	460b      	mov	r3, r1
 8006988:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800698a:	2300      	movs	r3, #0
 800698c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800698e:	2300      	movs	r3, #0
 8006990:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006998:	78fa      	ldrb	r2, [r7, #3]
 800699a:	4611      	mov	r1, r2
 800699c:	4618      	mov	r0, r3
 800699e:	f7fb f814 	bl	80019ca <HAL_PCD_SetAddress>
 80069a2:	4603      	mov	r3, r0
 80069a4:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80069a6:	7bfb      	ldrb	r3, [r7, #15]
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 f881 	bl	8006ab0 <USBD_Get_USB_Status>
 80069ae:	4603      	mov	r3, r0
 80069b0:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 80069b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3710      	adds	r7, #16
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}

080069bc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b086      	sub	sp, #24
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	607a      	str	r2, [r7, #4]
 80069c6:	461a      	mov	r2, r3
 80069c8:	460b      	mov	r3, r1
 80069ca:	72fb      	strb	r3, [r7, #11]
 80069cc:	4613      	mov	r3, r2
 80069ce:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80069d0:	2300      	movs	r3, #0
 80069d2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80069d4:	2300      	movs	r3, #0
 80069d6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80069de:	893b      	ldrh	r3, [r7, #8]
 80069e0:	7af9      	ldrb	r1, [r7, #11]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	f7fb f902 	bl	8001bec <HAL_PCD_EP_Transmit>
 80069e8:	4603      	mov	r3, r0
 80069ea:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80069ec:	7dfb      	ldrb	r3, [r7, #23]
 80069ee:	4618      	mov	r0, r3
 80069f0:	f000 f85e 	bl	8006ab0 <USBD_Get_USB_Status>
 80069f4:	4603      	mov	r3, r0
 80069f6:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 80069f8:	7dbb      	ldrb	r3, [r7, #22]
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3718      	adds	r7, #24
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006a02:	b580      	push	{r7, lr}
 8006a04:	b086      	sub	sp, #24
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	60f8      	str	r0, [r7, #12]
 8006a0a:	607a      	str	r2, [r7, #4]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	460b      	mov	r3, r1
 8006a10:	72fb      	strb	r3, [r7, #11]
 8006a12:	4613      	mov	r3, r2
 8006a14:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006a16:	2300      	movs	r3, #0
 8006a18:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006a24:	893b      	ldrh	r3, [r7, #8]
 8006a26:	7af9      	ldrb	r1, [r7, #11]
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	f7fb f88e 	bl	8001b4a <HAL_PCD_EP_Receive>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006a32:	7dfb      	ldrb	r3, [r7, #23]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 f83b 	bl	8006ab0 <USBD_Get_USB_Status>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8006a3e:	7dbb      	ldrb	r3, [r7, #22]
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3718      	adds	r7, #24
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	460b      	mov	r3, r1
 8006a52:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006a5a:	78fa      	ldrb	r2, [r7, #3]
 8006a5c:	4611      	mov	r1, r2
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7fb f8af 	bl	8001bc2 <HAL_PCD_EP_GetRxCount>
 8006a64:	4603      	mov	r3, r0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3708      	adds	r7, #8
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
	...

08006a70 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8006a78:	4b02      	ldr	r3, [pc, #8]	; (8006a84 <USBD_static_malloc+0x14>)
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	370c      	adds	r7, #12
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bc80      	pop	{r7}
 8006a82:	4770      	bx	lr
 8006a84:	20000358 	.word	0x20000358

08006a88 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]

}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bc80      	pop	{r7}
 8006a98:	4770      	bx	lr

08006a9a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a9a:	b480      	push	{r7}
 8006a9c:	b083      	sub	sp, #12
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8006aa6:	bf00      	nop
 8006aa8:	370c      	adds	r7, #12
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bc80      	pop	{r7}
 8006aae:	4770      	bx	lr

08006ab0 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b085      	sub	sp, #20
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006aba:	2300      	movs	r3, #0
 8006abc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8006abe:	79fb      	ldrb	r3, [r7, #7]
 8006ac0:	2b03      	cmp	r3, #3
 8006ac2:	d817      	bhi.n	8006af4 <USBD_Get_USB_Status+0x44>
 8006ac4:	a201      	add	r2, pc, #4	; (adr r2, 8006acc <USBD_Get_USB_Status+0x1c>)
 8006ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aca:	bf00      	nop
 8006acc:	08006add 	.word	0x08006add
 8006ad0:	08006ae3 	.word	0x08006ae3
 8006ad4:	08006ae9 	.word	0x08006ae9
 8006ad8:	08006aef 	.word	0x08006aef
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8006adc:	2300      	movs	r3, #0
 8006ade:	73fb      	strb	r3, [r7, #15]
    break;
 8006ae0:	e00b      	b.n	8006afa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006ae2:	2302      	movs	r3, #2
 8006ae4:	73fb      	strb	r3, [r7, #15]
    break;
 8006ae6:	e008      	b.n	8006afa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	73fb      	strb	r3, [r7, #15]
    break;
 8006aec:	e005      	b.n	8006afa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006aee:	2302      	movs	r3, #2
 8006af0:	73fb      	strb	r3, [r7, #15]
    break;
 8006af2:	e002      	b.n	8006afa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8006af4:	2302      	movs	r3, #2
 8006af6:	73fb      	strb	r3, [r7, #15]
    break;
 8006af8:	bf00      	nop
  }
  return usb_status;
 8006afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3714      	adds	r7, #20
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bc80      	pop	{r7}
 8006b04:	4770      	bx	lr
 8006b06:	bf00      	nop

08006b08 <main>:
 */

#include "main.h"

int main(void)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	af00      	add	r7, sp, #0
  hwInit();
 8006b0c:	f7fa f91e 	bl	8000d4c <hwInit>
  apInit();
 8006b10:	f7f9 fb88 	bl	8000224 <apInit>

  apMain();
 8006b14:	f7f9 fb94 	bl	8000240 <apMain>

  return 0;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	bd80      	pop	{r7, pc}
	...

08006b20 <__errno>:
 8006b20:	4b01      	ldr	r3, [pc, #4]	; (8006b28 <__errno+0x8>)
 8006b22:	6818      	ldr	r0, [r3, #0]
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	200001a0 	.word	0x200001a0

08006b2c <__libc_init_array>:
 8006b2c:	b570      	push	{r4, r5, r6, lr}
 8006b2e:	2500      	movs	r5, #0
 8006b30:	4e0c      	ldr	r6, [pc, #48]	; (8006b64 <__libc_init_array+0x38>)
 8006b32:	4c0d      	ldr	r4, [pc, #52]	; (8006b68 <__libc_init_array+0x3c>)
 8006b34:	1ba4      	subs	r4, r4, r6
 8006b36:	10a4      	asrs	r4, r4, #2
 8006b38:	42a5      	cmp	r5, r4
 8006b3a:	d109      	bne.n	8006b50 <__libc_init_array+0x24>
 8006b3c:	f000 fc4e 	bl	80073dc <_init>
 8006b40:	2500      	movs	r5, #0
 8006b42:	4e0a      	ldr	r6, [pc, #40]	; (8006b6c <__libc_init_array+0x40>)
 8006b44:	4c0a      	ldr	r4, [pc, #40]	; (8006b70 <__libc_init_array+0x44>)
 8006b46:	1ba4      	subs	r4, r4, r6
 8006b48:	10a4      	asrs	r4, r4, #2
 8006b4a:	42a5      	cmp	r5, r4
 8006b4c:	d105      	bne.n	8006b5a <__libc_init_array+0x2e>
 8006b4e:	bd70      	pop	{r4, r5, r6, pc}
 8006b50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b54:	4798      	blx	r3
 8006b56:	3501      	adds	r5, #1
 8006b58:	e7ee      	b.n	8006b38 <__libc_init_array+0xc>
 8006b5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b5e:	4798      	blx	r3
 8006b60:	3501      	adds	r5, #1
 8006b62:	e7f2      	b.n	8006b4a <__libc_init_array+0x1e>
 8006b64:	080074d4 	.word	0x080074d4
 8006b68:	080074d4 	.word	0x080074d4
 8006b6c:	080074d4 	.word	0x080074d4
 8006b70:	080074d8 	.word	0x080074d8

08006b74 <memset>:
 8006b74:	4603      	mov	r3, r0
 8006b76:	4402      	add	r2, r0
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d100      	bne.n	8006b7e <memset+0xa>
 8006b7c:	4770      	bx	lr
 8006b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8006b82:	e7f9      	b.n	8006b78 <memset+0x4>

08006b84 <_vsniprintf_r>:
 8006b84:	b530      	push	{r4, r5, lr}
 8006b86:	1e14      	subs	r4, r2, #0
 8006b88:	4605      	mov	r5, r0
 8006b8a:	b09b      	sub	sp, #108	; 0x6c
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	da05      	bge.n	8006b9c <_vsniprintf_r+0x18>
 8006b90:	238b      	movs	r3, #139	; 0x8b
 8006b92:	f04f 30ff 	mov.w	r0, #4294967295
 8006b96:	602b      	str	r3, [r5, #0]
 8006b98:	b01b      	add	sp, #108	; 0x6c
 8006b9a:	bd30      	pop	{r4, r5, pc}
 8006b9c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006ba0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006ba4:	bf0c      	ite	eq
 8006ba6:	4623      	moveq	r3, r4
 8006ba8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006bac:	9302      	str	r3, [sp, #8]
 8006bae:	9305      	str	r3, [sp, #20]
 8006bb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006bb4:	9100      	str	r1, [sp, #0]
 8006bb6:	9104      	str	r1, [sp, #16]
 8006bb8:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006bc0:	4669      	mov	r1, sp
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	f000 f872 	bl	8006cac <_svfiprintf_r>
 8006bc8:	1c43      	adds	r3, r0, #1
 8006bca:	bfbc      	itt	lt
 8006bcc:	238b      	movlt	r3, #139	; 0x8b
 8006bce:	602b      	strlt	r3, [r5, #0]
 8006bd0:	2c00      	cmp	r4, #0
 8006bd2:	d0e1      	beq.n	8006b98 <_vsniprintf_r+0x14>
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	9b00      	ldr	r3, [sp, #0]
 8006bd8:	701a      	strb	r2, [r3, #0]
 8006bda:	e7dd      	b.n	8006b98 <_vsniprintf_r+0x14>

08006bdc <vsniprintf>:
 8006bdc:	b507      	push	{r0, r1, r2, lr}
 8006bde:	9300      	str	r3, [sp, #0]
 8006be0:	4613      	mov	r3, r2
 8006be2:	460a      	mov	r2, r1
 8006be4:	4601      	mov	r1, r0
 8006be6:	4803      	ldr	r0, [pc, #12]	; (8006bf4 <vsniprintf+0x18>)
 8006be8:	6800      	ldr	r0, [r0, #0]
 8006bea:	f7ff ffcb 	bl	8006b84 <_vsniprintf_r>
 8006bee:	b003      	add	sp, #12
 8006bf0:	f85d fb04 	ldr.w	pc, [sp], #4
 8006bf4:	200001a0 	.word	0x200001a0

08006bf8 <__ssputs_r>:
 8006bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bfc:	688e      	ldr	r6, [r1, #8]
 8006bfe:	4682      	mov	sl, r0
 8006c00:	429e      	cmp	r6, r3
 8006c02:	460c      	mov	r4, r1
 8006c04:	4690      	mov	r8, r2
 8006c06:	4699      	mov	r9, r3
 8006c08:	d837      	bhi.n	8006c7a <__ssputs_r+0x82>
 8006c0a:	898a      	ldrh	r2, [r1, #12]
 8006c0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006c10:	d031      	beq.n	8006c76 <__ssputs_r+0x7e>
 8006c12:	2302      	movs	r3, #2
 8006c14:	6825      	ldr	r5, [r4, #0]
 8006c16:	6909      	ldr	r1, [r1, #16]
 8006c18:	1a6f      	subs	r7, r5, r1
 8006c1a:	6965      	ldr	r5, [r4, #20]
 8006c1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c20:	fb95 f5f3 	sdiv	r5, r5, r3
 8006c24:	f109 0301 	add.w	r3, r9, #1
 8006c28:	443b      	add	r3, r7
 8006c2a:	429d      	cmp	r5, r3
 8006c2c:	bf38      	it	cc
 8006c2e:	461d      	movcc	r5, r3
 8006c30:	0553      	lsls	r3, r2, #21
 8006c32:	d530      	bpl.n	8006c96 <__ssputs_r+0x9e>
 8006c34:	4629      	mov	r1, r5
 8006c36:	f000 fb37 	bl	80072a8 <_malloc_r>
 8006c3a:	4606      	mov	r6, r0
 8006c3c:	b950      	cbnz	r0, 8006c54 <__ssputs_r+0x5c>
 8006c3e:	230c      	movs	r3, #12
 8006c40:	f04f 30ff 	mov.w	r0, #4294967295
 8006c44:	f8ca 3000 	str.w	r3, [sl]
 8006c48:	89a3      	ldrh	r3, [r4, #12]
 8006c4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c4e:	81a3      	strh	r3, [r4, #12]
 8006c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c54:	463a      	mov	r2, r7
 8006c56:	6921      	ldr	r1, [r4, #16]
 8006c58:	f000 fab6 	bl	80071c8 <memcpy>
 8006c5c:	89a3      	ldrh	r3, [r4, #12]
 8006c5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006c62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c66:	81a3      	strh	r3, [r4, #12]
 8006c68:	6126      	str	r6, [r4, #16]
 8006c6a:	443e      	add	r6, r7
 8006c6c:	6026      	str	r6, [r4, #0]
 8006c6e:	464e      	mov	r6, r9
 8006c70:	6165      	str	r5, [r4, #20]
 8006c72:	1bed      	subs	r5, r5, r7
 8006c74:	60a5      	str	r5, [r4, #8]
 8006c76:	454e      	cmp	r6, r9
 8006c78:	d900      	bls.n	8006c7c <__ssputs_r+0x84>
 8006c7a:	464e      	mov	r6, r9
 8006c7c:	4632      	mov	r2, r6
 8006c7e:	4641      	mov	r1, r8
 8006c80:	6820      	ldr	r0, [r4, #0]
 8006c82:	f000 faac 	bl	80071de <memmove>
 8006c86:	68a3      	ldr	r3, [r4, #8]
 8006c88:	2000      	movs	r0, #0
 8006c8a:	1b9b      	subs	r3, r3, r6
 8006c8c:	60a3      	str	r3, [r4, #8]
 8006c8e:	6823      	ldr	r3, [r4, #0]
 8006c90:	441e      	add	r6, r3
 8006c92:	6026      	str	r6, [r4, #0]
 8006c94:	e7dc      	b.n	8006c50 <__ssputs_r+0x58>
 8006c96:	462a      	mov	r2, r5
 8006c98:	f000 fb60 	bl	800735c <_realloc_r>
 8006c9c:	4606      	mov	r6, r0
 8006c9e:	2800      	cmp	r0, #0
 8006ca0:	d1e2      	bne.n	8006c68 <__ssputs_r+0x70>
 8006ca2:	6921      	ldr	r1, [r4, #16]
 8006ca4:	4650      	mov	r0, sl
 8006ca6:	f000 fab3 	bl	8007210 <_free_r>
 8006caa:	e7c8      	b.n	8006c3e <__ssputs_r+0x46>

08006cac <_svfiprintf_r>:
 8006cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb0:	461d      	mov	r5, r3
 8006cb2:	898b      	ldrh	r3, [r1, #12]
 8006cb4:	b09d      	sub	sp, #116	; 0x74
 8006cb6:	061f      	lsls	r7, r3, #24
 8006cb8:	4680      	mov	r8, r0
 8006cba:	460c      	mov	r4, r1
 8006cbc:	4616      	mov	r6, r2
 8006cbe:	d50f      	bpl.n	8006ce0 <_svfiprintf_r+0x34>
 8006cc0:	690b      	ldr	r3, [r1, #16]
 8006cc2:	b96b      	cbnz	r3, 8006ce0 <_svfiprintf_r+0x34>
 8006cc4:	2140      	movs	r1, #64	; 0x40
 8006cc6:	f000 faef 	bl	80072a8 <_malloc_r>
 8006cca:	6020      	str	r0, [r4, #0]
 8006ccc:	6120      	str	r0, [r4, #16]
 8006cce:	b928      	cbnz	r0, 8006cdc <_svfiprintf_r+0x30>
 8006cd0:	230c      	movs	r3, #12
 8006cd2:	f8c8 3000 	str.w	r3, [r8]
 8006cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8006cda:	e0c8      	b.n	8006e6e <_svfiprintf_r+0x1c2>
 8006cdc:	2340      	movs	r3, #64	; 0x40
 8006cde:	6163      	str	r3, [r4, #20]
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	9309      	str	r3, [sp, #36]	; 0x24
 8006ce4:	2320      	movs	r3, #32
 8006ce6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006cea:	2330      	movs	r3, #48	; 0x30
 8006cec:	f04f 0b01 	mov.w	fp, #1
 8006cf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006cf4:	9503      	str	r5, [sp, #12]
 8006cf6:	4637      	mov	r7, r6
 8006cf8:	463d      	mov	r5, r7
 8006cfa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006cfe:	b10b      	cbz	r3, 8006d04 <_svfiprintf_r+0x58>
 8006d00:	2b25      	cmp	r3, #37	; 0x25
 8006d02:	d13e      	bne.n	8006d82 <_svfiprintf_r+0xd6>
 8006d04:	ebb7 0a06 	subs.w	sl, r7, r6
 8006d08:	d00b      	beq.n	8006d22 <_svfiprintf_r+0x76>
 8006d0a:	4653      	mov	r3, sl
 8006d0c:	4632      	mov	r2, r6
 8006d0e:	4621      	mov	r1, r4
 8006d10:	4640      	mov	r0, r8
 8006d12:	f7ff ff71 	bl	8006bf8 <__ssputs_r>
 8006d16:	3001      	adds	r0, #1
 8006d18:	f000 80a4 	beq.w	8006e64 <_svfiprintf_r+0x1b8>
 8006d1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d1e:	4453      	add	r3, sl
 8006d20:	9309      	str	r3, [sp, #36]	; 0x24
 8006d22:	783b      	ldrb	r3, [r7, #0]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	f000 809d 	beq.w	8006e64 <_svfiprintf_r+0x1b8>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d34:	9304      	str	r3, [sp, #16]
 8006d36:	9307      	str	r3, [sp, #28]
 8006d38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006d3c:	931a      	str	r3, [sp, #104]	; 0x68
 8006d3e:	462f      	mov	r7, r5
 8006d40:	2205      	movs	r2, #5
 8006d42:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006d46:	4850      	ldr	r0, [pc, #320]	; (8006e88 <_svfiprintf_r+0x1dc>)
 8006d48:	f000 fa30 	bl	80071ac <memchr>
 8006d4c:	9b04      	ldr	r3, [sp, #16]
 8006d4e:	b9d0      	cbnz	r0, 8006d86 <_svfiprintf_r+0xda>
 8006d50:	06d9      	lsls	r1, r3, #27
 8006d52:	bf44      	itt	mi
 8006d54:	2220      	movmi	r2, #32
 8006d56:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006d5a:	071a      	lsls	r2, r3, #28
 8006d5c:	bf44      	itt	mi
 8006d5e:	222b      	movmi	r2, #43	; 0x2b
 8006d60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006d64:	782a      	ldrb	r2, [r5, #0]
 8006d66:	2a2a      	cmp	r2, #42	; 0x2a
 8006d68:	d015      	beq.n	8006d96 <_svfiprintf_r+0xea>
 8006d6a:	462f      	mov	r7, r5
 8006d6c:	2000      	movs	r0, #0
 8006d6e:	250a      	movs	r5, #10
 8006d70:	9a07      	ldr	r2, [sp, #28]
 8006d72:	4639      	mov	r1, r7
 8006d74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d78:	3b30      	subs	r3, #48	; 0x30
 8006d7a:	2b09      	cmp	r3, #9
 8006d7c:	d94d      	bls.n	8006e1a <_svfiprintf_r+0x16e>
 8006d7e:	b1b8      	cbz	r0, 8006db0 <_svfiprintf_r+0x104>
 8006d80:	e00f      	b.n	8006da2 <_svfiprintf_r+0xf6>
 8006d82:	462f      	mov	r7, r5
 8006d84:	e7b8      	b.n	8006cf8 <_svfiprintf_r+0x4c>
 8006d86:	4a40      	ldr	r2, [pc, #256]	; (8006e88 <_svfiprintf_r+0x1dc>)
 8006d88:	463d      	mov	r5, r7
 8006d8a:	1a80      	subs	r0, r0, r2
 8006d8c:	fa0b f000 	lsl.w	r0, fp, r0
 8006d90:	4318      	orrs	r0, r3
 8006d92:	9004      	str	r0, [sp, #16]
 8006d94:	e7d3      	b.n	8006d3e <_svfiprintf_r+0x92>
 8006d96:	9a03      	ldr	r2, [sp, #12]
 8006d98:	1d11      	adds	r1, r2, #4
 8006d9a:	6812      	ldr	r2, [r2, #0]
 8006d9c:	9103      	str	r1, [sp, #12]
 8006d9e:	2a00      	cmp	r2, #0
 8006da0:	db01      	blt.n	8006da6 <_svfiprintf_r+0xfa>
 8006da2:	9207      	str	r2, [sp, #28]
 8006da4:	e004      	b.n	8006db0 <_svfiprintf_r+0x104>
 8006da6:	4252      	negs	r2, r2
 8006da8:	f043 0302 	orr.w	r3, r3, #2
 8006dac:	9207      	str	r2, [sp, #28]
 8006dae:	9304      	str	r3, [sp, #16]
 8006db0:	783b      	ldrb	r3, [r7, #0]
 8006db2:	2b2e      	cmp	r3, #46	; 0x2e
 8006db4:	d10c      	bne.n	8006dd0 <_svfiprintf_r+0x124>
 8006db6:	787b      	ldrb	r3, [r7, #1]
 8006db8:	2b2a      	cmp	r3, #42	; 0x2a
 8006dba:	d133      	bne.n	8006e24 <_svfiprintf_r+0x178>
 8006dbc:	9b03      	ldr	r3, [sp, #12]
 8006dbe:	3702      	adds	r7, #2
 8006dc0:	1d1a      	adds	r2, r3, #4
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	9203      	str	r2, [sp, #12]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	bfb8      	it	lt
 8006dca:	f04f 33ff 	movlt.w	r3, #4294967295
 8006dce:	9305      	str	r3, [sp, #20]
 8006dd0:	4d2e      	ldr	r5, [pc, #184]	; (8006e8c <_svfiprintf_r+0x1e0>)
 8006dd2:	2203      	movs	r2, #3
 8006dd4:	7839      	ldrb	r1, [r7, #0]
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f000 f9e8 	bl	80071ac <memchr>
 8006ddc:	b138      	cbz	r0, 8006dee <_svfiprintf_r+0x142>
 8006dde:	2340      	movs	r3, #64	; 0x40
 8006de0:	1b40      	subs	r0, r0, r5
 8006de2:	fa03 f000 	lsl.w	r0, r3, r0
 8006de6:	9b04      	ldr	r3, [sp, #16]
 8006de8:	3701      	adds	r7, #1
 8006dea:	4303      	orrs	r3, r0
 8006dec:	9304      	str	r3, [sp, #16]
 8006dee:	7839      	ldrb	r1, [r7, #0]
 8006df0:	2206      	movs	r2, #6
 8006df2:	4827      	ldr	r0, [pc, #156]	; (8006e90 <_svfiprintf_r+0x1e4>)
 8006df4:	1c7e      	adds	r6, r7, #1
 8006df6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006dfa:	f000 f9d7 	bl	80071ac <memchr>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	d038      	beq.n	8006e74 <_svfiprintf_r+0x1c8>
 8006e02:	4b24      	ldr	r3, [pc, #144]	; (8006e94 <_svfiprintf_r+0x1e8>)
 8006e04:	bb13      	cbnz	r3, 8006e4c <_svfiprintf_r+0x1a0>
 8006e06:	9b03      	ldr	r3, [sp, #12]
 8006e08:	3307      	adds	r3, #7
 8006e0a:	f023 0307 	bic.w	r3, r3, #7
 8006e0e:	3308      	adds	r3, #8
 8006e10:	9303      	str	r3, [sp, #12]
 8006e12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e14:	444b      	add	r3, r9
 8006e16:	9309      	str	r3, [sp, #36]	; 0x24
 8006e18:	e76d      	b.n	8006cf6 <_svfiprintf_r+0x4a>
 8006e1a:	fb05 3202 	mla	r2, r5, r2, r3
 8006e1e:	2001      	movs	r0, #1
 8006e20:	460f      	mov	r7, r1
 8006e22:	e7a6      	b.n	8006d72 <_svfiprintf_r+0xc6>
 8006e24:	2300      	movs	r3, #0
 8006e26:	250a      	movs	r5, #10
 8006e28:	4619      	mov	r1, r3
 8006e2a:	3701      	adds	r7, #1
 8006e2c:	9305      	str	r3, [sp, #20]
 8006e2e:	4638      	mov	r0, r7
 8006e30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e34:	3a30      	subs	r2, #48	; 0x30
 8006e36:	2a09      	cmp	r2, #9
 8006e38:	d903      	bls.n	8006e42 <_svfiprintf_r+0x196>
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d0c8      	beq.n	8006dd0 <_svfiprintf_r+0x124>
 8006e3e:	9105      	str	r1, [sp, #20]
 8006e40:	e7c6      	b.n	8006dd0 <_svfiprintf_r+0x124>
 8006e42:	fb05 2101 	mla	r1, r5, r1, r2
 8006e46:	2301      	movs	r3, #1
 8006e48:	4607      	mov	r7, r0
 8006e4a:	e7f0      	b.n	8006e2e <_svfiprintf_r+0x182>
 8006e4c:	ab03      	add	r3, sp, #12
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	4622      	mov	r2, r4
 8006e52:	4b11      	ldr	r3, [pc, #68]	; (8006e98 <_svfiprintf_r+0x1ec>)
 8006e54:	a904      	add	r1, sp, #16
 8006e56:	4640      	mov	r0, r8
 8006e58:	f3af 8000 	nop.w
 8006e5c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006e60:	4681      	mov	r9, r0
 8006e62:	d1d6      	bne.n	8006e12 <_svfiprintf_r+0x166>
 8006e64:	89a3      	ldrh	r3, [r4, #12]
 8006e66:	065b      	lsls	r3, r3, #25
 8006e68:	f53f af35 	bmi.w	8006cd6 <_svfiprintf_r+0x2a>
 8006e6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e6e:	b01d      	add	sp, #116	; 0x74
 8006e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e74:	ab03      	add	r3, sp, #12
 8006e76:	9300      	str	r3, [sp, #0]
 8006e78:	4622      	mov	r2, r4
 8006e7a:	4b07      	ldr	r3, [pc, #28]	; (8006e98 <_svfiprintf_r+0x1ec>)
 8006e7c:	a904      	add	r1, sp, #16
 8006e7e:	4640      	mov	r0, r8
 8006e80:	f000 f882 	bl	8006f88 <_printf_i>
 8006e84:	e7ea      	b.n	8006e5c <_svfiprintf_r+0x1b0>
 8006e86:	bf00      	nop
 8006e88:	080074a0 	.word	0x080074a0
 8006e8c:	080074a6 	.word	0x080074a6
 8006e90:	080074aa 	.word	0x080074aa
 8006e94:	00000000 	.word	0x00000000
 8006e98:	08006bf9 	.word	0x08006bf9

08006e9c <_printf_common>:
 8006e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea0:	4691      	mov	r9, r2
 8006ea2:	461f      	mov	r7, r3
 8006ea4:	688a      	ldr	r2, [r1, #8]
 8006ea6:	690b      	ldr	r3, [r1, #16]
 8006ea8:	4606      	mov	r6, r0
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	bfb8      	it	lt
 8006eae:	4613      	movlt	r3, r2
 8006eb0:	f8c9 3000 	str.w	r3, [r9]
 8006eb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006eb8:	460c      	mov	r4, r1
 8006eba:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ebe:	b112      	cbz	r2, 8006ec6 <_printf_common+0x2a>
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	f8c9 3000 	str.w	r3, [r9]
 8006ec6:	6823      	ldr	r3, [r4, #0]
 8006ec8:	0699      	lsls	r1, r3, #26
 8006eca:	bf42      	ittt	mi
 8006ecc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006ed0:	3302      	addmi	r3, #2
 8006ed2:	f8c9 3000 	strmi.w	r3, [r9]
 8006ed6:	6825      	ldr	r5, [r4, #0]
 8006ed8:	f015 0506 	ands.w	r5, r5, #6
 8006edc:	d107      	bne.n	8006eee <_printf_common+0x52>
 8006ede:	f104 0a19 	add.w	sl, r4, #25
 8006ee2:	68e3      	ldr	r3, [r4, #12]
 8006ee4:	f8d9 2000 	ldr.w	r2, [r9]
 8006ee8:	1a9b      	subs	r3, r3, r2
 8006eea:	42ab      	cmp	r3, r5
 8006eec:	dc29      	bgt.n	8006f42 <_printf_common+0xa6>
 8006eee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006ef2:	6822      	ldr	r2, [r4, #0]
 8006ef4:	3300      	adds	r3, #0
 8006ef6:	bf18      	it	ne
 8006ef8:	2301      	movne	r3, #1
 8006efa:	0692      	lsls	r2, r2, #26
 8006efc:	d42e      	bmi.n	8006f5c <_printf_common+0xc0>
 8006efe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f02:	4639      	mov	r1, r7
 8006f04:	4630      	mov	r0, r6
 8006f06:	47c0      	blx	r8
 8006f08:	3001      	adds	r0, #1
 8006f0a:	d021      	beq.n	8006f50 <_printf_common+0xb4>
 8006f0c:	6823      	ldr	r3, [r4, #0]
 8006f0e:	68e5      	ldr	r5, [r4, #12]
 8006f10:	f003 0306 	and.w	r3, r3, #6
 8006f14:	2b04      	cmp	r3, #4
 8006f16:	bf18      	it	ne
 8006f18:	2500      	movne	r5, #0
 8006f1a:	f8d9 2000 	ldr.w	r2, [r9]
 8006f1e:	f04f 0900 	mov.w	r9, #0
 8006f22:	bf08      	it	eq
 8006f24:	1aad      	subeq	r5, r5, r2
 8006f26:	68a3      	ldr	r3, [r4, #8]
 8006f28:	6922      	ldr	r2, [r4, #16]
 8006f2a:	bf08      	it	eq
 8006f2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f30:	4293      	cmp	r3, r2
 8006f32:	bfc4      	itt	gt
 8006f34:	1a9b      	subgt	r3, r3, r2
 8006f36:	18ed      	addgt	r5, r5, r3
 8006f38:	341a      	adds	r4, #26
 8006f3a:	454d      	cmp	r5, r9
 8006f3c:	d11a      	bne.n	8006f74 <_printf_common+0xd8>
 8006f3e:	2000      	movs	r0, #0
 8006f40:	e008      	b.n	8006f54 <_printf_common+0xb8>
 8006f42:	2301      	movs	r3, #1
 8006f44:	4652      	mov	r2, sl
 8006f46:	4639      	mov	r1, r7
 8006f48:	4630      	mov	r0, r6
 8006f4a:	47c0      	blx	r8
 8006f4c:	3001      	adds	r0, #1
 8006f4e:	d103      	bne.n	8006f58 <_printf_common+0xbc>
 8006f50:	f04f 30ff 	mov.w	r0, #4294967295
 8006f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f58:	3501      	adds	r5, #1
 8006f5a:	e7c2      	b.n	8006ee2 <_printf_common+0x46>
 8006f5c:	2030      	movs	r0, #48	; 0x30
 8006f5e:	18e1      	adds	r1, r4, r3
 8006f60:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f64:	1c5a      	adds	r2, r3, #1
 8006f66:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f6a:	4422      	add	r2, r4
 8006f6c:	3302      	adds	r3, #2
 8006f6e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f72:	e7c4      	b.n	8006efe <_printf_common+0x62>
 8006f74:	2301      	movs	r3, #1
 8006f76:	4622      	mov	r2, r4
 8006f78:	4639      	mov	r1, r7
 8006f7a:	4630      	mov	r0, r6
 8006f7c:	47c0      	blx	r8
 8006f7e:	3001      	adds	r0, #1
 8006f80:	d0e6      	beq.n	8006f50 <_printf_common+0xb4>
 8006f82:	f109 0901 	add.w	r9, r9, #1
 8006f86:	e7d8      	b.n	8006f3a <_printf_common+0x9e>

08006f88 <_printf_i>:
 8006f88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f8c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006f90:	460c      	mov	r4, r1
 8006f92:	7e09      	ldrb	r1, [r1, #24]
 8006f94:	b085      	sub	sp, #20
 8006f96:	296e      	cmp	r1, #110	; 0x6e
 8006f98:	4617      	mov	r7, r2
 8006f9a:	4606      	mov	r6, r0
 8006f9c:	4698      	mov	r8, r3
 8006f9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fa0:	f000 80b3 	beq.w	800710a <_printf_i+0x182>
 8006fa4:	d822      	bhi.n	8006fec <_printf_i+0x64>
 8006fa6:	2963      	cmp	r1, #99	; 0x63
 8006fa8:	d036      	beq.n	8007018 <_printf_i+0x90>
 8006faa:	d80a      	bhi.n	8006fc2 <_printf_i+0x3a>
 8006fac:	2900      	cmp	r1, #0
 8006fae:	f000 80b9 	beq.w	8007124 <_printf_i+0x19c>
 8006fb2:	2958      	cmp	r1, #88	; 0x58
 8006fb4:	f000 8083 	beq.w	80070be <_printf_i+0x136>
 8006fb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fbc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006fc0:	e032      	b.n	8007028 <_printf_i+0xa0>
 8006fc2:	2964      	cmp	r1, #100	; 0x64
 8006fc4:	d001      	beq.n	8006fca <_printf_i+0x42>
 8006fc6:	2969      	cmp	r1, #105	; 0x69
 8006fc8:	d1f6      	bne.n	8006fb8 <_printf_i+0x30>
 8006fca:	6820      	ldr	r0, [r4, #0]
 8006fcc:	6813      	ldr	r3, [r2, #0]
 8006fce:	0605      	lsls	r5, r0, #24
 8006fd0:	f103 0104 	add.w	r1, r3, #4
 8006fd4:	d52a      	bpl.n	800702c <_printf_i+0xa4>
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	6011      	str	r1, [r2, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	da03      	bge.n	8006fe6 <_printf_i+0x5e>
 8006fde:	222d      	movs	r2, #45	; 0x2d
 8006fe0:	425b      	negs	r3, r3
 8006fe2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006fe6:	486f      	ldr	r0, [pc, #444]	; (80071a4 <_printf_i+0x21c>)
 8006fe8:	220a      	movs	r2, #10
 8006fea:	e039      	b.n	8007060 <_printf_i+0xd8>
 8006fec:	2973      	cmp	r1, #115	; 0x73
 8006fee:	f000 809d 	beq.w	800712c <_printf_i+0x1a4>
 8006ff2:	d808      	bhi.n	8007006 <_printf_i+0x7e>
 8006ff4:	296f      	cmp	r1, #111	; 0x6f
 8006ff6:	d020      	beq.n	800703a <_printf_i+0xb2>
 8006ff8:	2970      	cmp	r1, #112	; 0x70
 8006ffa:	d1dd      	bne.n	8006fb8 <_printf_i+0x30>
 8006ffc:	6823      	ldr	r3, [r4, #0]
 8006ffe:	f043 0320 	orr.w	r3, r3, #32
 8007002:	6023      	str	r3, [r4, #0]
 8007004:	e003      	b.n	800700e <_printf_i+0x86>
 8007006:	2975      	cmp	r1, #117	; 0x75
 8007008:	d017      	beq.n	800703a <_printf_i+0xb2>
 800700a:	2978      	cmp	r1, #120	; 0x78
 800700c:	d1d4      	bne.n	8006fb8 <_printf_i+0x30>
 800700e:	2378      	movs	r3, #120	; 0x78
 8007010:	4865      	ldr	r0, [pc, #404]	; (80071a8 <_printf_i+0x220>)
 8007012:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007016:	e055      	b.n	80070c4 <_printf_i+0x13c>
 8007018:	6813      	ldr	r3, [r2, #0]
 800701a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800701e:	1d19      	adds	r1, r3, #4
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	6011      	str	r1, [r2, #0]
 8007024:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007028:	2301      	movs	r3, #1
 800702a:	e08c      	b.n	8007146 <_printf_i+0x1be>
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007032:	6011      	str	r1, [r2, #0]
 8007034:	bf18      	it	ne
 8007036:	b21b      	sxthne	r3, r3
 8007038:	e7cf      	b.n	8006fda <_printf_i+0x52>
 800703a:	6813      	ldr	r3, [r2, #0]
 800703c:	6825      	ldr	r5, [r4, #0]
 800703e:	1d18      	adds	r0, r3, #4
 8007040:	6010      	str	r0, [r2, #0]
 8007042:	0628      	lsls	r0, r5, #24
 8007044:	d501      	bpl.n	800704a <_printf_i+0xc2>
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	e002      	b.n	8007050 <_printf_i+0xc8>
 800704a:	0668      	lsls	r0, r5, #25
 800704c:	d5fb      	bpl.n	8007046 <_printf_i+0xbe>
 800704e:	881b      	ldrh	r3, [r3, #0]
 8007050:	296f      	cmp	r1, #111	; 0x6f
 8007052:	bf14      	ite	ne
 8007054:	220a      	movne	r2, #10
 8007056:	2208      	moveq	r2, #8
 8007058:	4852      	ldr	r0, [pc, #328]	; (80071a4 <_printf_i+0x21c>)
 800705a:	2100      	movs	r1, #0
 800705c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007060:	6865      	ldr	r5, [r4, #4]
 8007062:	2d00      	cmp	r5, #0
 8007064:	60a5      	str	r5, [r4, #8]
 8007066:	f2c0 8095 	blt.w	8007194 <_printf_i+0x20c>
 800706a:	6821      	ldr	r1, [r4, #0]
 800706c:	f021 0104 	bic.w	r1, r1, #4
 8007070:	6021      	str	r1, [r4, #0]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d13d      	bne.n	80070f2 <_printf_i+0x16a>
 8007076:	2d00      	cmp	r5, #0
 8007078:	f040 808e 	bne.w	8007198 <_printf_i+0x210>
 800707c:	4665      	mov	r5, ip
 800707e:	2a08      	cmp	r2, #8
 8007080:	d10b      	bne.n	800709a <_printf_i+0x112>
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	07db      	lsls	r3, r3, #31
 8007086:	d508      	bpl.n	800709a <_printf_i+0x112>
 8007088:	6923      	ldr	r3, [r4, #16]
 800708a:	6862      	ldr	r2, [r4, #4]
 800708c:	429a      	cmp	r2, r3
 800708e:	bfde      	ittt	le
 8007090:	2330      	movle	r3, #48	; 0x30
 8007092:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007096:	f105 35ff 	addle.w	r5, r5, #4294967295
 800709a:	ebac 0305 	sub.w	r3, ip, r5
 800709e:	6123      	str	r3, [r4, #16]
 80070a0:	f8cd 8000 	str.w	r8, [sp]
 80070a4:	463b      	mov	r3, r7
 80070a6:	aa03      	add	r2, sp, #12
 80070a8:	4621      	mov	r1, r4
 80070aa:	4630      	mov	r0, r6
 80070ac:	f7ff fef6 	bl	8006e9c <_printf_common>
 80070b0:	3001      	adds	r0, #1
 80070b2:	d14d      	bne.n	8007150 <_printf_i+0x1c8>
 80070b4:	f04f 30ff 	mov.w	r0, #4294967295
 80070b8:	b005      	add	sp, #20
 80070ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070be:	4839      	ldr	r0, [pc, #228]	; (80071a4 <_printf_i+0x21c>)
 80070c0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80070c4:	6813      	ldr	r3, [r2, #0]
 80070c6:	6821      	ldr	r1, [r4, #0]
 80070c8:	1d1d      	adds	r5, r3, #4
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6015      	str	r5, [r2, #0]
 80070ce:	060a      	lsls	r2, r1, #24
 80070d0:	d50b      	bpl.n	80070ea <_printf_i+0x162>
 80070d2:	07ca      	lsls	r2, r1, #31
 80070d4:	bf44      	itt	mi
 80070d6:	f041 0120 	orrmi.w	r1, r1, #32
 80070da:	6021      	strmi	r1, [r4, #0]
 80070dc:	b91b      	cbnz	r3, 80070e6 <_printf_i+0x15e>
 80070de:	6822      	ldr	r2, [r4, #0]
 80070e0:	f022 0220 	bic.w	r2, r2, #32
 80070e4:	6022      	str	r2, [r4, #0]
 80070e6:	2210      	movs	r2, #16
 80070e8:	e7b7      	b.n	800705a <_printf_i+0xd2>
 80070ea:	064d      	lsls	r5, r1, #25
 80070ec:	bf48      	it	mi
 80070ee:	b29b      	uxthmi	r3, r3
 80070f0:	e7ef      	b.n	80070d2 <_printf_i+0x14a>
 80070f2:	4665      	mov	r5, ip
 80070f4:	fbb3 f1f2 	udiv	r1, r3, r2
 80070f8:	fb02 3311 	mls	r3, r2, r1, r3
 80070fc:	5cc3      	ldrb	r3, [r0, r3]
 80070fe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007102:	460b      	mov	r3, r1
 8007104:	2900      	cmp	r1, #0
 8007106:	d1f5      	bne.n	80070f4 <_printf_i+0x16c>
 8007108:	e7b9      	b.n	800707e <_printf_i+0xf6>
 800710a:	6813      	ldr	r3, [r2, #0]
 800710c:	6825      	ldr	r5, [r4, #0]
 800710e:	1d18      	adds	r0, r3, #4
 8007110:	6961      	ldr	r1, [r4, #20]
 8007112:	6010      	str	r0, [r2, #0]
 8007114:	0628      	lsls	r0, r5, #24
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	d501      	bpl.n	800711e <_printf_i+0x196>
 800711a:	6019      	str	r1, [r3, #0]
 800711c:	e002      	b.n	8007124 <_printf_i+0x19c>
 800711e:	066a      	lsls	r2, r5, #25
 8007120:	d5fb      	bpl.n	800711a <_printf_i+0x192>
 8007122:	8019      	strh	r1, [r3, #0]
 8007124:	2300      	movs	r3, #0
 8007126:	4665      	mov	r5, ip
 8007128:	6123      	str	r3, [r4, #16]
 800712a:	e7b9      	b.n	80070a0 <_printf_i+0x118>
 800712c:	6813      	ldr	r3, [r2, #0]
 800712e:	1d19      	adds	r1, r3, #4
 8007130:	6011      	str	r1, [r2, #0]
 8007132:	681d      	ldr	r5, [r3, #0]
 8007134:	6862      	ldr	r2, [r4, #4]
 8007136:	2100      	movs	r1, #0
 8007138:	4628      	mov	r0, r5
 800713a:	f000 f837 	bl	80071ac <memchr>
 800713e:	b108      	cbz	r0, 8007144 <_printf_i+0x1bc>
 8007140:	1b40      	subs	r0, r0, r5
 8007142:	6060      	str	r0, [r4, #4]
 8007144:	6863      	ldr	r3, [r4, #4]
 8007146:	6123      	str	r3, [r4, #16]
 8007148:	2300      	movs	r3, #0
 800714a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800714e:	e7a7      	b.n	80070a0 <_printf_i+0x118>
 8007150:	6923      	ldr	r3, [r4, #16]
 8007152:	462a      	mov	r2, r5
 8007154:	4639      	mov	r1, r7
 8007156:	4630      	mov	r0, r6
 8007158:	47c0      	blx	r8
 800715a:	3001      	adds	r0, #1
 800715c:	d0aa      	beq.n	80070b4 <_printf_i+0x12c>
 800715e:	6823      	ldr	r3, [r4, #0]
 8007160:	079b      	lsls	r3, r3, #30
 8007162:	d413      	bmi.n	800718c <_printf_i+0x204>
 8007164:	68e0      	ldr	r0, [r4, #12]
 8007166:	9b03      	ldr	r3, [sp, #12]
 8007168:	4298      	cmp	r0, r3
 800716a:	bfb8      	it	lt
 800716c:	4618      	movlt	r0, r3
 800716e:	e7a3      	b.n	80070b8 <_printf_i+0x130>
 8007170:	2301      	movs	r3, #1
 8007172:	464a      	mov	r2, r9
 8007174:	4639      	mov	r1, r7
 8007176:	4630      	mov	r0, r6
 8007178:	47c0      	blx	r8
 800717a:	3001      	adds	r0, #1
 800717c:	d09a      	beq.n	80070b4 <_printf_i+0x12c>
 800717e:	3501      	adds	r5, #1
 8007180:	68e3      	ldr	r3, [r4, #12]
 8007182:	9a03      	ldr	r2, [sp, #12]
 8007184:	1a9b      	subs	r3, r3, r2
 8007186:	42ab      	cmp	r3, r5
 8007188:	dcf2      	bgt.n	8007170 <_printf_i+0x1e8>
 800718a:	e7eb      	b.n	8007164 <_printf_i+0x1dc>
 800718c:	2500      	movs	r5, #0
 800718e:	f104 0919 	add.w	r9, r4, #25
 8007192:	e7f5      	b.n	8007180 <_printf_i+0x1f8>
 8007194:	2b00      	cmp	r3, #0
 8007196:	d1ac      	bne.n	80070f2 <_printf_i+0x16a>
 8007198:	7803      	ldrb	r3, [r0, #0]
 800719a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800719e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071a2:	e76c      	b.n	800707e <_printf_i+0xf6>
 80071a4:	080074b1 	.word	0x080074b1
 80071a8:	080074c2 	.word	0x080074c2

080071ac <memchr>:
 80071ac:	b510      	push	{r4, lr}
 80071ae:	b2c9      	uxtb	r1, r1
 80071b0:	4402      	add	r2, r0
 80071b2:	4290      	cmp	r0, r2
 80071b4:	4603      	mov	r3, r0
 80071b6:	d101      	bne.n	80071bc <memchr+0x10>
 80071b8:	2300      	movs	r3, #0
 80071ba:	e003      	b.n	80071c4 <memchr+0x18>
 80071bc:	781c      	ldrb	r4, [r3, #0]
 80071be:	3001      	adds	r0, #1
 80071c0:	428c      	cmp	r4, r1
 80071c2:	d1f6      	bne.n	80071b2 <memchr+0x6>
 80071c4:	4618      	mov	r0, r3
 80071c6:	bd10      	pop	{r4, pc}

080071c8 <memcpy>:
 80071c8:	b510      	push	{r4, lr}
 80071ca:	1e43      	subs	r3, r0, #1
 80071cc:	440a      	add	r2, r1
 80071ce:	4291      	cmp	r1, r2
 80071d0:	d100      	bne.n	80071d4 <memcpy+0xc>
 80071d2:	bd10      	pop	{r4, pc}
 80071d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071dc:	e7f7      	b.n	80071ce <memcpy+0x6>

080071de <memmove>:
 80071de:	4288      	cmp	r0, r1
 80071e0:	b510      	push	{r4, lr}
 80071e2:	eb01 0302 	add.w	r3, r1, r2
 80071e6:	d807      	bhi.n	80071f8 <memmove+0x1a>
 80071e8:	1e42      	subs	r2, r0, #1
 80071ea:	4299      	cmp	r1, r3
 80071ec:	d00a      	beq.n	8007204 <memmove+0x26>
 80071ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071f2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80071f6:	e7f8      	b.n	80071ea <memmove+0xc>
 80071f8:	4283      	cmp	r3, r0
 80071fa:	d9f5      	bls.n	80071e8 <memmove+0xa>
 80071fc:	1881      	adds	r1, r0, r2
 80071fe:	1ad2      	subs	r2, r2, r3
 8007200:	42d3      	cmn	r3, r2
 8007202:	d100      	bne.n	8007206 <memmove+0x28>
 8007204:	bd10      	pop	{r4, pc}
 8007206:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800720a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800720e:	e7f7      	b.n	8007200 <memmove+0x22>

08007210 <_free_r>:
 8007210:	b538      	push	{r3, r4, r5, lr}
 8007212:	4605      	mov	r5, r0
 8007214:	2900      	cmp	r1, #0
 8007216:	d043      	beq.n	80072a0 <_free_r+0x90>
 8007218:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800721c:	1f0c      	subs	r4, r1, #4
 800721e:	2b00      	cmp	r3, #0
 8007220:	bfb8      	it	lt
 8007222:	18e4      	addlt	r4, r4, r3
 8007224:	f000 f8d0 	bl	80073c8 <__malloc_lock>
 8007228:	4a1e      	ldr	r2, [pc, #120]	; (80072a4 <_free_r+0x94>)
 800722a:	6813      	ldr	r3, [r2, #0]
 800722c:	4610      	mov	r0, r2
 800722e:	b933      	cbnz	r3, 800723e <_free_r+0x2e>
 8007230:	6063      	str	r3, [r4, #4]
 8007232:	6014      	str	r4, [r2, #0]
 8007234:	4628      	mov	r0, r5
 8007236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800723a:	f000 b8c6 	b.w	80073ca <__malloc_unlock>
 800723e:	42a3      	cmp	r3, r4
 8007240:	d90b      	bls.n	800725a <_free_r+0x4a>
 8007242:	6821      	ldr	r1, [r4, #0]
 8007244:	1862      	adds	r2, r4, r1
 8007246:	4293      	cmp	r3, r2
 8007248:	bf01      	itttt	eq
 800724a:	681a      	ldreq	r2, [r3, #0]
 800724c:	685b      	ldreq	r3, [r3, #4]
 800724e:	1852      	addeq	r2, r2, r1
 8007250:	6022      	streq	r2, [r4, #0]
 8007252:	6063      	str	r3, [r4, #4]
 8007254:	6004      	str	r4, [r0, #0]
 8007256:	e7ed      	b.n	8007234 <_free_r+0x24>
 8007258:	4613      	mov	r3, r2
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	b10a      	cbz	r2, 8007262 <_free_r+0x52>
 800725e:	42a2      	cmp	r2, r4
 8007260:	d9fa      	bls.n	8007258 <_free_r+0x48>
 8007262:	6819      	ldr	r1, [r3, #0]
 8007264:	1858      	adds	r0, r3, r1
 8007266:	42a0      	cmp	r0, r4
 8007268:	d10b      	bne.n	8007282 <_free_r+0x72>
 800726a:	6820      	ldr	r0, [r4, #0]
 800726c:	4401      	add	r1, r0
 800726e:	1858      	adds	r0, r3, r1
 8007270:	4282      	cmp	r2, r0
 8007272:	6019      	str	r1, [r3, #0]
 8007274:	d1de      	bne.n	8007234 <_free_r+0x24>
 8007276:	6810      	ldr	r0, [r2, #0]
 8007278:	6852      	ldr	r2, [r2, #4]
 800727a:	4401      	add	r1, r0
 800727c:	6019      	str	r1, [r3, #0]
 800727e:	605a      	str	r2, [r3, #4]
 8007280:	e7d8      	b.n	8007234 <_free_r+0x24>
 8007282:	d902      	bls.n	800728a <_free_r+0x7a>
 8007284:	230c      	movs	r3, #12
 8007286:	602b      	str	r3, [r5, #0]
 8007288:	e7d4      	b.n	8007234 <_free_r+0x24>
 800728a:	6820      	ldr	r0, [r4, #0]
 800728c:	1821      	adds	r1, r4, r0
 800728e:	428a      	cmp	r2, r1
 8007290:	bf01      	itttt	eq
 8007292:	6811      	ldreq	r1, [r2, #0]
 8007294:	6852      	ldreq	r2, [r2, #4]
 8007296:	1809      	addeq	r1, r1, r0
 8007298:	6021      	streq	r1, [r4, #0]
 800729a:	6062      	str	r2, [r4, #4]
 800729c:	605c      	str	r4, [r3, #4]
 800729e:	e7c9      	b.n	8007234 <_free_r+0x24>
 80072a0:	bd38      	pop	{r3, r4, r5, pc}
 80072a2:	bf00      	nop
 80072a4:	20000578 	.word	0x20000578

080072a8 <_malloc_r>:
 80072a8:	b570      	push	{r4, r5, r6, lr}
 80072aa:	1ccd      	adds	r5, r1, #3
 80072ac:	f025 0503 	bic.w	r5, r5, #3
 80072b0:	3508      	adds	r5, #8
 80072b2:	2d0c      	cmp	r5, #12
 80072b4:	bf38      	it	cc
 80072b6:	250c      	movcc	r5, #12
 80072b8:	2d00      	cmp	r5, #0
 80072ba:	4606      	mov	r6, r0
 80072bc:	db01      	blt.n	80072c2 <_malloc_r+0x1a>
 80072be:	42a9      	cmp	r1, r5
 80072c0:	d903      	bls.n	80072ca <_malloc_r+0x22>
 80072c2:	230c      	movs	r3, #12
 80072c4:	6033      	str	r3, [r6, #0]
 80072c6:	2000      	movs	r0, #0
 80072c8:	bd70      	pop	{r4, r5, r6, pc}
 80072ca:	f000 f87d 	bl	80073c8 <__malloc_lock>
 80072ce:	4a21      	ldr	r2, [pc, #132]	; (8007354 <_malloc_r+0xac>)
 80072d0:	6814      	ldr	r4, [r2, #0]
 80072d2:	4621      	mov	r1, r4
 80072d4:	b991      	cbnz	r1, 80072fc <_malloc_r+0x54>
 80072d6:	4c20      	ldr	r4, [pc, #128]	; (8007358 <_malloc_r+0xb0>)
 80072d8:	6823      	ldr	r3, [r4, #0]
 80072da:	b91b      	cbnz	r3, 80072e4 <_malloc_r+0x3c>
 80072dc:	4630      	mov	r0, r6
 80072de:	f000 f863 	bl	80073a8 <_sbrk_r>
 80072e2:	6020      	str	r0, [r4, #0]
 80072e4:	4629      	mov	r1, r5
 80072e6:	4630      	mov	r0, r6
 80072e8:	f000 f85e 	bl	80073a8 <_sbrk_r>
 80072ec:	1c43      	adds	r3, r0, #1
 80072ee:	d124      	bne.n	800733a <_malloc_r+0x92>
 80072f0:	230c      	movs	r3, #12
 80072f2:	4630      	mov	r0, r6
 80072f4:	6033      	str	r3, [r6, #0]
 80072f6:	f000 f868 	bl	80073ca <__malloc_unlock>
 80072fa:	e7e4      	b.n	80072c6 <_malloc_r+0x1e>
 80072fc:	680b      	ldr	r3, [r1, #0]
 80072fe:	1b5b      	subs	r3, r3, r5
 8007300:	d418      	bmi.n	8007334 <_malloc_r+0x8c>
 8007302:	2b0b      	cmp	r3, #11
 8007304:	d90f      	bls.n	8007326 <_malloc_r+0x7e>
 8007306:	600b      	str	r3, [r1, #0]
 8007308:	18cc      	adds	r4, r1, r3
 800730a:	50cd      	str	r5, [r1, r3]
 800730c:	4630      	mov	r0, r6
 800730e:	f000 f85c 	bl	80073ca <__malloc_unlock>
 8007312:	f104 000b 	add.w	r0, r4, #11
 8007316:	1d23      	adds	r3, r4, #4
 8007318:	f020 0007 	bic.w	r0, r0, #7
 800731c:	1ac3      	subs	r3, r0, r3
 800731e:	d0d3      	beq.n	80072c8 <_malloc_r+0x20>
 8007320:	425a      	negs	r2, r3
 8007322:	50e2      	str	r2, [r4, r3]
 8007324:	e7d0      	b.n	80072c8 <_malloc_r+0x20>
 8007326:	684b      	ldr	r3, [r1, #4]
 8007328:	428c      	cmp	r4, r1
 800732a:	bf16      	itet	ne
 800732c:	6063      	strne	r3, [r4, #4]
 800732e:	6013      	streq	r3, [r2, #0]
 8007330:	460c      	movne	r4, r1
 8007332:	e7eb      	b.n	800730c <_malloc_r+0x64>
 8007334:	460c      	mov	r4, r1
 8007336:	6849      	ldr	r1, [r1, #4]
 8007338:	e7cc      	b.n	80072d4 <_malloc_r+0x2c>
 800733a:	1cc4      	adds	r4, r0, #3
 800733c:	f024 0403 	bic.w	r4, r4, #3
 8007340:	42a0      	cmp	r0, r4
 8007342:	d005      	beq.n	8007350 <_malloc_r+0xa8>
 8007344:	1a21      	subs	r1, r4, r0
 8007346:	4630      	mov	r0, r6
 8007348:	f000 f82e 	bl	80073a8 <_sbrk_r>
 800734c:	3001      	adds	r0, #1
 800734e:	d0cf      	beq.n	80072f0 <_malloc_r+0x48>
 8007350:	6025      	str	r5, [r4, #0]
 8007352:	e7db      	b.n	800730c <_malloc_r+0x64>
 8007354:	20000578 	.word	0x20000578
 8007358:	2000057c 	.word	0x2000057c

0800735c <_realloc_r>:
 800735c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800735e:	4607      	mov	r7, r0
 8007360:	4614      	mov	r4, r2
 8007362:	460e      	mov	r6, r1
 8007364:	b921      	cbnz	r1, 8007370 <_realloc_r+0x14>
 8007366:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800736a:	4611      	mov	r1, r2
 800736c:	f7ff bf9c 	b.w	80072a8 <_malloc_r>
 8007370:	b922      	cbnz	r2, 800737c <_realloc_r+0x20>
 8007372:	f7ff ff4d 	bl	8007210 <_free_r>
 8007376:	4625      	mov	r5, r4
 8007378:	4628      	mov	r0, r5
 800737a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800737c:	f000 f826 	bl	80073cc <_malloc_usable_size_r>
 8007380:	42a0      	cmp	r0, r4
 8007382:	d20f      	bcs.n	80073a4 <_realloc_r+0x48>
 8007384:	4621      	mov	r1, r4
 8007386:	4638      	mov	r0, r7
 8007388:	f7ff ff8e 	bl	80072a8 <_malloc_r>
 800738c:	4605      	mov	r5, r0
 800738e:	2800      	cmp	r0, #0
 8007390:	d0f2      	beq.n	8007378 <_realloc_r+0x1c>
 8007392:	4631      	mov	r1, r6
 8007394:	4622      	mov	r2, r4
 8007396:	f7ff ff17 	bl	80071c8 <memcpy>
 800739a:	4631      	mov	r1, r6
 800739c:	4638      	mov	r0, r7
 800739e:	f7ff ff37 	bl	8007210 <_free_r>
 80073a2:	e7e9      	b.n	8007378 <_realloc_r+0x1c>
 80073a4:	4635      	mov	r5, r6
 80073a6:	e7e7      	b.n	8007378 <_realloc_r+0x1c>

080073a8 <_sbrk_r>:
 80073a8:	b538      	push	{r3, r4, r5, lr}
 80073aa:	2300      	movs	r3, #0
 80073ac:	4c05      	ldr	r4, [pc, #20]	; (80073c4 <_sbrk_r+0x1c>)
 80073ae:	4605      	mov	r5, r0
 80073b0:	4608      	mov	r0, r1
 80073b2:	6023      	str	r3, [r4, #0]
 80073b4:	f7f9 f8b4 	bl	8000520 <_sbrk>
 80073b8:	1c43      	adds	r3, r0, #1
 80073ba:	d102      	bne.n	80073c2 <_sbrk_r+0x1a>
 80073bc:	6823      	ldr	r3, [r4, #0]
 80073be:	b103      	cbz	r3, 80073c2 <_sbrk_r+0x1a>
 80073c0:	602b      	str	r3, [r5, #0]
 80073c2:	bd38      	pop	{r3, r4, r5, pc}
 80073c4:	2000182c 	.word	0x2000182c

080073c8 <__malloc_lock>:
 80073c8:	4770      	bx	lr

080073ca <__malloc_unlock>:
 80073ca:	4770      	bx	lr

080073cc <_malloc_usable_size_r>:
 80073cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073d0:	1f18      	subs	r0, r3, #4
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	bfbc      	itt	lt
 80073d6:	580b      	ldrlt	r3, [r1, r0]
 80073d8:	18c0      	addlt	r0, r0, r3
 80073da:	4770      	bx	lr

080073dc <_init>:
 80073dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073de:	bf00      	nop
 80073e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073e2:	bc08      	pop	{r3}
 80073e4:	469e      	mov	lr, r3
 80073e6:	4770      	bx	lr

080073e8 <_fini>:
 80073e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ea:	bf00      	nop
 80073ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ee:	bc08      	pop	{r3}
 80073f0:	469e      	mov	lr, r3
 80073f2:	4770      	bx	lr
