// Full Subtractor in Verilog

module full_subtractor (
    input  a,             
    input  b,             
    input  bin,         
    output diff,          
    output b_out         
);

    // Logic equations for Full Subtractor
    assign diff = a ^ b ^ bin;                       
    assign b_out = (~a & b) | ((~(a ^ b)) & bin);    
endmodule
