# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do adderVerilog_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jrock/OneDrive/Desktop/4bitVerilog {C:/Users/jrock/OneDrive/Desktop/4bitVerilog/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:27 on Sep 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jrock/OneDrive/Desktop/4bitVerilog" C:/Users/jrock/OneDrive/Desktop/4bitVerilog/adder.v 
# -- Compiling module fullAdderUnit
# -- Compiling module fourBitAdder
# 
# Top level modules:
# 	fourBitAdder
# End time: 20:56:27 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/jrock/OneDrive/Desktop/4bitVerilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:35 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/jrock/OneDrive/Desktop/4bitVerilog/adder.v 
# -- Compiling module fullAdderUnit
# -- Compiling module fourBitAdder
# 
# Top level modules:
# 	fourBitAdder
# End time: 20:56:35 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/jrock/OneDrive/Desktop/4bitVerilog/adderTB.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:35 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/jrock/OneDrive/Desktop/4bitVerilog/adderTB.v 
# -- Compiling module adderTb
# 
# Top level modules:
# 	adderTb
# End time: 20:56:35 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.adderTb
# vsim -gui -l msim_transcript work.adderTb 
# Start time: 20:56:42 on Sep 07,2025
# Loading work.adderTb
# Loading work.fourBitAdder
# Loading work.fullAdderUnit
add wave -r *
run 100 ms
# Time=0 A=1111 B=0001 => S=0000 Cout=1
# ** Note: $finish    : C:/Users/jrock/OneDrive/Desktop/4bitVerilog/adderTB.v(22)
#    Time: 50 ps  Iteration: 0  Instance: /adderTb
# 1
# Break in Module adderTb at C:/Users/jrock/OneDrive/Desktop/4bitVerilog/adderTB.v line 22
run 100 ms
# End time: 20:59:11 on Sep 07,2025, Elapsed time: 0:02:29
# Errors: 0, Warnings: 0
