\doxysubsection{CMSIS Core Register }
\hypertarget{group___c_m_s_i_s__core__register}{}\label{group___c_m_s_i_s__core__register}\index{CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
CMSIS Core 
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}~(0x\+E000\+E000\+UL)
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}~(0x\+E0000000\+UL)
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}}~(0x\+E000\+EDF0\+UL)
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0010\+UL)
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0100\+UL)
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D00\+UL)
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga9fe0cd2eef83a8adad94490d9ecca63f}{SCn\+SCB}}~((\doxymbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}}    \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}      )
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}~((\doxymbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}      )
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de}{Sys\+Tick}}~((\doxymbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}}   \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}  )
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}~((\doxymbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}}      \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}     )
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43}{ITM}}~((\doxymbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}      )
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gab6e30a2b802d9021619dbb0be7f5d63d}{Core\+Debug}}~((\doxymbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}})
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}}~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D90\+UL)
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaad8182e72fe5037a6ba1eb65a1554e0b}{MPU}}~((\doxymbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}}      )
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28}{FPU\+\_\+\+BASE}}~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+F30\+UL)
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gabc7c93f2594e85ece1e1a24f10591428}{FPU}}~((\doxymbox{\hyperlink{struct_f_p_u___type}{FPU\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28}{FPU\+\_\+\+BASE}}      )
\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~0x5\+AA55\+AA5
\item 
volatile int32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\item 
static \+\_\+\+\_\+\+INLINE void \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga87c9aa8a70d937ab29cd805249846972}{NVIC\+\_\+\+Set\+Priority\+Grouping}} (uint32\+\_\+t Priority\+Group)
\begin{DoxyCompactList}\small\item\em Set Priority Grouping. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga02525299b78d906c3926a81885fd5580}{NVIC\+\_\+\+Get\+Priority\+Grouping}} (void)
\begin{DoxyCompactList}\small\item\em Get Priority Grouping. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE void \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gadce4128aba8766909bb90bd36ff44b36}{NVIC\+\_\+\+Enable\+IRQ}} (\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}} \doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})
\begin{DoxyCompactList}\small\item\em Enable External Interrupt. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE void \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga387ed41caae29ee1e4aa6be876a11224}{NVIC\+\_\+\+Disable\+IRQ}} (\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}} \doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})
\begin{DoxyCompactList}\small\item\em Disable External Interrupt. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gafc46560c3309665055846f40b274d70b}{NVIC\+\_\+\+Get\+Pending\+IRQ}} (\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}} \doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})
\begin{DoxyCompactList}\small\item\em Get Pending Interrupt. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE void \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga40e3f39b54f45f0f8266a4f44dd9a26b}{NVIC\+\_\+\+Set\+Pending\+IRQ}} (\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}} \doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})
\begin{DoxyCompactList}\small\item\em Set Pending Interrupt. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE void \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga282ff517bfe5576374541c3b752e9988}{NVIC\+\_\+\+Clear\+Pending\+IRQ}} (\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}} \doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})
\begin{DoxyCompactList}\small\item\em Clear Pending Interrupt. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga4e8866c0b247d5acdb0728a54187006a}{NVIC\+\_\+\+Get\+Active}} (\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}} \doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})
\begin{DoxyCompactList}\small\item\em Get Active Interrupt. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE void \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga913faacc112de3354d31d55f2fff37cf}{NVIC\+\_\+\+Set\+Priority}} (\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}} \doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}, uint32\+\_\+t priority)
\begin{DoxyCompactList}\small\item\em Set Interrupt Priority. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga8abe7f7dbe71a426a0da294429e996f9}{NVIC\+\_\+\+Get\+Priority}} (\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}} \doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})
\begin{DoxyCompactList}\small\item\em Get Interrupt Priority. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga4b50554bd01f9795da1dca47fbffdd2b}{NVIC\+\_\+\+Encode\+Priority}} (uint32\+\_\+t Priority\+Group, uint32\+\_\+t Preempt\+Priority, uint32\+\_\+t Sub\+Priority)
\begin{DoxyCompactList}\small\item\em Encode Priority. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE void \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga2b58909e8dcbc010e78ba092fb6e9a68}{NVIC\+\_\+\+Decode\+Priority}} (uint32\+\_\+t Priority, uint32\+\_\+t Priority\+Group, uint32\+\_\+t \texorpdfstring{$\ast$}{*}p\+Preempt\+Priority, uint32\+\_\+t \texorpdfstring{$\ast$}{*}p\+Sub\+Priority)
\begin{DoxyCompactList}\small\item\em Decode Priority. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE void \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gae543a9b5917245bd8ba7212744d2038d}{NVIC\+\_\+\+System\+Reset}} (void)
\begin{DoxyCompactList}\small\item\em System Reset. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga23fbe15335f587177d558a2061d81fc9}{Sys\+Tick\+\_\+\+Config}} (uint32\+\_\+t ticks)
\begin{DoxyCompactList}\small\item\em System Tick Configuration. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaf77f2d6fda1a08076db2c16ea02a9c68}{ITM\+\_\+\+Send\+Char}} (uint32\+\_\+t ch)
\begin{DoxyCompactList}\small\item\em ITM Send Character. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE int32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gac89cffc80908875e9478f3d14dfe7cfe}{ITM\+\_\+\+Receive\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Receive Character. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE int32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga68f2bfb25cee70f28a6bc68fa72e6e86}{ITM\+\_\+\+Check\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Check Character. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
Core Register contain:\+
\begin{DoxyItemize}
\item Core Register
\item Core NVIC Register
\item Core SCB Register
\item Core Sys\+Tick Register
\item Core Debug Register
\item Core MPU Register
\item Core FPU Register 
\end{DoxyItemize}

\label{doc-define-members}
\Hypertarget{group___c_m_s_i_s__core__register_doc-define-members}
\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___c_m_s_i_s__core__register_gab6e30a2b802d9021619dbb0be7f5d63d}\index{CMSIS Core Register@{CMSIS Core Register}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{CoreDebug}{CoreDebug}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gab6e30a2b802d9021619dbb0be7f5d63d} 
\+\#define Core\+Debug~((\doxymbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}})}

Core Debug configuration struct \Hypertarget{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b}\index{CMSIS Core Register@{CMSIS Core Register}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{CoreDebug\_BASE}{CoreDebug\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b} 
\+\#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address \Hypertarget{group___c_m_s_i_s__core__register_gabc7c93f2594e85ece1e1a24f10591428}\index{CMSIS Core Register@{CMSIS Core Register}!FPU@{FPU}}
\index{FPU@{FPU}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{FPU}{FPU}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gabc7c93f2594e85ece1e1a24f10591428} 
\+\#define FPU~((\doxymbox{\hyperlink{struct_f_p_u___type}{FPU\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28}{FPU\+\_\+\+BASE}}      )}

Floating Point Unit \Hypertarget{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28}\index{CMSIS Core Register@{CMSIS Core Register}!FPU\_BASE@{FPU\_BASE}}
\index{FPU\_BASE@{FPU\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{FPU\_BASE}{FPU\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28} 
\+\#define FPU\+\_\+\+BASE~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+F30\+UL)}

Floating Point Unit \Hypertarget{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43}\index{CMSIS Core Register@{CMSIS Core Register}!ITM@{ITM}}
\index{ITM@{ITM}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM}{ITM}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43} 
\+\#define ITM~((\doxymbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}      )}

ITM configuration struct \Hypertarget{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e}\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM\_BASE}{ITM\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e} 
\+\#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address \Hypertarget{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\+\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5}

value identifying ITM\+\_\+\+Rx\+Buffer is ready for next character \Hypertarget{group___c_m_s_i_s__core__register_gaad8182e72fe5037a6ba1eb65a1554e0b}\index{CMSIS Core Register@{CMSIS Core Register}!MPU@{MPU}}
\index{MPU@{MPU}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{MPU}{MPU}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaad8182e72fe5037a6ba1eb65a1554e0b} 
\+\#define MPU~((\doxymbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}}      )}

Memory Protection Unit \Hypertarget{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571}\index{CMSIS Core Register@{CMSIS Core Register}!MPU\_BASE@{MPU\_BASE}}
\index{MPU\_BASE@{MPU\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{MPU\_BASE}{MPU\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571} 
\+\#define MPU\+\_\+\+BASE~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D90\+UL)}

Memory Protection Unit \Hypertarget{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC}{NVIC}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17} 
\+\#define NVIC~((\doxymbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}}      \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}     )}

NVIC configuration struct \Hypertarget{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_BASE}{NVIC\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d} 
\+\#define NVIC\+\_\+\+BASE~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0100\+UL)}

NVIC Base Address \Hypertarget{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}\index{CMSIS Core Register@{CMSIS Core Register}!SCB@{SCB}}
\index{SCB@{SCB}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SCB}{SCB}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01} 
\+\#define SCB~((\doxymbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}      )}

SCB configuration struct \Hypertarget{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}\index{CMSIS Core Register@{CMSIS Core Register}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SCB\_BASE}{SCB\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd} 
\+\#define SCB\+\_\+\+BASE~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D00\+UL)}

System Control Block Base Address \Hypertarget{group___c_m_s_i_s__core__register_ga9fe0cd2eef83a8adad94490d9ecca63f}\index{CMSIS Core Register@{CMSIS Core Register}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SCnSCB}{SCnSCB}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga9fe0cd2eef83a8adad94490d9ecca63f} 
\+\#define SCn\+SCB~((\doxymbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}}    \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}      )}

System control Register not in SCB \Hypertarget{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}\index{CMSIS Core Register@{CMSIS Core Register}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SCS\_BASE}{SCS\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770} 
\+\#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address \Hypertarget{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de}\index{CMSIS Core Register@{CMSIS Core Register}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SysTick}{SysTick}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de} 
\+\#define Sys\+Tick~((\doxymbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}}   \texorpdfstring{$\ast$}{*})     \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}  )}

Sys\+Tick configuration struct \Hypertarget{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646}\index{CMSIS Core Register@{CMSIS Core Register}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SysTick\_BASE}{SysTick\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646} 
\+\#define Sys\+Tick\+\_\+\+BASE~(\doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0010\+UL)}

Sys\+Tick Base Address 

\label{doc-func-members}
\Hypertarget{group___c_m_s_i_s__core__register_doc-func-members}
\doxysubsubsection{Function Documentation}
\Hypertarget{group___c_m_s_i_s__core__register_ga68f2bfb25cee70f28a6bc68fa72e6e86}\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_CheckChar@{ITM\_CheckChar}}
\index{ITM\_CheckChar@{ITM\_CheckChar}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM\_CheckChar()}{ITM\_CheckChar()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga68f2bfb25cee70f28a6bc68fa72e6e86} 
\+\_\+\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Check\+Char (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



ITM Check Character. 

This function checks external variable ITM\+\_\+\+Rx\+Buffer whether a character is available or not. It returns \textquotesingle{}1\textquotesingle{} if a character is available and \textquotesingle{}0\textquotesingle{} if no character is available.

\begin{DoxyReturn}{Returns}
0 No character available 

1 Character available 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_gac89cffc80908875e9478f3d14dfe7cfe}\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_ReceiveChar@{ITM\_ReceiveChar}}
\index{ITM\_ReceiveChar@{ITM\_ReceiveChar}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM\_ReceiveChar()}{ITM\_ReceiveChar()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gac89cffc80908875e9478f3d14dfe7cfe} 
\+\_\+\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Receive\+Char (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



ITM Receive Character. 

This function inputs a character via external variable ITM\+\_\+\+Rx\+Buffer. It just returns when no debugger is connected that has booked the output. It is blocking when a debugger is connected, but the previous character send is not transmitted.

\begin{DoxyReturn}{Returns}
Received character 

-\/1 No character received 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_gaf77f2d6fda1a08076db2c16ea02a9c68}\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_SendChar@{ITM\_SendChar}}
\index{ITM\_SendChar@{ITM\_SendChar}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM\_SendChar()}{ITM\_SendChar()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaf77f2d6fda1a08076db2c16ea02a9c68} 
\+\_\+\+\_\+\+INLINE uint32\+\_\+t ITM\+\_\+\+Send\+Char (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ch}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



ITM Send Character. 

This function transmits a character via the ITM channel 0. It just returns when no debugger is connected that has booked the output. It is blocking when a debugger is connected, but the previous character send is not transmitted.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em ch} & Character to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character to transmit 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_ga282ff517bfe5576374541c3b752e9988}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_ClearPendingIRQ@{NVIC\_ClearPendingIRQ}}
\index{NVIC\_ClearPendingIRQ@{NVIC\_ClearPendingIRQ}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_ClearPendingIRQ()}{NVIC\_ClearPendingIRQ()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga282ff517bfe5576374541c3b752e9988} 
\+\_\+\+\_\+\+INLINE void NVIC\+\_\+\+Clear\+Pending\+IRQ (\begin{DoxyParamCaption}\item[{\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}]{IRQn}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Clear Pending Interrupt. 

This function clears the pending bit for the specified interrupt. The interrupt number cannot be a negative value.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em \doxylink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} & Number of the interrupt for clear pending \\
\hline
\end{DoxyParams}
\Hypertarget{group___c_m_s_i_s__core__register_ga2b58909e8dcbc010e78ba092fb6e9a68}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_DecodePriority@{NVIC\_DecodePriority}}
\index{NVIC\_DecodePriority@{NVIC\_DecodePriority}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_DecodePriority()}{NVIC\_DecodePriority()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga2b58909e8dcbc010e78ba092fb6e9a68} 
\+\_\+\+\_\+\+INLINE void NVIC\+\_\+\+Decode\+Priority (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Priority}{, }\item[{uint32\+\_\+t}]{Priority\+Group}{, }\item[{uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{p\+Preempt\+Priority}{, }\item[{uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{p\+Sub\+Priority}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Decode Priority. 

This function decodes an interrupt priority value with the given priority group to preemptive priority value and sub priority value. In case of a conflict between priority grouping and available priority bits (\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS) the samllest possible priority group is set.

The priority value can be retrieved with NVIC\+\_\+\+Get\+Priority(...) function


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em Priority} & Priority value \\
\hline
\doxymbox{\texttt{in}}  & {\em Priority\+Group} & Used priority group \\
\hline
\doxymbox{\texttt{out}}  & {\em p\+Preempt\+Priority} & Preemptive priority value (starting from 0) \\
\hline
\doxymbox{\texttt{out}}  & {\em p\+Sub\+Priority} & Sub priority value (starting from 0) \\
\hline
\end{DoxyParams}
\Hypertarget{group___c_m_s_i_s__core__register_ga387ed41caae29ee1e4aa6be876a11224}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_DisableIRQ@{NVIC\_DisableIRQ}}
\index{NVIC\_DisableIRQ@{NVIC\_DisableIRQ}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_DisableIRQ()}{NVIC\_DisableIRQ()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga387ed41caae29ee1e4aa6be876a11224} 
\+\_\+\+\_\+\+INLINE void NVIC\+\_\+\+Disable\+IRQ (\begin{DoxyParamCaption}\item[{\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}]{IRQn}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Disable External Interrupt. 

This function disables a device specific interrupt in the NVIC interrupt controller. The interrupt number cannot be a negative value.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em \doxylink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} & Number of the external interrupt to disable \\
\hline
\end{DoxyParams}
\Hypertarget{group___c_m_s_i_s__core__register_gadce4128aba8766909bb90bd36ff44b36}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_EnableIRQ@{NVIC\_EnableIRQ}}
\index{NVIC\_EnableIRQ@{NVIC\_EnableIRQ}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_EnableIRQ()}{NVIC\_EnableIRQ()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gadce4128aba8766909bb90bd36ff44b36} 
\+\_\+\+\_\+\+INLINE void NVIC\+\_\+\+Enable\+IRQ (\begin{DoxyParamCaption}\item[{\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}]{IRQn}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Enable External Interrupt. 

This function enables a device specific interrupt in the NVIC interrupt controller. The interrupt number cannot be a negative value.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em \doxylink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} & Number of the external interrupt to enable \\
\hline
\end{DoxyParams}
\Hypertarget{group___c_m_s_i_s__core__register_ga4b50554bd01f9795da1dca47fbffdd2b}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_EncodePriority@{NVIC\_EncodePriority}}
\index{NVIC\_EncodePriority@{NVIC\_EncodePriority}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_EncodePriority()}{NVIC\_EncodePriority()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga4b50554bd01f9795da1dca47fbffdd2b} 
\+\_\+\+\_\+\+INLINE uint32\+\_\+t NVIC\+\_\+\+Encode\+Priority (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Priority\+Group}{, }\item[{uint32\+\_\+t}]{Preempt\+Priority}{, }\item[{uint32\+\_\+t}]{Sub\+Priority}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Encode Priority. 

This function encodes the priority for an interrupt with the given priority group, preemptive priority value and sub priority value. In case of a conflict between priority grouping and available priority bits (\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS) the samllest possible priority group is set.

The returned priority value can be used for NVIC\+\_\+\+Set\+Priority(...) function


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em Priority\+Group} & Used priority group \\
\hline
\doxymbox{\texttt{in}}  & {\em Preempt\+Priority} & Preemptive priority value (starting from 0) \\
\hline
\doxymbox{\texttt{in}}  & {\em Sub\+Priority} & Sub priority value (starting from 0) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Encoded priority for the interrupt 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_ga4e8866c0b247d5acdb0728a54187006a}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_GetActive@{NVIC\_GetActive}}
\index{NVIC\_GetActive@{NVIC\_GetActive}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_GetActive()}{NVIC\_GetActive()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga4e8866c0b247d5acdb0728a54187006a} 
\+\_\+\+\_\+\+INLINE uint32\+\_\+t NVIC\+\_\+\+Get\+Active (\begin{DoxyParamCaption}\item[{\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}]{IRQn}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Get Active Interrupt. 

This function reads the active register in NVIC and returns the active bit. 
\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em \doxylink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} & Number of the interrupt for get active \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Interrupt status is not active 

1 Interrupt status is active 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_gafc46560c3309665055846f40b274d70b}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_GetPendingIRQ@{NVIC\_GetPendingIRQ}}
\index{NVIC\_GetPendingIRQ@{NVIC\_GetPendingIRQ}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_GetPendingIRQ()}{NVIC\_GetPendingIRQ()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gafc46560c3309665055846f40b274d70b} 
\+\_\+\+\_\+\+INLINE uint32\+\_\+t NVIC\+\_\+\+Get\+Pending\+IRQ (\begin{DoxyParamCaption}\item[{\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}]{IRQn}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Get Pending Interrupt. 

This function reads the pending register in the NVIC and returns the pending bit for the specified interrupt.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em \doxylink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} & Number of the interrupt for get pending \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Interrupt status is not pending 

1 Interrupt status is pending 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_ga8abe7f7dbe71a426a0da294429e996f9}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_GetPriority@{NVIC\_GetPriority}}
\index{NVIC\_GetPriority@{NVIC\_GetPriority}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_GetPriority()}{NVIC\_GetPriority()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga8abe7f7dbe71a426a0da294429e996f9} 
\+\_\+\+\_\+\+INLINE uint32\+\_\+t NVIC\+\_\+\+Get\+Priority (\begin{DoxyParamCaption}\item[{\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}]{IRQn}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Get Interrupt Priority. 

This function reads the priority for the specified interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt.

The returned priority value is automatically aligned to the implemented priority bits of the microcontroller.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em \doxylink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} & Number of the interrupt for get priority \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Interrupt Priority 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_ga02525299b78d906c3926a81885fd5580}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_GetPriorityGrouping@{NVIC\_GetPriorityGrouping}}
\index{NVIC\_GetPriorityGrouping@{NVIC\_GetPriorityGrouping}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_GetPriorityGrouping()}{NVIC\_GetPriorityGrouping()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga02525299b78d906c3926a81885fd5580} 
\+\_\+\+\_\+\+INLINE uint32\+\_\+t NVIC\+\_\+\+Get\+Priority\+Grouping (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Get Priority Grouping. 

This function gets the priority grouping from NVIC Interrupt Controller. Priority grouping is SCB-\/\texorpdfstring{$>$}{>}AIRCR \+[10:\+8]\+ PRIGROUP field.

\begin{DoxyReturn}{Returns}
Priority grouping field 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_ga40e3f39b54f45f0f8266a4f44dd9a26b}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_SetPendingIRQ@{NVIC\_SetPendingIRQ}}
\index{NVIC\_SetPendingIRQ@{NVIC\_SetPendingIRQ}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_SetPendingIRQ()}{NVIC\_SetPendingIRQ()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga40e3f39b54f45f0f8266a4f44dd9a26b} 
\+\_\+\+\_\+\+INLINE void NVIC\+\_\+\+Set\+Pending\+IRQ (\begin{DoxyParamCaption}\item[{\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}]{IRQn}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Set Pending Interrupt. 

This function sets the pending bit for the specified interrupt. The interrupt number cannot be a negative value.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em \doxylink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} & Number of the interrupt for set pending \\
\hline
\end{DoxyParams}
\Hypertarget{group___c_m_s_i_s__core__register_ga913faacc112de3354d31d55f2fff37cf}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_SetPriority@{NVIC\_SetPriority}}
\index{NVIC\_SetPriority@{NVIC\_SetPriority}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_SetPriority()}{NVIC\_SetPriority()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga913faacc112de3354d31d55f2fff37cf} 
\+\_\+\+\_\+\+INLINE void NVIC\+\_\+\+Set\+Priority (\begin{DoxyParamCaption}\item[{\doxymbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}]{IRQn}{, }\item[{uint32\+\_\+t}]{priority}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Set Interrupt Priority. 

This function sets the priority for the specified interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt.

Note:\+ The priority cannot be set for every core interrupt.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em \doxylink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} & Number of the interrupt for set priority \\
\hline
\doxymbox{\texttt{in}}  & {\em priority} & Priority to set \\
\hline
\end{DoxyParams}
\Hypertarget{group___c_m_s_i_s__core__register_ga87c9aa8a70d937ab29cd805249846972}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_SetPriorityGrouping@{NVIC\_SetPriorityGrouping}}
\index{NVIC\_SetPriorityGrouping@{NVIC\_SetPriorityGrouping}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_SetPriorityGrouping()}{NVIC\_SetPriorityGrouping()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga87c9aa8a70d937ab29cd805249846972} 
\+\_\+\+\_\+\+INLINE void NVIC\+\_\+\+Set\+Priority\+Grouping (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Priority\+Group}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Set Priority Grouping. 

This function sets the priority grouping field using the required unlock sequence. The parameter Priority\+Group is assigned to the field SCB-\/\texorpdfstring{$>$}{>}AIRCR \+[10:\+8]\+ PRIGROUP field. Only values from 0..7 are used. In case of a conflict between priority grouping and available priority bits (\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS) the smallest possible priority group is set.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em Priority\+Group} & Priority grouping field \\
\hline
\end{DoxyParams}
\Hypertarget{group___c_m_s_i_s__core__register_gae543a9b5917245bd8ba7212744d2038d}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_SystemReset@{NVIC\_SystemReset}}
\index{NVIC\_SystemReset@{NVIC\_SystemReset}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_SystemReset()}{NVIC\_SystemReset()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gae543a9b5917245bd8ba7212744d2038d} 
\+\_\+\+\_\+\+INLINE void NVIC\+\_\+\+System\+Reset (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



System Reset. 

This function initiate a system reset request to reset the MCU. \Hypertarget{group___c_m_s_i_s__core__register_ga23fbe15335f587177d558a2061d81fc9}\index{CMSIS Core Register@{CMSIS Core Register}!SysTick\_Config@{SysTick\_Config}}
\index{SysTick\_Config@{SysTick\_Config}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SysTick\_Config()}{SysTick\_Config()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga23fbe15335f587177d558a2061d81fc9} 
\+\_\+\+\_\+\+INLINE uint32\+\_\+t Sys\+Tick\+\_\+\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ticks}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



System Tick Configuration. 

This function initialises the system tick timer and its interrupt and start the system tick timer. Counter is in free running mode to generate periodical interrupts.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em ticks} & Number of ticks between two interrupts \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}


\label{doc-var-members}
\Hypertarget{group___c_m_s_i_s__core__register_doc-var-members}
\doxysubsubsection{Variable Documentation}
\Hypertarget{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

external variable to receive characters 