{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520570570745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520570570750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 05:42:50 2018 " "Processing started: Fri Mar 09 05:42:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520570570750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520570570750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Predavanje1-2_V1 -c Predavanje1-2_V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Predavanje1-2_V1 -c Predavanje1-2_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520570570750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520570571282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520570571282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux.vhd 3 1 " "Found 3 design units, including 1 entities, in source file tb_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_TB-TB " "Found design unit 1: Mux_TB-TB" {  } { { "tb_mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/tb_mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520570590066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CFG_TB " "Found design unit 2: CFG_TB" {  } { { "tb_mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/tb_mux.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520570590066 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_TB " "Found entity 1: Mux_TB" {  } { { "tb_mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/tb_mux.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520570590066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520570590066 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux mux.vhd " "Entity \"Mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd" 16 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1520570590068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behv1 " "Found design unit 1: Mux-behv1" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520570590068 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux-behv2 " "Found design unit 2: Mux-behv2" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520570590068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520570590068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520570590068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux " "Elaborating entity \"mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520570590120 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O\[0\] O\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"O\[0\]\" to the node \"O\[0\]\" into a wire" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1520570591034 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O\[1\] O\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"O\[1\]\" to the node \"O\[1\]\" into a wire" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1520570591034 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O\[2\] O\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"O\[2\]\" to the node \"O\[2\]\" into a wire" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1520570591034 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1520570591034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1520570591197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520570591733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520570591733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520570591832 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520570591832 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520570591832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520570591832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "781 " "Peak virtual memory: 781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520570591848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 05:43:11 2018 " "Processing ended: Fri Mar 09 05:43:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520570591848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520570591848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520570591848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520570591848 ""}
