// Seed: 1599256117
module module_0 (
    input wire id_0,
    input tri0 id_1
    , id_8,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    input wand id_5,
    input tri0 id_6
);
  assign id_8 = 1'b0;
  id_9(
      .id_0(id_1), .id_1(1), .id_2(1), .id_3(id_3++), .id_4(1), .id_5(""), .id_6(1)
  );
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    output wand id_8,
    output logic id_9,
    output wire id_10
);
  final begin
    if (id_5) id_9 <= #1 1;
  end
  module_0(
      id_2, id_7, id_7, id_7, id_7, id_2, id_4
  );
endmodule
