INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_11_ALU/project_11_ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_11_ALU/project_11_ALU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_11_ALU/project_11_ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
