{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751369892466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751369892466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  1 12:38:12 2025 " "Processing started: Tue Jul  1 12:38:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751369892466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751369892466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751369892466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751369892722 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1751369892722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/led_patterns/scr/toplevelschematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file files/led_patterns/scr/toplevelschematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelSchematic " "Found entity 1: TopLevelSchematic" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751369897175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751369897175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/led_patterns/scr/one_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/led_patterns/scr/one_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_pulse-logic " "Found design unit 1: one_pulse-logic" {  } { { "files/LED_patterns/scr/one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751369897416 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_pulse " "Found entity 1: one_pulse" {  } { { "files/LED_patterns/scr/one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751369897416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751369897416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/led_patterns/scr/led_right_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/led_patterns/scr/led_right_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_right_shift-logic " "Found design unit 1: led_right_shift-logic" {  } { { "files/LED_patterns/scr/led_right_shift.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751369897416 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_right_shift " "Found entity 1: led_right_shift" {  } { { "files/LED_patterns/scr/led_right_shift.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751369897416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751369897416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/led_patterns/scr/led_patterns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/led_patterns/scr/led_patterns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_Patterns-my_architecture " "Found design unit 1: LED_Patterns-my_architecture" {  } { { "files/LED_patterns/scr/LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751369897417 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_Patterns " "Found entity 1: LED_Patterns" {  } { { "files/LED_patterns/scr/LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751369897417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751369897417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/led_patterns/scr/button_conditioner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/led_patterns/scr/button_conditioner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_conditioner-logic " "Found design unit 1: button_conditioner-logic" {  } { { "files/LED_patterns/scr/button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751369897418 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_conditioner " "Found entity 1: button_conditioner" {  } { { "files/LED_patterns/scr/button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751369897418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751369897418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevelSchematic " "Elaborating entity \"TopLevelSchematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751369897434 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 488 144 320 504 "SW\[0\]" "" } { 504 144 320 520 "SW\[1\]" "" } { 520 144 320 536 "SW\[2\]" "" } { 536 144 320 552 "SW\[3\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1751369897434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Patterns LED_Patterns:inst " "Elaborating entity \"LED_Patterns\" for hierarchy \"LED_Patterns:inst\"" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "inst" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 320 560 800 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751369897435 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..1\] LED_patterns.vhd(16) " "Using initial value X (don't care) for net \"LEDR\[7..1\]\" at LED_patterns.vhd(16)" {  } { { "files/LED_patterns/scr/LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751369897435 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_conditioner LED_Patterns:inst\|button_conditioner:u1_button_conditioner " "Elaborating entity \"button_conditioner\" for hierarchy \"LED_Patterns:inst\|button_conditioner:u1_button_conditioner\"" {  } { { "files/LED_patterns/scr/LED_patterns.vhd" "u1_button_conditioner" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751369897435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounced button_conditioner.vhd(84) " "VHDL Process Statement warning at button_conditioner.vhd(84): signal \"debounced\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/LED_patterns/scr/button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751369897436 "|TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounced button_conditioner.vhd(91) " "VHDL Process Statement warning at button_conditioner.vhd(91): signal \"debounced\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/LED_patterns/scr/button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751369897436 "|TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_pulse LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse " "Elaborating entity \"one_pulse\" for hierarchy \"LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\"" {  } { { "files/LED_patterns/scr/button_conditioner.vhd" "u2_one_pulse" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751369897436 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_signal one_pulse.vhd(55) " "VHDL Process Statement warning at one_pulse.vhd(55): signal \"input_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/LED_patterns/scr/one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751369897436 "|TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_signal_prev one_pulse.vhd(55) " "VHDL Process Statement warning at one_pulse.vhd(55): signal \"input_signal_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/LED_patterns/scr/one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751369897436 "|TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_signal one_pulse.vhd(65) " "VHDL Process Statement warning at one_pulse.vhd(65): signal \"input_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/LED_patterns/scr/one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751369897436 "|TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_signal_prev one_pulse.vhd(65) " "VHDL Process Statement warning at one_pulse.vhd(65): signal \"input_signal_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/LED_patterns/scr/one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751369897436 "|TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 160 888 1064 176 "LEDR\[0\]" "" } { 176 888 1064 192 "LEDR\[1\]" "" } { 192 888 1064 208 "LEDR\[2\]" "" } { 208 888 1064 224 "LEDR\[3\]" "" } { 240 888 1064 256 "LEDR\[5\]" "" } { 256 888 1064 272 "LEDR\[6\]" "" } { 272 888 1064 288 "LEDR\[7\]" "" } { 224 888 1064 240 "LEDR\[4\]" "" } { 336 800 856 352 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751369897742 "|TopLevelSchematic|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 160 888 1064 176 "LEDR\[0\]" "" } { 176 888 1064 192 "LEDR\[1\]" "" } { 192 888 1064 208 "LEDR\[2\]" "" } { 208 888 1064 224 "LEDR\[3\]" "" } { 240 888 1064 256 "LEDR\[5\]" "" } { 256 888 1064 272 "LEDR\[6\]" "" } { 272 888 1064 288 "LEDR\[7\]" "" } { 224 888 1064 240 "LEDR\[4\]" "" } { 336 800 856 352 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751369897742 "|TopLevelSchematic|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 160 888 1064 176 "LEDR\[0\]" "" } { 176 888 1064 192 "LEDR\[1\]" "" } { 192 888 1064 208 "LEDR\[2\]" "" } { 208 888 1064 224 "LEDR\[3\]" "" } { 240 888 1064 256 "LEDR\[5\]" "" } { 256 888 1064 272 "LEDR\[6\]" "" } { 272 888 1064 288 "LEDR\[7\]" "" } { 224 888 1064 240 "LEDR\[4\]" "" } { 336 800 856 352 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751369897742 "|TopLevelSchematic|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 160 888 1064 176 "LEDR\[0\]" "" } { 176 888 1064 192 "LEDR\[1\]" "" } { 192 888 1064 208 "LEDR\[2\]" "" } { 208 888 1064 224 "LEDR\[3\]" "" } { 240 888 1064 256 "LEDR\[5\]" "" } { 256 888 1064 272 "LEDR\[6\]" "" } { 272 888 1064 288 "LEDR\[7\]" "" } { 224 888 1064 240 "LEDR\[4\]" "" } { 336 800 856 352 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751369897742 "|TopLevelSchematic|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 160 888 1064 176 "LEDR\[0\]" "" } { 176 888 1064 192 "LEDR\[1\]" "" } { 192 888 1064 208 "LEDR\[2\]" "" } { 208 888 1064 224 "LEDR\[3\]" "" } { 240 888 1064 256 "LEDR\[5\]" "" } { 256 888 1064 272 "LEDR\[6\]" "" } { 272 888 1064 288 "LEDR\[7\]" "" } { 224 888 1064 240 "LEDR\[4\]" "" } { 336 800 856 352 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751369897742 "|TopLevelSchematic|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 160 888 1064 176 "LEDR\[0\]" "" } { 176 888 1064 192 "LEDR\[1\]" "" } { 192 888 1064 208 "LEDR\[2\]" "" } { 208 888 1064 224 "LEDR\[3\]" "" } { 240 888 1064 256 "LEDR\[5\]" "" } { 256 888 1064 272 "LEDR\[6\]" "" } { 272 888 1064 288 "LEDR\[7\]" "" } { 224 888 1064 240 "LEDR\[4\]" "" } { 336 800 856 352 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751369897742 "|TopLevelSchematic|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 160 888 1064 176 "LEDR\[0\]" "" } { 176 888 1064 192 "LEDR\[1\]" "" } { 192 888 1064 208 "LEDR\[2\]" "" } { 208 888 1064 224 "LEDR\[3\]" "" } { 240 888 1064 256 "LEDR\[5\]" "" } { 256 888 1064 272 "LEDR\[6\]" "" } { 272 888 1064 288 "LEDR\[7\]" "" } { 224 888 1064 240 "LEDR\[4\]" "" } { 336 800 856 352 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751369897742 "|TopLevelSchematic|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751369897742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751369897802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751369898000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751369898000 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_LED_control " "No output dependent on input pin \"HPS_LED_control\"" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 392 136 320 408 "HPS_LED_control" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751369898018 "|TopLevelSchematic|HPS_LED_control"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 488 144 320 504 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751369898018 "|TopLevelSchematic|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 488 144 320 504 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751369898018 "|TopLevelSchematic|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 488 144 320 504 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751369898018 "|TopLevelSchematic|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "files/LED_patterns/scr/TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 488 144 320 504 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751369898018 "|TopLevelSchematic|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751369898018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751369898019 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751369898019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751369898019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751369898019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751369898025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  1 12:38:18 2025 " "Processing ended: Tue Jul  1 12:38:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751369898025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751369898025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751369898025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751369898025 ""}
