|rzfpga_pc
clk50 => clk50.IN2
key0 => _.IN1
key1 => color_input[0].IN1
key2 => color_input[1].IN1
key3 => color_input[2].IN1
DQ0 <> <UNC>
DQ1 <> <UNC>
DQ2 <> <UNC>
DQ3 <> <UNC>
DQ4 <> <UNC>
DQ5 <> <UNC>
DQ6 <> <UNC>
DQ7 <> <UNC>
DQ8 <> <UNC>
DQ9 <> <UNC>
DQ10 <> <UNC>
DQ11 <> <UNC>
DQ12 <> <UNC>
DQ13 <> <UNC>
DQ14 <> <UNC>
DQ15 <> <UNC>
SDA0 <= <GND>
SDA1 <= <GND>
SDA2 <= <GND>
SDA3 <= <GND>
SDA4 <= <GND>
SDA5 <= <GND>
SDA6 <= <GND>
SDA7 <= <GND>
SDA8 <= <GND>
SDA9 <= <GND>
SDA10 <= <GND>
SDA11 <= <GND>
SDBS0 <= <GND>
SDBS1 <= <GND>
SDLDQM <= <GND>
SDUDQM <= <GND>
SDCKE <= <GND>
SDCLK <= <GND>
SDCS <= <GND>
SDRAS <= <GND>
SDCAS <= <GND>
SDWE <= <GND>
pix0 <= pixel[0].DB_MAX_OUTPUT_PORT_TYPE
pix1 <= pixel[1].DB_MAX_OUTPUT_PORT_TYPE
pix2 <= pixel[2].DB_MAX_OUTPUT_PORT_TYPE
hsyncout <= hvsync_generator:hvsync.vga_h_sync
vsyncout <= hvsync_generator:hvsync.vga_v_sync


|rzfpga_pc|ALUn2t:ALU_instance_main
x[0] => new_x.IN0
x[1] => new_x.IN0
x[2] => new_x.IN0
x[3] => new_x.IN0
x[4] => new_x.IN0
x[5] => new_x.IN0
x[6] => new_x.IN0
x[7] => new_x.IN0
x[8] => new_x.IN0
x[9] => new_x.IN0
x[10] => new_x.IN0
x[11] => new_x.IN0
x[12] => new_x.IN0
x[13] => new_x.IN0
x[14] => new_x.IN0
x[15] => new_x.IN0
y[0] => new_y.IN0
y[1] => new_y.IN0
y[2] => new_y.IN0
y[3] => new_y.IN0
y[4] => new_y.IN0
y[5] => new_y.IN0
y[6] => new_y.IN0
y[7] => new_y.IN0
y[8] => new_y.IN0
y[9] => new_y.IN0
y[10] => new_y.IN0
y[11] => new_y.IN0
y[12] => new_y.IN0
y[13] => new_y.IN0
y[14] => new_y.IN0
y[15] => new_y.IN0
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
f => f.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
zr <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ng <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
out[0] <= FullAdder:full_adder_inst_a.sum
out[1] <= FullAdder:full_adder_inst_b.sum
out[2] <= FullAdder:full_adder_inst_c.sum
out[3] <= FullAdder:full_adder_inst_d.sum
out[4] <= FullAdder:full_adder_inst_e.sum
out[5] <= FullAdder:full_adder_inst_f.sum
out[6] <= FullAdder:full_adder_inst_g.sum
out[7] <= FullAdder:full_adder_inst_h.sum
out[8] <= FullAdder:full_adder_inst_i.sum
out[9] <= FullAdder:full_adder_inst_j.sum
out[10] <= FullAdder:full_adder_inst_k.sum
out[11] <= FullAdder:full_adder_inst_l.sum
out[12] <= FullAdder:full_adder_inst_m.sum
out[13] <= FullAdder:full_adder_inst_n.sum
out[14] <= FullAdder:full_adder_inst_o.sum
out[15] <= FullAdder:full_adder_inst_p.sum


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_a
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_a|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_a|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_b
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_b|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_b|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_c
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_c|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_c|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_d
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_d|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_d|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_e
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_e|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_e|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_f
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_f|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_f|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_g
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_g|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_g|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_h
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_h|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_h|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_i
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_i|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_i|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_j
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_j|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_j|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_k
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_k|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_k|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_l
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_l|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_l|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_m
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_m|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_m|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_n
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_n|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_n|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_o
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_o|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_o|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_p
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_p|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|Add16:add16_alu_a|FullAdder:full_adder_inst_p|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ALUn2t:ALU_instance_main|n2tmux16:mux16_alu_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hvsync_generator:hvsync
clk50 => pixel_clk.CLK
clk50 => counter_value[0].CLK
clk50 => counter_value[1].CLK
clk50 => counter_value[2].CLK
clk50 => counter_value[3].CLK
clk50 => counter_value[4].CLK
clk50 => counter_value[5].CLK
clk50 => counter_value[6].CLK
clk50 => counter_value[7].CLK
clk50 => counter_value[8].CLK
clk50 => counter_value[9].CLK
clk50 => counter_value[10].CLK
clk50 => counter_value[11].CLK
clk50 => counter_value[12].CLK
clk50 => counter_value[13].CLK
clk50 => counter_value[14].CLK
clk50 => counter_value[15].CLK
clk50 => counter_value[16].CLK
clk50 => counter_value[17].CLK
clk50 => counter_value[18].CLK
clk50 => counter_value[19].CLK
clk50 => counter_value[20].CLK
clk50 => counter_value[21].CLK
clk50 => counter_value[22].CLK
clk50 => counter_value[23].CLK
clk50 => counter_value[24].CLK
clk50 => counter_value[25].CLK
clk50 => counter_value[26].CLK
clk50 => counter_value[27].CLK
clk50 => counter_value[28].CLK
clk50 => counter_value[29].CLK
clk50 => counter_value[30].CLK
clk50 => counter_value[31].CLK
vga_h_sync <= vga_HS.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_VS.DB_MAX_OUTPUT_PORT_TYPE
inDisplayArea <= inDisplayArea~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[0] <= CounterX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[1] <= CounterX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[2] <= CounterX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[3] <= CounterX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[4] <= CounterX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[5] <= CounterX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[6] <= CounterX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[7] <= CounterX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[8] <= CounterX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[9] <= CounterX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[0] <= CounterY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[1] <= CounterY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[2] <= CounterY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[3] <= CounterY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[4] <= CounterY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[5] <= CounterY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[6] <= CounterY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[7] <= CounterY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[8] <= CounterY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[9] <= CounterY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a
in[0] => in[0].IN8
in[1] => in[1].IN8
in[2] => in[2].IN8
in[3] => in[3].IN8
in[4] => in[4].IN8
in[5] => in[5].IN8
in[6] => in[6].IN8
in[7] => in[7].IN8
in[8] => in[8].IN8
in[9] => in[9].IN8
in[10] => in[10].IN8
in[11] => in[11].IN8
in[12] => in[12].IN8
in[13] => in[13].IN8
in[14] => in[14].IN8
in[15] => in[15].IN8
address[0] => address[0].IN7
address[1] => address[1].IN7
address[2] => address[2].IN7
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
clk => clk.IN8
load => load.IN1
out[0] <= n8WayMux16:n8WayMux16_a.out
out[1] <= n8WayMux16:n8WayMux16_a.out
out[2] <= n8WayMux16:n8WayMux16_a.out
out[3] <= n8WayMux16:n8WayMux16_a.out
out[4] <= n8WayMux16:n8WayMux16_a.out
out[5] <= n8WayMux16:n8WayMux16_a.out
out[6] <= n8WayMux16:n8WayMux16_a.out
out[7] <= n8WayMux16:n8WayMux16_a.out
out[8] <= n8WayMux16:n8WayMux16_a.out
out[9] <= n8WayMux16:n8WayMux16_a.out
out[10] <= n8WayMux16:n8WayMux16_a.out
out[11] <= n8WayMux16:n8WayMux16_a.out
out[12] <= n8WayMux16:n8WayMux16_a.out
out[13] <= n8WayMux16:n8WayMux16_a.out
out[14] <= n8WayMux16:n8WayMux16_a.out
out[15] <= n8WayMux16:n8WayMux16_a.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a
in => in.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN1
a <= dmux_4_way:dmux_low_nibble.port2
b <= dmux_4_way:dmux_low_nibble.port3
c <= dmux_4_way:dmux_low_nibble.port4
d <= dmux_4_way:dmux_low_nibble.port5
e <= dmux_4_way:dmux_high_nibble.port2
f <= dmux_4_way:dmux_high_nibble.port3
g <= dmux_4_way:dmux_high_nibble.port4
h <= dmux_4_way:dmux_high_nibble.port5


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a|dmux:split
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a
in[0] => in[0].IN8
in[1] => in[1].IN8
in[2] => in[2].IN8
in[3] => in[3].IN8
in[4] => in[4].IN8
in[5] => in[5].IN8
in[6] => in[6].IN8
in[7] => in[7].IN8
in[8] => in[8].IN8
in[9] => in[9].IN8
in[10] => in[10].IN8
in[11] => in[11].IN8
in[12] => in[12].IN8
in[13] => in[13].IN8
in[14] => in[14].IN8
in[15] => in[15].IN8
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
clk => clk.IN8
load => load.IN1
out[0] <= n8WayMux16:n8WayMux16_a.out
out[1] <= n8WayMux16:n8WayMux16_a.out
out[2] <= n8WayMux16:n8WayMux16_a.out
out[3] <= n8WayMux16:n8WayMux16_a.out
out[4] <= n8WayMux16:n8WayMux16_a.out
out[5] <= n8WayMux16:n8WayMux16_a.out
out[6] <= n8WayMux16:n8WayMux16_a.out
out[7] <= n8WayMux16:n8WayMux16_a.out
out[8] <= n8WayMux16:n8WayMux16_a.out
out[9] <= n8WayMux16:n8WayMux16_a.out
out[10] <= n8WayMux16:n8WayMux16_a.out
out[11] <= n8WayMux16:n8WayMux16_a.out
out[12] <= n8WayMux16:n8WayMux16_a.out
out[13] <= n8WayMux16:n8WayMux16_a.out
out[14] <= n8WayMux16:n8WayMux16_a.out
out[15] <= n8WayMux16:n8WayMux16_a.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a
in => in.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN1
a <= dmux_4_way:dmux_low_nibble.port2
b <= dmux_4_way:dmux_low_nibble.port3
c <= dmux_4_way:dmux_low_nibble.port4
d <= dmux_4_way:dmux_low_nibble.port5
e <= dmux_4_way:dmux_high_nibble.port2
f <= dmux_4_way:dmux_high_nibble.port3
g <= dmux_4_way:dmux_high_nibble.port4
h <= dmux_4_way:dmux_high_nibble.port5


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a|dmux:split
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out[0] <= n2tmux16:n2tmux16_g.out
out[1] <= n2tmux16:n2tmux16_g.out
out[2] <= n2tmux16:n2tmux16_g.out
out[3] <= n2tmux16:n2tmux16_g.out
out[4] <= n2tmux16:n2tmux16_g.out
out[5] <= n2tmux16:n2tmux16_g.out
out[6] <= n2tmux16:n2tmux16_g.out
out[7] <= n2tmux16:n2tmux16_g.out
out[8] <= n2tmux16:n2tmux16_g.out
out[9] <= n2tmux16:n2tmux16_g.out
out[10] <= n2tmux16:n2tmux16_g.out
out[11] <= n2tmux16:n2tmux16_g.out
out[12] <= n2tmux16:n2tmux16_g.out
out[13] <= n2tmux16:n2tmux16_g.out
out[14] <= n2tmux16:n2tmux16_g.out
out[15] <= n2tmux16:n2tmux16_g.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b
in[0] => in[0].IN8
in[1] => in[1].IN8
in[2] => in[2].IN8
in[3] => in[3].IN8
in[4] => in[4].IN8
in[5] => in[5].IN8
in[6] => in[6].IN8
in[7] => in[7].IN8
in[8] => in[8].IN8
in[9] => in[9].IN8
in[10] => in[10].IN8
in[11] => in[11].IN8
in[12] => in[12].IN8
in[13] => in[13].IN8
in[14] => in[14].IN8
in[15] => in[15].IN8
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
clk => clk.IN8
load => load.IN1
out[0] <= n8WayMux16:n8WayMux16_a.out
out[1] <= n8WayMux16:n8WayMux16_a.out
out[2] <= n8WayMux16:n8WayMux16_a.out
out[3] <= n8WayMux16:n8WayMux16_a.out
out[4] <= n8WayMux16:n8WayMux16_a.out
out[5] <= n8WayMux16:n8WayMux16_a.out
out[6] <= n8WayMux16:n8WayMux16_a.out
out[7] <= n8WayMux16:n8WayMux16_a.out
out[8] <= n8WayMux16:n8WayMux16_a.out
out[9] <= n8WayMux16:n8WayMux16_a.out
out[10] <= n8WayMux16:n8WayMux16_a.out
out[11] <= n8WayMux16:n8WayMux16_a.out
out[12] <= n8WayMux16:n8WayMux16_a.out
out[13] <= n8WayMux16:n8WayMux16_a.out
out[14] <= n8WayMux16:n8WayMux16_a.out
out[15] <= n8WayMux16:n8WayMux16_a.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a
in => in.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN1
a <= dmux_4_way:dmux_low_nibble.port2
b <= dmux_4_way:dmux_low_nibble.port3
c <= dmux_4_way:dmux_low_nibble.port4
d <= dmux_4_way:dmux_low_nibble.port5
e <= dmux_4_way:dmux_high_nibble.port2
f <= dmux_4_way:dmux_high_nibble.port3
g <= dmux_4_way:dmux_high_nibble.port4
h <= dmux_4_way:dmux_high_nibble.port5


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a|dmux:split
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out[0] <= n2tmux16:n2tmux16_g.out
out[1] <= n2tmux16:n2tmux16_g.out
out[2] <= n2tmux16:n2tmux16_g.out
out[3] <= n2tmux16:n2tmux16_g.out
out[4] <= n2tmux16:n2tmux16_g.out
out[5] <= n2tmux16:n2tmux16_g.out
out[6] <= n2tmux16:n2tmux16_g.out
out[7] <= n2tmux16:n2tmux16_g.out
out[8] <= n2tmux16:n2tmux16_g.out
out[9] <= n2tmux16:n2tmux16_g.out
out[10] <= n2tmux16:n2tmux16_g.out
out[11] <= n2tmux16:n2tmux16_g.out
out[12] <= n2tmux16:n2tmux16_g.out
out[13] <= n2tmux16:n2tmux16_g.out
out[14] <= n2tmux16:n2tmux16_g.out
out[15] <= n2tmux16:n2tmux16_g.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_b|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c
in[0] => in[0].IN8
in[1] => in[1].IN8
in[2] => in[2].IN8
in[3] => in[3].IN8
in[4] => in[4].IN8
in[5] => in[5].IN8
in[6] => in[6].IN8
in[7] => in[7].IN8
in[8] => in[8].IN8
in[9] => in[9].IN8
in[10] => in[10].IN8
in[11] => in[11].IN8
in[12] => in[12].IN8
in[13] => in[13].IN8
in[14] => in[14].IN8
in[15] => in[15].IN8
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
clk => clk.IN8
load => load.IN1
out[0] <= n8WayMux16:n8WayMux16_a.out
out[1] <= n8WayMux16:n8WayMux16_a.out
out[2] <= n8WayMux16:n8WayMux16_a.out
out[3] <= n8WayMux16:n8WayMux16_a.out
out[4] <= n8WayMux16:n8WayMux16_a.out
out[5] <= n8WayMux16:n8WayMux16_a.out
out[6] <= n8WayMux16:n8WayMux16_a.out
out[7] <= n8WayMux16:n8WayMux16_a.out
out[8] <= n8WayMux16:n8WayMux16_a.out
out[9] <= n8WayMux16:n8WayMux16_a.out
out[10] <= n8WayMux16:n8WayMux16_a.out
out[11] <= n8WayMux16:n8WayMux16_a.out
out[12] <= n8WayMux16:n8WayMux16_a.out
out[13] <= n8WayMux16:n8WayMux16_a.out
out[14] <= n8WayMux16:n8WayMux16_a.out
out[15] <= n8WayMux16:n8WayMux16_a.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a
in => in.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN1
a <= dmux_4_way:dmux_low_nibble.port2
b <= dmux_4_way:dmux_low_nibble.port3
c <= dmux_4_way:dmux_low_nibble.port4
d <= dmux_4_way:dmux_low_nibble.port5
e <= dmux_4_way:dmux_high_nibble.port2
f <= dmux_4_way:dmux_high_nibble.port3
g <= dmux_4_way:dmux_high_nibble.port4
h <= dmux_4_way:dmux_high_nibble.port5


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a|dmux:split
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out[0] <= n2tmux16:n2tmux16_g.out
out[1] <= n2tmux16:n2tmux16_g.out
out[2] <= n2tmux16:n2tmux16_g.out
out[3] <= n2tmux16:n2tmux16_g.out
out[4] <= n2tmux16:n2tmux16_g.out
out[5] <= n2tmux16:n2tmux16_g.out
out[6] <= n2tmux16:n2tmux16_g.out
out[7] <= n2tmux16:n2tmux16_g.out
out[8] <= n2tmux16:n2tmux16_g.out
out[9] <= n2tmux16:n2tmux16_g.out
out[10] <= n2tmux16:n2tmux16_g.out
out[11] <= n2tmux16:n2tmux16_g.out
out[12] <= n2tmux16:n2tmux16_g.out
out[13] <= n2tmux16:n2tmux16_g.out
out[14] <= n2tmux16:n2tmux16_g.out
out[15] <= n2tmux16:n2tmux16_g.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_c|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d
in[0] => in[0].IN8
in[1] => in[1].IN8
in[2] => in[2].IN8
in[3] => in[3].IN8
in[4] => in[4].IN8
in[5] => in[5].IN8
in[6] => in[6].IN8
in[7] => in[7].IN8
in[8] => in[8].IN8
in[9] => in[9].IN8
in[10] => in[10].IN8
in[11] => in[11].IN8
in[12] => in[12].IN8
in[13] => in[13].IN8
in[14] => in[14].IN8
in[15] => in[15].IN8
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
clk => clk.IN8
load => load.IN1
out[0] <= n8WayMux16:n8WayMux16_a.out
out[1] <= n8WayMux16:n8WayMux16_a.out
out[2] <= n8WayMux16:n8WayMux16_a.out
out[3] <= n8WayMux16:n8WayMux16_a.out
out[4] <= n8WayMux16:n8WayMux16_a.out
out[5] <= n8WayMux16:n8WayMux16_a.out
out[6] <= n8WayMux16:n8WayMux16_a.out
out[7] <= n8WayMux16:n8WayMux16_a.out
out[8] <= n8WayMux16:n8WayMux16_a.out
out[9] <= n8WayMux16:n8WayMux16_a.out
out[10] <= n8WayMux16:n8WayMux16_a.out
out[11] <= n8WayMux16:n8WayMux16_a.out
out[12] <= n8WayMux16:n8WayMux16_a.out
out[13] <= n8WayMux16:n8WayMux16_a.out
out[14] <= n8WayMux16:n8WayMux16_a.out
out[15] <= n8WayMux16:n8WayMux16_a.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a
in => in.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN1
a <= dmux_4_way:dmux_low_nibble.port2
b <= dmux_4_way:dmux_low_nibble.port3
c <= dmux_4_way:dmux_low_nibble.port4
d <= dmux_4_way:dmux_low_nibble.port5
e <= dmux_4_way:dmux_high_nibble.port2
f <= dmux_4_way:dmux_high_nibble.port3
g <= dmux_4_way:dmux_high_nibble.port4
h <= dmux_4_way:dmux_high_nibble.port5


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a|dmux:split
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out[0] <= n2tmux16:n2tmux16_g.out
out[1] <= n2tmux16:n2tmux16_g.out
out[2] <= n2tmux16:n2tmux16_g.out
out[3] <= n2tmux16:n2tmux16_g.out
out[4] <= n2tmux16:n2tmux16_g.out
out[5] <= n2tmux16:n2tmux16_g.out
out[6] <= n2tmux16:n2tmux16_g.out
out[7] <= n2tmux16:n2tmux16_g.out
out[8] <= n2tmux16:n2tmux16_g.out
out[9] <= n2tmux16:n2tmux16_g.out
out[10] <= n2tmux16:n2tmux16_g.out
out[11] <= n2tmux16:n2tmux16_g.out
out[12] <= n2tmux16:n2tmux16_g.out
out[13] <= n2tmux16:n2tmux16_g.out
out[14] <= n2tmux16:n2tmux16_g.out
out[15] <= n2tmux16:n2tmux16_g.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_d|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e
in[0] => in[0].IN8
in[1] => in[1].IN8
in[2] => in[2].IN8
in[3] => in[3].IN8
in[4] => in[4].IN8
in[5] => in[5].IN8
in[6] => in[6].IN8
in[7] => in[7].IN8
in[8] => in[8].IN8
in[9] => in[9].IN8
in[10] => in[10].IN8
in[11] => in[11].IN8
in[12] => in[12].IN8
in[13] => in[13].IN8
in[14] => in[14].IN8
in[15] => in[15].IN8
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
clk => clk.IN8
load => load.IN1
out[0] <= n8WayMux16:n8WayMux16_a.out
out[1] <= n8WayMux16:n8WayMux16_a.out
out[2] <= n8WayMux16:n8WayMux16_a.out
out[3] <= n8WayMux16:n8WayMux16_a.out
out[4] <= n8WayMux16:n8WayMux16_a.out
out[5] <= n8WayMux16:n8WayMux16_a.out
out[6] <= n8WayMux16:n8WayMux16_a.out
out[7] <= n8WayMux16:n8WayMux16_a.out
out[8] <= n8WayMux16:n8WayMux16_a.out
out[9] <= n8WayMux16:n8WayMux16_a.out
out[10] <= n8WayMux16:n8WayMux16_a.out
out[11] <= n8WayMux16:n8WayMux16_a.out
out[12] <= n8WayMux16:n8WayMux16_a.out
out[13] <= n8WayMux16:n8WayMux16_a.out
out[14] <= n8WayMux16:n8WayMux16_a.out
out[15] <= n8WayMux16:n8WayMux16_a.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a
in => in.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN1
a <= dmux_4_way:dmux_low_nibble.port2
b <= dmux_4_way:dmux_low_nibble.port3
c <= dmux_4_way:dmux_low_nibble.port4
d <= dmux_4_way:dmux_low_nibble.port5
e <= dmux_4_way:dmux_high_nibble.port2
f <= dmux_4_way:dmux_high_nibble.port3
g <= dmux_4_way:dmux_high_nibble.port4
h <= dmux_4_way:dmux_high_nibble.port5


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a|dmux:split
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out[0] <= n2tmux16:n2tmux16_g.out
out[1] <= n2tmux16:n2tmux16_g.out
out[2] <= n2tmux16:n2tmux16_g.out
out[3] <= n2tmux16:n2tmux16_g.out
out[4] <= n2tmux16:n2tmux16_g.out
out[5] <= n2tmux16:n2tmux16_g.out
out[6] <= n2tmux16:n2tmux16_g.out
out[7] <= n2tmux16:n2tmux16_g.out
out[8] <= n2tmux16:n2tmux16_g.out
out[9] <= n2tmux16:n2tmux16_g.out
out[10] <= n2tmux16:n2tmux16_g.out
out[11] <= n2tmux16:n2tmux16_g.out
out[12] <= n2tmux16:n2tmux16_g.out
out[13] <= n2tmux16:n2tmux16_g.out
out[14] <= n2tmux16:n2tmux16_g.out
out[15] <= n2tmux16:n2tmux16_g.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_e|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f
in[0] => in[0].IN8
in[1] => in[1].IN8
in[2] => in[2].IN8
in[3] => in[3].IN8
in[4] => in[4].IN8
in[5] => in[5].IN8
in[6] => in[6].IN8
in[7] => in[7].IN8
in[8] => in[8].IN8
in[9] => in[9].IN8
in[10] => in[10].IN8
in[11] => in[11].IN8
in[12] => in[12].IN8
in[13] => in[13].IN8
in[14] => in[14].IN8
in[15] => in[15].IN8
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
clk => clk.IN8
load => load.IN1
out[0] <= n8WayMux16:n8WayMux16_a.out
out[1] <= n8WayMux16:n8WayMux16_a.out
out[2] <= n8WayMux16:n8WayMux16_a.out
out[3] <= n8WayMux16:n8WayMux16_a.out
out[4] <= n8WayMux16:n8WayMux16_a.out
out[5] <= n8WayMux16:n8WayMux16_a.out
out[6] <= n8WayMux16:n8WayMux16_a.out
out[7] <= n8WayMux16:n8WayMux16_a.out
out[8] <= n8WayMux16:n8WayMux16_a.out
out[9] <= n8WayMux16:n8WayMux16_a.out
out[10] <= n8WayMux16:n8WayMux16_a.out
out[11] <= n8WayMux16:n8WayMux16_a.out
out[12] <= n8WayMux16:n8WayMux16_a.out
out[13] <= n8WayMux16:n8WayMux16_a.out
out[14] <= n8WayMux16:n8WayMux16_a.out
out[15] <= n8WayMux16:n8WayMux16_a.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a
in => in.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN1
a <= dmux_4_way:dmux_low_nibble.port2
b <= dmux_4_way:dmux_low_nibble.port3
c <= dmux_4_way:dmux_low_nibble.port4
d <= dmux_4_way:dmux_low_nibble.port5
e <= dmux_4_way:dmux_high_nibble.port2
f <= dmux_4_way:dmux_high_nibble.port3
g <= dmux_4_way:dmux_high_nibble.port4
h <= dmux_4_way:dmux_high_nibble.port5


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a|dmux:split
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out[0] <= n2tmux16:n2tmux16_g.out
out[1] <= n2tmux16:n2tmux16_g.out
out[2] <= n2tmux16:n2tmux16_g.out
out[3] <= n2tmux16:n2tmux16_g.out
out[4] <= n2tmux16:n2tmux16_g.out
out[5] <= n2tmux16:n2tmux16_g.out
out[6] <= n2tmux16:n2tmux16_g.out
out[7] <= n2tmux16:n2tmux16_g.out
out[8] <= n2tmux16:n2tmux16_g.out
out[9] <= n2tmux16:n2tmux16_g.out
out[10] <= n2tmux16:n2tmux16_g.out
out[11] <= n2tmux16:n2tmux16_g.out
out[12] <= n2tmux16:n2tmux16_g.out
out[13] <= n2tmux16:n2tmux16_g.out
out[14] <= n2tmux16:n2tmux16_g.out
out[15] <= n2tmux16:n2tmux16_g.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_f|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g
in[0] => in[0].IN8
in[1] => in[1].IN8
in[2] => in[2].IN8
in[3] => in[3].IN8
in[4] => in[4].IN8
in[5] => in[5].IN8
in[6] => in[6].IN8
in[7] => in[7].IN8
in[8] => in[8].IN8
in[9] => in[9].IN8
in[10] => in[10].IN8
in[11] => in[11].IN8
in[12] => in[12].IN8
in[13] => in[13].IN8
in[14] => in[14].IN8
in[15] => in[15].IN8
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
clk => clk.IN8
load => load.IN1
out[0] <= n8WayMux16:n8WayMux16_a.out
out[1] <= n8WayMux16:n8WayMux16_a.out
out[2] <= n8WayMux16:n8WayMux16_a.out
out[3] <= n8WayMux16:n8WayMux16_a.out
out[4] <= n8WayMux16:n8WayMux16_a.out
out[5] <= n8WayMux16:n8WayMux16_a.out
out[6] <= n8WayMux16:n8WayMux16_a.out
out[7] <= n8WayMux16:n8WayMux16_a.out
out[8] <= n8WayMux16:n8WayMux16_a.out
out[9] <= n8WayMux16:n8WayMux16_a.out
out[10] <= n8WayMux16:n8WayMux16_a.out
out[11] <= n8WayMux16:n8WayMux16_a.out
out[12] <= n8WayMux16:n8WayMux16_a.out
out[13] <= n8WayMux16:n8WayMux16_a.out
out[14] <= n8WayMux16:n8WayMux16_a.out
out[15] <= n8WayMux16:n8WayMux16_a.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a
in => in.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN1
a <= dmux_4_way:dmux_low_nibble.port2
b <= dmux_4_way:dmux_low_nibble.port3
c <= dmux_4_way:dmux_low_nibble.port4
d <= dmux_4_way:dmux_low_nibble.port5
e <= dmux_4_way:dmux_high_nibble.port2
f <= dmux_4_way:dmux_high_nibble.port3
g <= dmux_4_way:dmux_high_nibble.port4
h <= dmux_4_way:dmux_high_nibble.port5


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a|dmux:split
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out[0] <= n2tmux16:n2tmux16_g.out
out[1] <= n2tmux16:n2tmux16_g.out
out[2] <= n2tmux16:n2tmux16_g.out
out[3] <= n2tmux16:n2tmux16_g.out
out[4] <= n2tmux16:n2tmux16_g.out
out[5] <= n2tmux16:n2tmux16_g.out
out[6] <= n2tmux16:n2tmux16_g.out
out[7] <= n2tmux16:n2tmux16_g.out
out[8] <= n2tmux16:n2tmux16_g.out
out[9] <= n2tmux16:n2tmux16_g.out
out[10] <= n2tmux16:n2tmux16_g.out
out[11] <= n2tmux16:n2tmux16_g.out
out[12] <= n2tmux16:n2tmux16_g.out
out[13] <= n2tmux16:n2tmux16_g.out
out[14] <= n2tmux16:n2tmux16_g.out
out[15] <= n2tmux16:n2tmux16_g.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_g|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h
in[0] => in[0].IN8
in[1] => in[1].IN8
in[2] => in[2].IN8
in[3] => in[3].IN8
in[4] => in[4].IN8
in[5] => in[5].IN8
in[6] => in[6].IN8
in[7] => in[7].IN8
in[8] => in[8].IN8
in[9] => in[9].IN8
in[10] => in[10].IN8
in[11] => in[11].IN8
in[12] => in[12].IN8
in[13] => in[13].IN8
in[14] => in[14].IN8
in[15] => in[15].IN8
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
clk => clk.IN8
load => load.IN1
out[0] <= n8WayMux16:n8WayMux16_a.out
out[1] <= n8WayMux16:n8WayMux16_a.out
out[2] <= n8WayMux16:n8WayMux16_a.out
out[3] <= n8WayMux16:n8WayMux16_a.out
out[4] <= n8WayMux16:n8WayMux16_a.out
out[5] <= n8WayMux16:n8WayMux16_a.out
out[6] <= n8WayMux16:n8WayMux16_a.out
out[7] <= n8WayMux16:n8WayMux16_a.out
out[8] <= n8WayMux16:n8WayMux16_a.out
out[9] <= n8WayMux16:n8WayMux16_a.out
out[10] <= n8WayMux16:n8WayMux16_a.out
out[11] <= n8WayMux16:n8WayMux16_a.out
out[12] <= n8WayMux16:n8WayMux16_a.out
out[13] <= n8WayMux16:n8WayMux16_a.out
out[14] <= n8WayMux16:n8WayMux16_a.out
out[15] <= n8WayMux16:n8WayMux16_a.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a
in => in.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN1
a <= dmux_4_way:dmux_low_nibble.port2
b <= dmux_4_way:dmux_low_nibble.port3
c <= dmux_4_way:dmux_low_nibble.port4
d <= dmux_4_way:dmux_low_nibble.port5
e <= dmux_4_way:dmux_high_nibble.port2
f <= dmux_4_way:dmux_high_nibble.port3
g <= dmux_4_way:dmux_high_nibble.port4
h <= dmux_4_way:dmux_high_nibble.port5


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a|dmux:split
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_low_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble
in => in.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN2
a <= dmux:dmux_ab.port2
b <= dmux:dmux_cd.port2
c <= dmux:dmux_ab.port3
d <= dmux:dmux_cd.port3


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_step1
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_ab
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|dmux_8_way:dmux_8_way_a|dmux_4_way:dmux_high_nibble|dmux:dmux_cd
in => b.IN0
in => a.IN0
select => b.IN1
select => a.IN1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_a|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_b|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_c|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_d|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_e|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_f|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_g|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => load.IN1
out[0] <= mmm[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mmm[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mmm[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mmm[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mmm[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mmm[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mmm[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mmm[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mmm[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mmm[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mmm[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mmm[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mmm[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mmm[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mmm[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mmm[15].DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|register:register_h|n2tmux16:n2tmux_instance_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out[0] <= n2tmux16:n2tmux16_g.out
out[1] <= n2tmux16:n2tmux16_g.out
out[2] <= n2tmux16:n2tmux16_g.out
out[3] <= n2tmux16:n2tmux16_g.out
out[4] <= n2tmux16:n2tmux16_g.out
out[5] <= n2tmux16:n2tmux16_g.out
out[6] <= n2tmux16:n2tmux16_g.out
out[7] <= n2tmux16:n2tmux16_g.out
out[8] <= n2tmux16:n2tmux16_g.out
out[9] <= n2tmux16:n2tmux16_g.out
out[10] <= n2tmux16:n2tmux16_g.out
out[11] <= n2tmux16:n2tmux16_g.out
out[12] <= n2tmux16:n2tmux16_g.out
out[13] <= n2tmux16:n2tmux16_g.out
out[14] <= n2tmux16:n2tmux16_g.out
out[15] <= n2tmux16:n2tmux16_g.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|bram_ram_8:bram_ram_8_h|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out[0] <= n2tmux16:n2tmux16_g.out
out[1] <= n2tmux16:n2tmux16_g.out
out[2] <= n2tmux16:n2tmux16_g.out
out[3] <= n2tmux16:n2tmux16_g.out
out[4] <= n2tmux16:n2tmux16_g.out
out[5] <= n2tmux16:n2tmux16_g.out
out[6] <= n2tmux16:n2tmux16_g.out
out[7] <= n2tmux16:n2tmux16_g.out
out[8] <= n2tmux16:n2tmux16_g.out
out[9] <= n2tmux16:n2tmux16_g.out
out[10] <= n2tmux16:n2tmux16_g.out
out[11] <= n2tmux16:n2tmux16_g.out
out[12] <= n2tmux16:n2tmux16_g.out
out[13] <= n2tmux16:n2tmux16_g.out
out[14] <= n2tmux16:n2tmux16_g.out
out[15] <= n2tmux16:n2tmux16_g.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_a|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_b|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_c|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_d|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_e|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_f|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux16_a.out
out[1] <= n2tmux:mux16_b.out
out[2] <= n2tmux:mux16_c.out
out[3] <= n2tmux:mux16_d.out
out[4] <= n2tmux:mux16_e.out
out[5] <= n2tmux:mux16_f.out
out[6] <= n2tmux:mux16_g.out
out[7] <= n2tmux:mux16_h.out
out[8] <= n2tmux:mux16_i.out
out[9] <= n2tmux:mux16_j.out
out[10] <= n2tmux:mux16_k.out
out[11] <= n2tmux:mux16_l.out
out[12] <= n2tmux:mux16_m.out
out[13] <= n2tmux:mux16_n.out
out[14] <= n2tmux:mux16_o.out
out[15] <= n2tmux:mux16_p.out


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|bram_ram_64:bram_ram_64_a|n8WayMux16:n8WayMux16_a|n2tmux16:n2tmux16_g|n2tmux:mux16_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


