
VFD_Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ae4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f50  08007c84  08007c84  00017c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bd4  08008bd4  00020188  2**0
                  CONTENTS
  4 .ARM          00000008  08008bd4  08008bd4  00018bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bdc  08008bdc  00020188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bdc  08008bdc  00018bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008be0  08008be0  00018be0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000188  20000000  08008be4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001618  20000188  08008d6c  00020188  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200017a0  08008d6c  000217a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f8b  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025f4  00000000  00000000  00032143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  00034738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc8  00000000  00000000  000357e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000180ae  00000000  00000000  000367b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012553  00000000  00000000  0004e85e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000911c6  00000000  00000000  00060db1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f1f77  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057c0  00000000  00000000  000f1fc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000188 	.word	0x20000188
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007c6c 	.word	0x08007c6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000018c 	.word	0x2000018c
 80001dc:	08007c6c 	.word	0x08007c6c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_ldivmod>:
 80002b0:	b97b      	cbnz	r3, 80002d2 <__aeabi_ldivmod+0x22>
 80002b2:	b972      	cbnz	r2, 80002d2 <__aeabi_ldivmod+0x22>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bfbe      	ittt	lt
 80002b8:	2000      	movlt	r0, #0
 80002ba:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80002be:	e006      	blt.n	80002ce <__aeabi_ldivmod+0x1e>
 80002c0:	bf08      	it	eq
 80002c2:	2800      	cmpeq	r0, #0
 80002c4:	bf1c      	itt	ne
 80002c6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002ca:	f04f 30ff 	movne.w	r0, #4294967295
 80002ce:	f000 b9bf 	b.w	8000650 <__aeabi_idiv0>
 80002d2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002da:	2900      	cmp	r1, #0
 80002dc:	db09      	blt.n	80002f2 <__aeabi_ldivmod+0x42>
 80002de:	2b00      	cmp	r3, #0
 80002e0:	db1a      	blt.n	8000318 <__aeabi_ldivmod+0x68>
 80002e2:	f000 f84d 	bl	8000380 <__udivmoddi4>
 80002e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ee:	b004      	add	sp, #16
 80002f0:	4770      	bx	lr
 80002f2:	4240      	negs	r0, r0
 80002f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	db1b      	blt.n	8000334 <__aeabi_ldivmod+0x84>
 80002fc:	f000 f840 	bl	8000380 <__udivmoddi4>
 8000300:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000304:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000308:	b004      	add	sp, #16
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	4252      	negs	r2, r2
 8000312:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000316:	4770      	bx	lr
 8000318:	4252      	negs	r2, r2
 800031a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031e:	f000 f82f 	bl	8000380 <__udivmoddi4>
 8000322:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000326:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800032a:	b004      	add	sp, #16
 800032c:	4240      	negs	r0, r0
 800032e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000332:	4770      	bx	lr
 8000334:	4252      	negs	r2, r2
 8000336:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033a:	f000 f821 	bl	8000380 <__udivmoddi4>
 800033e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000342:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000346:	b004      	add	sp, #16
 8000348:	4252      	negs	r2, r2
 800034a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800034e:	4770      	bx	lr

08000350 <__aeabi_uldivmod>:
 8000350:	b953      	cbnz	r3, 8000368 <__aeabi_uldivmod+0x18>
 8000352:	b94a      	cbnz	r2, 8000368 <__aeabi_uldivmod+0x18>
 8000354:	2900      	cmp	r1, #0
 8000356:	bf08      	it	eq
 8000358:	2800      	cmpeq	r0, #0
 800035a:	bf1c      	itt	ne
 800035c:	f04f 31ff 	movne.w	r1, #4294967295
 8000360:	f04f 30ff 	movne.w	r0, #4294967295
 8000364:	f000 b974 	b.w	8000650 <__aeabi_idiv0>
 8000368:	f1ad 0c08 	sub.w	ip, sp, #8
 800036c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000370:	f000 f806 	bl	8000380 <__udivmoddi4>
 8000374:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr

08000380 <__udivmoddi4>:
 8000380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000384:	9d08      	ldr	r5, [sp, #32]
 8000386:	4604      	mov	r4, r0
 8000388:	468e      	mov	lr, r1
 800038a:	2b00      	cmp	r3, #0
 800038c:	d14d      	bne.n	800042a <__udivmoddi4+0xaa>
 800038e:	428a      	cmp	r2, r1
 8000390:	4694      	mov	ip, r2
 8000392:	d969      	bls.n	8000468 <__udivmoddi4+0xe8>
 8000394:	fab2 f282 	clz	r2, r2
 8000398:	b152      	cbz	r2, 80003b0 <__udivmoddi4+0x30>
 800039a:	fa01 f302 	lsl.w	r3, r1, r2
 800039e:	f1c2 0120 	rsb	r1, r2, #32
 80003a2:	fa20 f101 	lsr.w	r1, r0, r1
 80003a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003aa:	ea41 0e03 	orr.w	lr, r1, r3
 80003ae:	4094      	lsls	r4, r2
 80003b0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003b4:	0c21      	lsrs	r1, r4, #16
 80003b6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ba:	fa1f f78c 	uxth.w	r7, ip
 80003be:	fb08 e316 	mls	r3, r8, r6, lr
 80003c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003c6:	fb06 f107 	mul.w	r1, r6, r7
 80003ca:	4299      	cmp	r1, r3
 80003cc:	d90a      	bls.n	80003e4 <__udivmoddi4+0x64>
 80003ce:	eb1c 0303 	adds.w	r3, ip, r3
 80003d2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003d6:	f080 811f 	bcs.w	8000618 <__udivmoddi4+0x298>
 80003da:	4299      	cmp	r1, r3
 80003dc:	f240 811c 	bls.w	8000618 <__udivmoddi4+0x298>
 80003e0:	3e02      	subs	r6, #2
 80003e2:	4463      	add	r3, ip
 80003e4:	1a5b      	subs	r3, r3, r1
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ec:	fb08 3310 	mls	r3, r8, r0, r3
 80003f0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003f4:	fb00 f707 	mul.w	r7, r0, r7
 80003f8:	42a7      	cmp	r7, r4
 80003fa:	d90a      	bls.n	8000412 <__udivmoddi4+0x92>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 33ff 	add.w	r3, r0, #4294967295
 8000404:	f080 810a 	bcs.w	800061c <__udivmoddi4+0x29c>
 8000408:	42a7      	cmp	r7, r4
 800040a:	f240 8107 	bls.w	800061c <__udivmoddi4+0x29c>
 800040e:	4464      	add	r4, ip
 8000410:	3802      	subs	r0, #2
 8000412:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000416:	1be4      	subs	r4, r4, r7
 8000418:	2600      	movs	r6, #0
 800041a:	b11d      	cbz	r5, 8000424 <__udivmoddi4+0xa4>
 800041c:	40d4      	lsrs	r4, r2
 800041e:	2300      	movs	r3, #0
 8000420:	e9c5 4300 	strd	r4, r3, [r5]
 8000424:	4631      	mov	r1, r6
 8000426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042a:	428b      	cmp	r3, r1
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0xc2>
 800042e:	2d00      	cmp	r5, #0
 8000430:	f000 80ef 	beq.w	8000612 <__udivmoddi4+0x292>
 8000434:	2600      	movs	r6, #0
 8000436:	e9c5 0100 	strd	r0, r1, [r5]
 800043a:	4630      	mov	r0, r6
 800043c:	4631      	mov	r1, r6
 800043e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000442:	fab3 f683 	clz	r6, r3
 8000446:	2e00      	cmp	r6, #0
 8000448:	d14a      	bne.n	80004e0 <__udivmoddi4+0x160>
 800044a:	428b      	cmp	r3, r1
 800044c:	d302      	bcc.n	8000454 <__udivmoddi4+0xd4>
 800044e:	4282      	cmp	r2, r0
 8000450:	f200 80f9 	bhi.w	8000646 <__udivmoddi4+0x2c6>
 8000454:	1a84      	subs	r4, r0, r2
 8000456:	eb61 0303 	sbc.w	r3, r1, r3
 800045a:	2001      	movs	r0, #1
 800045c:	469e      	mov	lr, r3
 800045e:	2d00      	cmp	r5, #0
 8000460:	d0e0      	beq.n	8000424 <__udivmoddi4+0xa4>
 8000462:	e9c5 4e00 	strd	r4, lr, [r5]
 8000466:	e7dd      	b.n	8000424 <__udivmoddi4+0xa4>
 8000468:	b902      	cbnz	r2, 800046c <__udivmoddi4+0xec>
 800046a:	deff      	udf	#255	; 0xff
 800046c:	fab2 f282 	clz	r2, r2
 8000470:	2a00      	cmp	r2, #0
 8000472:	f040 8092 	bne.w	800059a <__udivmoddi4+0x21a>
 8000476:	eba1 010c 	sub.w	r1, r1, ip
 800047a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800047e:	fa1f fe8c 	uxth.w	lr, ip
 8000482:	2601      	movs	r6, #1
 8000484:	0c20      	lsrs	r0, r4, #16
 8000486:	fbb1 f3f7 	udiv	r3, r1, r7
 800048a:	fb07 1113 	mls	r1, r7, r3, r1
 800048e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000492:	fb0e f003 	mul.w	r0, lr, r3
 8000496:	4288      	cmp	r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x12c>
 800049a:	eb1c 0101 	adds.w	r1, ip, r1
 800049e:	f103 38ff 	add.w	r8, r3, #4294967295
 80004a2:	d202      	bcs.n	80004aa <__udivmoddi4+0x12a>
 80004a4:	4288      	cmp	r0, r1
 80004a6:	f200 80cb 	bhi.w	8000640 <__udivmoddi4+0x2c0>
 80004aa:	4643      	mov	r3, r8
 80004ac:	1a09      	subs	r1, r1, r0
 80004ae:	b2a4      	uxth	r4, r4
 80004b0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004b4:	fb07 1110 	mls	r1, r7, r0, r1
 80004b8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004bc:	fb0e fe00 	mul.w	lr, lr, r0
 80004c0:	45a6      	cmp	lr, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x156>
 80004c4:	eb1c 0404 	adds.w	r4, ip, r4
 80004c8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004cc:	d202      	bcs.n	80004d4 <__udivmoddi4+0x154>
 80004ce:	45a6      	cmp	lr, r4
 80004d0:	f200 80bb 	bhi.w	800064a <__udivmoddi4+0x2ca>
 80004d4:	4608      	mov	r0, r1
 80004d6:	eba4 040e 	sub.w	r4, r4, lr
 80004da:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x9a>
 80004e0:	f1c6 0720 	rsb	r7, r6, #32
 80004e4:	40b3      	lsls	r3, r6
 80004e6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ea:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ee:	fa20 f407 	lsr.w	r4, r0, r7
 80004f2:	fa01 f306 	lsl.w	r3, r1, r6
 80004f6:	431c      	orrs	r4, r3
 80004f8:	40f9      	lsrs	r1, r7
 80004fa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004fe:	fa00 f306 	lsl.w	r3, r0, r6
 8000502:	fbb1 f8f9 	udiv	r8, r1, r9
 8000506:	0c20      	lsrs	r0, r4, #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fb09 1118 	mls	r1, r9, r8, r1
 8000510:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000514:	fb08 f00e 	mul.w	r0, r8, lr
 8000518:	4288      	cmp	r0, r1
 800051a:	fa02 f206 	lsl.w	r2, r2, r6
 800051e:	d90b      	bls.n	8000538 <__udivmoddi4+0x1b8>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f108 3aff 	add.w	sl, r8, #4294967295
 8000528:	f080 8088 	bcs.w	800063c <__udivmoddi4+0x2bc>
 800052c:	4288      	cmp	r0, r1
 800052e:	f240 8085 	bls.w	800063c <__udivmoddi4+0x2bc>
 8000532:	f1a8 0802 	sub.w	r8, r8, #2
 8000536:	4461      	add	r1, ip
 8000538:	1a09      	subs	r1, r1, r0
 800053a:	b2a4      	uxth	r4, r4
 800053c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000540:	fb09 1110 	mls	r1, r9, r0, r1
 8000544:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000548:	fb00 fe0e 	mul.w	lr, r0, lr
 800054c:	458e      	cmp	lr, r1
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x1e2>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f100 34ff 	add.w	r4, r0, #4294967295
 8000558:	d26c      	bcs.n	8000634 <__udivmoddi4+0x2b4>
 800055a:	458e      	cmp	lr, r1
 800055c:	d96a      	bls.n	8000634 <__udivmoddi4+0x2b4>
 800055e:	3802      	subs	r0, #2
 8000560:	4461      	add	r1, ip
 8000562:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000566:	fba0 9402 	umull	r9, r4, r0, r2
 800056a:	eba1 010e 	sub.w	r1, r1, lr
 800056e:	42a1      	cmp	r1, r4
 8000570:	46c8      	mov	r8, r9
 8000572:	46a6      	mov	lr, r4
 8000574:	d356      	bcc.n	8000624 <__udivmoddi4+0x2a4>
 8000576:	d053      	beq.n	8000620 <__udivmoddi4+0x2a0>
 8000578:	b15d      	cbz	r5, 8000592 <__udivmoddi4+0x212>
 800057a:	ebb3 0208 	subs.w	r2, r3, r8
 800057e:	eb61 010e 	sbc.w	r1, r1, lr
 8000582:	fa01 f707 	lsl.w	r7, r1, r7
 8000586:	fa22 f306 	lsr.w	r3, r2, r6
 800058a:	40f1      	lsrs	r1, r6
 800058c:	431f      	orrs	r7, r3
 800058e:	e9c5 7100 	strd	r7, r1, [r5]
 8000592:	2600      	movs	r6, #0
 8000594:	4631      	mov	r1, r6
 8000596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	40d8      	lsrs	r0, r3
 80005a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005a4:	fa21 f303 	lsr.w	r3, r1, r3
 80005a8:	4091      	lsls	r1, r2
 80005aa:	4301      	orrs	r1, r0
 80005ac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005b0:	fa1f fe8c 	uxth.w	lr, ip
 80005b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005b8:	fb07 3610 	mls	r6, r7, r0, r3
 80005bc:	0c0b      	lsrs	r3, r1, #16
 80005be:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005c2:	fb00 f60e 	mul.w	r6, r0, lr
 80005c6:	429e      	cmp	r6, r3
 80005c8:	fa04 f402 	lsl.w	r4, r4, r2
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x260>
 80005ce:	eb1c 0303 	adds.w	r3, ip, r3
 80005d2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005d6:	d22f      	bcs.n	8000638 <__udivmoddi4+0x2b8>
 80005d8:	429e      	cmp	r6, r3
 80005da:	d92d      	bls.n	8000638 <__udivmoddi4+0x2b8>
 80005dc:	3802      	subs	r0, #2
 80005de:	4463      	add	r3, ip
 80005e0:	1b9b      	subs	r3, r3, r6
 80005e2:	b289      	uxth	r1, r1
 80005e4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005e8:	fb07 3316 	mls	r3, r7, r6, r3
 80005ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005f0:	fb06 f30e 	mul.w	r3, r6, lr
 80005f4:	428b      	cmp	r3, r1
 80005f6:	d908      	bls.n	800060a <__udivmoddi4+0x28a>
 80005f8:	eb1c 0101 	adds.w	r1, ip, r1
 80005fc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000600:	d216      	bcs.n	8000630 <__udivmoddi4+0x2b0>
 8000602:	428b      	cmp	r3, r1
 8000604:	d914      	bls.n	8000630 <__udivmoddi4+0x2b0>
 8000606:	3e02      	subs	r6, #2
 8000608:	4461      	add	r1, ip
 800060a:	1ac9      	subs	r1, r1, r3
 800060c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000610:	e738      	b.n	8000484 <__udivmoddi4+0x104>
 8000612:	462e      	mov	r6, r5
 8000614:	4628      	mov	r0, r5
 8000616:	e705      	b.n	8000424 <__udivmoddi4+0xa4>
 8000618:	4606      	mov	r6, r0
 800061a:	e6e3      	b.n	80003e4 <__udivmoddi4+0x64>
 800061c:	4618      	mov	r0, r3
 800061e:	e6f8      	b.n	8000412 <__udivmoddi4+0x92>
 8000620:	454b      	cmp	r3, r9
 8000622:	d2a9      	bcs.n	8000578 <__udivmoddi4+0x1f8>
 8000624:	ebb9 0802 	subs.w	r8, r9, r2
 8000628:	eb64 0e0c 	sbc.w	lr, r4, ip
 800062c:	3801      	subs	r0, #1
 800062e:	e7a3      	b.n	8000578 <__udivmoddi4+0x1f8>
 8000630:	4646      	mov	r6, r8
 8000632:	e7ea      	b.n	800060a <__udivmoddi4+0x28a>
 8000634:	4620      	mov	r0, r4
 8000636:	e794      	b.n	8000562 <__udivmoddi4+0x1e2>
 8000638:	4640      	mov	r0, r8
 800063a:	e7d1      	b.n	80005e0 <__udivmoddi4+0x260>
 800063c:	46d0      	mov	r8, sl
 800063e:	e77b      	b.n	8000538 <__udivmoddi4+0x1b8>
 8000640:	3b02      	subs	r3, #2
 8000642:	4461      	add	r1, ip
 8000644:	e732      	b.n	80004ac <__udivmoddi4+0x12c>
 8000646:	4630      	mov	r0, r6
 8000648:	e709      	b.n	800045e <__udivmoddi4+0xde>
 800064a:	4464      	add	r4, ip
 800064c:	3802      	subs	r0, #2
 800064e:	e742      	b.n	80004d6 <__udivmoddi4+0x156>

08000650 <__aeabi_idiv0>:
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop

08000654 <Wifi_SendRaw>:
#include <time.h>

Wifi_t Wifi;

uint8_t Wifi_SendRaw(uint8_t *data,uint16_t len)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
 800065c:	460b      	mov	r3, r1
 800065e:	807b      	strh	r3, [r7, #2]
	if(len <= _WIFI_TX_SIZE)
 8000660:	887b      	ldrh	r3, [r7, #2]
 8000662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000666:	d813      	bhi.n	8000690 <Wifi_SendRaw+0x3c>
	{
		// Send the information in data through the UART of the ESP8266
		memcpy(Wifi.TxBuffer,data,len);
 8000668:	887b      	ldrh	r3, [r7, #2]
 800066a:	461a      	mov	r2, r3
 800066c:	6879      	ldr	r1, [r7, #4]
 800066e:	480b      	ldr	r0, [pc, #44]	; (800069c <Wifi_SendRaw+0x48>)
 8000670:	f005 f8f0 	bl	8005854 <memcpy>
		if(HAL_UART_Transmit(&_WIFI_USART,data,len,900) == HAL_OK)
 8000674:	887a      	ldrh	r2, [r7, #2]
 8000676:	f44f 7361 	mov.w	r3, #900	; 0x384
 800067a:	6879      	ldr	r1, [r7, #4]
 800067c:	4808      	ldr	r0, [pc, #32]	; (80006a0 <Wifi_SendRaw+0x4c>)
 800067e:	f003 ff72 	bl	8004566 <HAL_UART_Transmit>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d101      	bne.n	800068c <Wifi_SendRaw+0x38>
			return 0x01;
 8000688:	2301      	movs	r3, #1
 800068a:	e002      	b.n	8000692 <Wifi_SendRaw+0x3e>
		else
			return 0x00;
 800068c:	2300      	movs	r3, #0
 800068e:	e000      	b.n	8000692 <Wifi_SendRaw+0x3e>
	}
	else
		return 0x00;
 8000690:	2300      	movs	r3, #0
}
 8000692:	4618      	mov	r0, r3
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	200003a5 	.word	0x200003a5
 80006a0:	20001700 	.word	0x20001700

080006a4 <Wifi_SendString>:

uint8_t Wifi_SendString(char *data)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	return Wifi_SendRaw((uint8_t*)data,strlen(data));
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff fd97 	bl	80001e0 <strlen>
 80006b2:	4603      	mov	r3, r0
 80006b4:	b29b      	uxth	r3, r3
 80006b6:	4619      	mov	r1, r3
 80006b8:	6878      	ldr	r0, [r7, #4]
 80006ba:	f7ff ffcb 	bl	8000654 <Wifi_SendRaw>
 80006be:	4603      	mov	r3, r0
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <Wifi_WaitForString>:
	HAL_Delay(DelayUs);
	return 0x01;
}

uint8_t Wifi_WaitForString(uint32_t TimeOut_ms,uint8_t *result,uint8_t CountOfParameter,...)
{
 80006c8:	b40c      	push	{r2, r3}
 80006ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80006ce:	b089      	sub	sp, #36	; 0x24
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
 80006d6:	466b      	mov	r3, sp
 80006d8:	461e      	mov	r6, r3
	 *
	 * If the ESP8266 return a AT+OK after the last command, the function is going to
	 * return a 0x01 value and the result number would be 1.
	 */

	if(result == NULL)
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d101      	bne.n	80006e4 <Wifi_WaitForString+0x1c>
		return 0x00;
 80006e0:	2300      	movs	r3, #0
 80006e2:	e074      	b.n	80007ce <Wifi_WaitForString+0x106>
	if(CountOfParameter == 0)
 80006e4:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d101      	bne.n	80006f0 <Wifi_WaitForString+0x28>
		return 0x00;
 80006ec:	2300      	movs	r3, #0
 80006ee:	e06e      	b.n	80007ce <Wifi_WaitForString+0x106>

	*result=0;
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	2200      	movs	r2, #0
 80006f4:	701a      	strb	r2, [r3, #0]

	va_list tag;
		va_start (tag,CountOfParameter);
 80006f6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80006fa:	60bb      	str	r3, [r7, #8]
		char *arg[CountOfParameter];
 80006fc:	f897 1040 	ldrb.w	r1, [r7, #64]	; 0x40
 8000700:	460b      	mov	r3, r1
 8000702:	3b01      	subs	r3, #1
 8000704:	613b      	str	r3, [r7, #16]
 8000706:	b2cb      	uxtb	r3, r1
 8000708:	2200      	movs	r2, #0
 800070a:	4698      	mov	r8, r3
 800070c:	4691      	mov	r9, r2
 800070e:	f04f 0200 	mov.w	r2, #0
 8000712:	f04f 0300 	mov.w	r3, #0
 8000716:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800071a:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800071e:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8000722:	b2cb      	uxtb	r3, r1
 8000724:	2200      	movs	r2, #0
 8000726:	461c      	mov	r4, r3
 8000728:	4615      	mov	r5, r2
 800072a:	f04f 0200 	mov.w	r2, #0
 800072e:	f04f 0300 	mov.w	r3, #0
 8000732:	016b      	lsls	r3, r5, #5
 8000734:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000738:	0162      	lsls	r2, r4, #5
 800073a:	460b      	mov	r3, r1
 800073c:	009b      	lsls	r3, r3, #2
 800073e:	3307      	adds	r3, #7
 8000740:	08db      	lsrs	r3, r3, #3
 8000742:	00db      	lsls	r3, r3, #3
 8000744:	ebad 0d03 	sub.w	sp, sp, r3
 8000748:	466b      	mov	r3, sp
 800074a:	3303      	adds	r3, #3
 800074c:	089b      	lsrs	r3, r3, #2
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	60fb      	str	r3, [r7, #12]
		for(uint8_t i=0; i<CountOfParameter ; i++)
 8000752:	2300      	movs	r3, #0
 8000754:	75fb      	strb	r3, [r7, #23]
 8000756:	e00a      	b.n	800076e <Wifi_WaitForString+0xa6>
			arg[i] = va_arg (tag, char *);
 8000758:	7dfa      	ldrb	r2, [r7, #23]
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	1d19      	adds	r1, r3, #4
 800075e:	60b9      	str	r1, [r7, #8]
 8000760:	6819      	ldr	r1, [r3, #0]
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for(uint8_t i=0; i<CountOfParameter ; i++)
 8000768:	7dfb      	ldrb	r3, [r7, #23]
 800076a:	3301      	adds	r3, #1
 800076c:	75fb      	strb	r3, [r7, #23]
 800076e:	7dfa      	ldrb	r2, [r7, #23]
 8000770:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8000774:	429a      	cmp	r2, r3
 8000776:	d3ef      	bcc.n	8000758 <Wifi_WaitForString+0x90>
	va_end (tag);

	for(uint32_t t=0 ; t<TimeOut_ms ; t+=20)
 8000778:	2300      	movs	r3, #0
 800077a:	61bb      	str	r3, [r7, #24]
 800077c:	e022      	b.n	80007c4 <Wifi_WaitForString+0xfc>
	{
		HAL_Delay(20);
 800077e:	2014      	movs	r0, #20
 8000780:	f001 fe9a 	bl	80024b8 <HAL_Delay>
		for(uint8_t	mx=0 ; mx<CountOfParameter ; mx++)
 8000784:	2300      	movs	r3, #0
 8000786:	77fb      	strb	r3, [r7, #31]
 8000788:	e014      	b.n	80007b4 <Wifi_WaitForString+0xec>
		{
			if(strstr((char*)Wifi.RxBuffer,arg[mx])!=NULL)
 800078a:	7ffa      	ldrb	r2, [r7, #31]
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000792:	4619      	mov	r1, r3
 8000794:	4812      	ldr	r0, [pc, #72]	; (80007e0 <Wifi_WaitForString+0x118>)
 8000796:	f005 f9fc 	bl	8005b92 <strstr>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d006      	beq.n	80007ae <Wifi_WaitForString+0xe6>
			{
				*result = mx+1;
 80007a0:	7ffb      	ldrb	r3, [r7, #31]
 80007a2:	3301      	adds	r3, #1
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	701a      	strb	r2, [r3, #0]
				return 0x01;
 80007aa:	2301      	movs	r3, #1
 80007ac:	e00f      	b.n	80007ce <Wifi_WaitForString+0x106>
		for(uint8_t	mx=0 ; mx<CountOfParameter ; mx++)
 80007ae:	7ffb      	ldrb	r3, [r7, #31]
 80007b0:	3301      	adds	r3, #1
 80007b2:	77fb      	strb	r3, [r7, #31]
 80007b4:	7ffa      	ldrb	r2, [r7, #31]
 80007b6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d3e5      	bcc.n	800078a <Wifi_WaitForString+0xc2>
	for(uint32_t t=0 ; t<TimeOut_ms ; t+=20)
 80007be:	69bb      	ldr	r3, [r7, #24]
 80007c0:	3314      	adds	r3, #20
 80007c2:	61bb      	str	r3, [r7, #24]
 80007c4:	69ba      	ldr	r2, [r7, #24]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d3d8      	bcc.n	800077e <Wifi_WaitForString+0xb6>
			}
		}
	}
	// timeout
	return 0x00;
 80007cc:	2300      	movs	r3, #0
 80007ce:	46b5      	mov	sp, r6

}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3724      	adds	r7, #36	; 0x24
 80007d4:	46bd      	mov	sp, r7
 80007d6:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80007da:	b002      	add	sp, #8
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	200001a5 	.word	0x200001a5

080007e4 <Get_UNIX_Seconds>:

uint8_t Get_UNIX_Seconds(time_t *result)
{
 80007e4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80007e8:	b086      	sub	sp, #24
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	6078      	str	r0, [r7, #4]
	uint64_t ntp_time = 0;
 80007ee:	f04f 0000 	mov.w	r0, #0
 80007f2:	f04f 0100 	mov.w	r1, #0
 80007f6:	e9c7 0104 	strd	r0, r1, [r7, #16]
	for(uint8_t i = 0; i < 8; i++)
 80007fa:	2100      	movs	r1, #0
 80007fc:	73f9      	strb	r1, [r7, #15]
 80007fe:	e025      	b.n	800084c <Get_UNIX_Seconds+0x68>
		ntp_time |= (uint64_t)Wifi.RxBuffer[i+78] << (8*(7-i));
 8000800:	7bf9      	ldrb	r1, [r7, #15]
 8000802:	314e      	adds	r1, #78	; 0x4e
 8000804:	4823      	ldr	r0, [pc, #140]	; (8000894 <Get_UNIX_Seconds+0xb0>)
 8000806:	4401      	add	r1, r0
 8000808:	7849      	ldrb	r1, [r1, #1]
 800080a:	b2c9      	uxtb	r1, r1
 800080c:	2000      	movs	r0, #0
 800080e:	460c      	mov	r4, r1
 8000810:	4605      	mov	r5, r0
 8000812:	7bf9      	ldrb	r1, [r7, #15]
 8000814:	f1c1 0107 	rsb	r1, r1, #7
 8000818:	00c9      	lsls	r1, r1, #3
 800081a:	f1a1 0620 	sub.w	r6, r1, #32
 800081e:	f1c1 0020 	rsb	r0, r1, #32
 8000822:	fa05 f301 	lsl.w	r3, r5, r1
 8000826:	fa04 f606 	lsl.w	r6, r4, r6
 800082a:	4333      	orrs	r3, r6
 800082c:	fa24 f000 	lsr.w	r0, r4, r0
 8000830:	4303      	orrs	r3, r0
 8000832:	fa04 f201 	lsl.w	r2, r4, r1
 8000836:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800083a:	ea40 0802 	orr.w	r8, r0, r2
 800083e:	ea41 0903 	orr.w	r9, r1, r3
 8000842:	e9c7 8904 	strd	r8, r9, [r7, #16]
	for(uint8_t i = 0; i < 8; i++)
 8000846:	7bf9      	ldrb	r1, [r7, #15]
 8000848:	3101      	adds	r1, #1
 800084a:	73f9      	strb	r1, [r7, #15]
 800084c:	7bf9      	ldrb	r1, [r7, #15]
 800084e:	2907      	cmp	r1, #7
 8000850:	d9d6      	bls.n	8000800 <Get_UNIX_Seconds+0x1c>

	if(ntp_time < 2208988800UL)
 8000852:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000856:	4910      	ldr	r1, [pc, #64]	; (8000898 <Get_UNIX_Seconds+0xb4>)
 8000858:	428a      	cmp	r2, r1
 800085a:	f173 0300 	sbcs.w	r3, r3, #0
 800085e:	d201      	bcs.n	8000864 <Get_UNIX_Seconds+0x80>
		return 0x00;
 8000860:	2300      	movs	r3, #0
 8000862:	e010      	b.n	8000886 <Get_UNIX_Seconds+0xa2>

	*result = (time_t)((uint32_t)(ntp_time >> 32) - 2208978000UL);
 8000864:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000868:	f04f 0200 	mov.w	r2, #0
 800086c:	f04f 0300 	mov.w	r3, #0
 8000870:	000a      	movs	r2, r1
 8000872:	2300      	movs	r3, #0
 8000874:	4b09      	ldr	r3, [pc, #36]	; (800089c <Get_UNIX_Seconds+0xb8>)
 8000876:	4413      	add	r3, r2
 8000878:	2200      	movs	r2, #0
 800087a:	469a      	mov	sl, r3
 800087c:	4693      	mov	fp, r2
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	e9c3 ab00 	strd	sl, fp, [r3]
	return 0x01;
 8000884:	2301      	movs	r3, #1
}
 8000886:	4618      	mov	r0, r3
 8000888:	3718      	adds	r7, #24
 800088a:	46bd      	mov	sp, r7
 800088c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	200001a4 	.word	0x200001a4
 8000898:	83aa7e80 	.word	0x83aa7e80
 800089c:	7c55abb0 	.word	0x7c55abb0

080008a0 <Wifi_RxClear>:
  }
  *dst = '\0';
}

void Wifi_RxClear(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
	memset(Wifi.RxBuffer,0,_WIFI_RX_SIZE);
 80008a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008a8:	2100      	movs	r1, #0
 80008aa:	4807      	ldr	r0, [pc, #28]	; (80008c8 <Wifi_RxClear+0x28>)
 80008ac:	f004 ffe0 	bl	8005870 <memset>
	Wifi.RxIndex=0;
 80008b0:	4b06      	ldr	r3, [pc, #24]	; (80008cc <Wifi_RxClear+0x2c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	f8a3 2302 	strh.w	r2, [r3, #770]	; 0x302
	HAL_UART_Receive_IT(&_WIFI_USART,&Wifi.usartBuff,1);
 80008b8:	2201      	movs	r2, #1
 80008ba:	4904      	ldr	r1, [pc, #16]	; (80008cc <Wifi_RxClear+0x2c>)
 80008bc:	4804      	ldr	r0, [pc, #16]	; (80008d0 <Wifi_RxClear+0x30>)
 80008be:	f003 fee4 	bl	800468a <HAL_UART_Receive_IT>
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	200001a5 	.word	0x200001a5
 80008cc:	200001a4 	.word	0x200001a4
 80008d0:	20001700 	.word	0x20001700

080008d4 <Wifi_TxClear>:

void Wifi_TxClear(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	memset(Wifi.TxBuffer,0,_WIFI_TX_SIZE);
 80008d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008dc:	2100      	movs	r1, #0
 80008de:	4802      	ldr	r0, [pc, #8]	; (80008e8 <Wifi_TxClear+0x14>)
 80008e0:	f004 ffc6 	bl	8005870 <memset>
}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	200003a5 	.word	0x200003a5

080008ec <Wifi_RxCallBack>:

void Wifi_RxCallBack(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
	Wifi.RxBuffer[Wifi.RxIndex] = Wifi.usartBuff;
 80008f0:	4b0e      	ldr	r3, [pc, #56]	; (800092c <Wifi_RxCallBack+0x40>)
 80008f2:	f8b3 3302 	ldrh.w	r3, [r3, #770]	; 0x302
 80008f6:	4619      	mov	r1, r3
 80008f8:	4b0c      	ldr	r3, [pc, #48]	; (800092c <Wifi_RxCallBack+0x40>)
 80008fa:	781a      	ldrb	r2, [r3, #0]
 80008fc:	4b0b      	ldr	r3, [pc, #44]	; (800092c <Wifi_RxCallBack+0x40>)
 80008fe:	440b      	add	r3, r1
 8000900:	705a      	strb	r2, [r3, #1]
	if(Wifi.RxIndex < _WIFI_RX_SIZE)
 8000902:	4b0a      	ldr	r3, [pc, #40]	; (800092c <Wifi_RxCallBack+0x40>)
 8000904:	f8b3 3302 	ldrh.w	r3, [r3, #770]	; 0x302
 8000908:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800090c:	d207      	bcs.n	800091e <Wifi_RxCallBack+0x32>
	  Wifi.RxIndex++;
 800090e:	4b07      	ldr	r3, [pc, #28]	; (800092c <Wifi_RxCallBack+0x40>)
 8000910:	f8b3 3302 	ldrh.w	r3, [r3, #770]	; 0x302
 8000914:	3301      	adds	r3, #1
 8000916:	b29a      	uxth	r2, r3
 8000918:	4b04      	ldr	r3, [pc, #16]	; (800092c <Wifi_RxCallBack+0x40>)
 800091a:	f8a3 2302 	strh.w	r2, [r3, #770]	; 0x302
	HAL_UART_Receive_IT(&_WIFI_USART,&Wifi.usartBuff,1);
 800091e:	2201      	movs	r2, #1
 8000920:	4902      	ldr	r1, [pc, #8]	; (800092c <Wifi_RxCallBack+0x40>)
 8000922:	4803      	ldr	r0, [pc, #12]	; (8000930 <Wifi_RxCallBack+0x44>)
 8000924:	f003 feb1 	bl	800468a <HAL_UART_Receive_IT>
}
 8000928:	bf00      	nop
 800092a:	bd80      	pop	{r7, pc}
 800092c:	200001a4 	.word	0x200001a4
 8000930:	20001700 	.word	0x20001700

08000934 <Wifi_Init>:

uint8_t Wifi_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af02      	add	r7, sp, #8
	uint8_t result;
	uint8_t returnVal=0x00;
 800093a:	2300      	movs	r3, #0
 800093c:	71fb      	strb	r3, [r7, #7]
	// Clean the variables and start the interruption to work with the UART
	do
	{
		Wifi_RxClear();
 800093e:	f7ff ffaf 	bl	80008a0 <Wifi_RxClear>

		if(Wifi_SendString("AT\r\n")==0x00)
 8000942:	4815      	ldr	r0, [pc, #84]	; (8000998 <Wifi_Init+0x64>)
 8000944:	f7ff feae 	bl	80006a4 <Wifi_SendString>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d01a      	beq.n	8000984 <Wifi_Init+0x50>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==0x00)
 800094e:	1db9      	adds	r1, r7, #6
 8000950:	4b12      	ldr	r3, [pc, #72]	; (800099c <Wifi_Init+0x68>)
 8000952:	9300      	str	r3, [sp, #0]
 8000954:	4b12      	ldr	r3, [pc, #72]	; (80009a0 <Wifi_Init+0x6c>)
 8000956:	2202      	movs	r2, #2
 8000958:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800095c:	f7ff feb4 	bl	80006c8 <Wifi_WaitForString>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d010      	beq.n	8000988 <Wifi_Init+0x54>
			break;
		if(result==2)
 8000966:	79bb      	ldrb	r3, [r7, #6]
 8000968:	2b02      	cmp	r3, #2
 800096a:	d00f      	beq.n	800098c <Wifi_Init+0x58>
			break;
		returnVal = 0x01;
 800096c:	2301      	movs	r3, #1
 800096e:	71fb      	strb	r3, [r7, #7]
		Wifi_RxClear();
 8000970:	f7ff ff96 	bl	80008a0 <Wifi_RxClear>
		Wifi_TxClear();
 8000974:	f7ff ffae 	bl	80008d4 <Wifi_TxClear>
		HAL_UART_Receive_IT(&_WIFI_USART,&Wifi.usartBuff,1);
 8000978:	2201      	movs	r2, #1
 800097a:	490a      	ldr	r1, [pc, #40]	; (80009a4 <Wifi_Init+0x70>)
 800097c:	480a      	ldr	r0, [pc, #40]	; (80009a8 <Wifi_Init+0x74>)
 800097e:	f003 fe84 	bl	800468a <HAL_UART_Receive_IT>
 8000982:	e004      	b.n	800098e <Wifi_Init+0x5a>
			break;
 8000984:	bf00      	nop
 8000986:	e002      	b.n	800098e <Wifi_Init+0x5a>
			break;
 8000988:	bf00      	nop
 800098a:	e000      	b.n	800098e <Wifi_Init+0x5a>
			break;
 800098c:	bf00      	nop
	}while(0);
	return returnVal;
 800098e:	79fb      	ldrb	r3, [r7, #7]
}
 8000990:	4618      	mov	r0, r3
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	08007c84 	.word	0x08007c84
 800099c:	08007c90 	.word	0x08007c90
 80009a0:	08007c8c 	.word	0x08007c8c
 80009a4:	200001a4 	.word	0x200001a4
 80009a8:	20001700 	.word	0x20001700

080009ac <Wifi_Restart>:

uint8_t	Wifi_Restart(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af02      	add	r7, sp, #8
	// Make a restart of the ESP8266 using the AT Commands

	uint8_t result;
	uint8_t	returnVal=0x00;
 80009b2:	2300      	movs	r3, #0
 80009b4:	71fb      	strb	r3, [r7, #7]
	do
	{
		Wifi_RxClear();
 80009b6:	f7ff ff73 	bl	80008a0 <Wifi_RxClear>
		sprintf((char*)Wifi.TxBuffer,"AT+RST\r\n");
 80009ba:	4913      	ldr	r1, [pc, #76]	; (8000a08 <Wifi_Restart+0x5c>)
 80009bc:	4813      	ldr	r0, [pc, #76]	; (8000a0c <Wifi_Restart+0x60>)
 80009be:	f005 f84f 	bl	8005a60 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==0x00)
 80009c2:	4812      	ldr	r0, [pc, #72]	; (8000a0c <Wifi_Restart+0x60>)
 80009c4:	f7ff fe6e 	bl	80006a4 <Wifi_SendString>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d011      	beq.n	80009f2 <Wifi_Restart+0x46>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==0x00)
 80009ce:	1db9      	adds	r1, r7, #6
 80009d0:	4b0f      	ldr	r3, [pc, #60]	; (8000a10 <Wifi_Restart+0x64>)
 80009d2:	9300      	str	r3, [sp, #0]
 80009d4:	4b0f      	ldr	r3, [pc, #60]	; (8000a14 <Wifi_Restart+0x68>)
 80009d6:	2202      	movs	r2, #2
 80009d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009dc:	f7ff fe74 	bl	80006c8 <Wifi_WaitForString>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d007      	beq.n	80009f6 <Wifi_Restart+0x4a>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 80009e6:	79bb      	ldrb	r3, [r7, #6]
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	d006      	beq.n	80009fa <Wifi_Restart+0x4e>
			break;
		returnVal=0x01;
 80009ec:	2301      	movs	r3, #1
 80009ee:	71fb      	strb	r3, [r7, #7]
 80009f0:	e004      	b.n	80009fc <Wifi_Restart+0x50>
			break;
 80009f2:	bf00      	nop
 80009f4:	e002      	b.n	80009fc <Wifi_Restart+0x50>
			break;			// The timeout was completed and the string was not there
 80009f6:	bf00      	nop
 80009f8:	e000      	b.n	80009fc <Wifi_Restart+0x50>
			break;
 80009fa:	bf00      	nop
	}while(0);
	return returnVal;
 80009fc:	79fb      	ldrb	r3, [r7, #7]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	08007c98 	.word	0x08007c98
 8000a0c:	200003a5 	.word	0x200003a5
 8000a10:	08007c90 	.word	0x08007c90
 8000a14:	08007c8c 	.word	0x08007c8c

08000a18 <Wifi_SetMode>:
	}while(0);
	return returnVal;
}

uint8_t	Wifi_SetMode(WifiMode_t	WifiMode_)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af02      	add	r7, sp, #8
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	uint8_t	returnVal=0x00;
 8000a22:	2300      	movs	r3, #0
 8000a24:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 8000a26:	f7ff ff3b 	bl	80008a0 <Wifi_RxClear>
		sprintf((char*)Wifi.TxBuffer,"AT+CWMODE_CUR=%d\r\n",WifiMode_);
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	4915      	ldr	r1, [pc, #84]	; (8000a84 <Wifi_SetMode+0x6c>)
 8000a30:	4815      	ldr	r0, [pc, #84]	; (8000a88 <Wifi_SetMode+0x70>)
 8000a32:	f005 f815 	bl	8005a60 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==0x00)
 8000a36:	4814      	ldr	r0, [pc, #80]	; (8000a88 <Wifi_SetMode+0x70>)
 8000a38:	f7ff fe34 	bl	80006a4 <Wifi_SendString>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d016      	beq.n	8000a70 <Wifi_SetMode+0x58>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==0x00)
 8000a42:	f107 010e 	add.w	r1, r7, #14
 8000a46:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <Wifi_SetMode+0x74>)
 8000a48:	9300      	str	r3, [sp, #0]
 8000a4a:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <Wifi_SetMode+0x78>)
 8000a4c:	2202      	movs	r2, #2
 8000a4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a52:	f7ff fe39 	bl	80006c8 <Wifi_WaitForString>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d00b      	beq.n	8000a74 <Wifi_SetMode+0x5c>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 8000a5c:	7bbb      	ldrb	r3, [r7, #14]
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d00a      	beq.n	8000a78 <Wifi_SetMode+0x60>
			break;
		Wifi.Mode = WifiMode_;
 8000a62:	4a0c      	ldr	r2, [pc, #48]	; (8000a94 <Wifi_SetMode+0x7c>)
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	f882 3305 	strb.w	r3, [r2, #773]	; 0x305
		returnVal=0x01;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	73fb      	strb	r3, [r7, #15]
 8000a6e:	e004      	b.n	8000a7a <Wifi_SetMode+0x62>
			break;
 8000a70:	bf00      	nop
 8000a72:	e002      	b.n	8000a7a <Wifi_SetMode+0x62>
			break;			// The timeout was completed and the string was not there
 8000a74:	bf00      	nop
 8000a76:	e000      	b.n	8000a7a <Wifi_SetMode+0x62>
			break;
 8000a78:	bf00      	nop
	}while(0);
	return returnVal;
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	08007ce4 	.word	0x08007ce4
 8000a88:	200003a5 	.word	0x200003a5
 8000a8c:	08007c90 	.word	0x08007c90
 8000a90:	08007c8c 	.word	0x08007c8c
 8000a94:	200001a4 	.word	0x200001a4

08000a98 <Wifi_Station_ConnectToAp>:
	}while(0);
	return returnVal;
}

uint8_t	Wifi_Station_ConnectToAp(char *SSID,char *Pass,char *MAC)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b088      	sub	sp, #32
 8000a9c:	af02      	add	r7, sp, #8
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	60b9      	str	r1, [r7, #8]
 8000aa2:	607a      	str	r2, [r7, #4]
	uint8_t result;
	uint8_t	returnVal=0x00;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	75fb      	strb	r3, [r7, #23]
	do
	{
		/*
		 * It connects to a WiFi network who has all the parameters correctly
		 */
		Wifi_RxClear();
 8000aa8:	f7ff fefa 	bl	80008a0 <Wifi_RxClear>
		if(MAC==NULL)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d106      	bne.n	8000ac0 <Wifi_Station_ConnectToAp+0x28>
			sprintf((char*)Wifi.TxBuffer,"AT+CWJAP_CUR=\"%s\",\"%s\"\r\n",SSID,Pass);
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	68fa      	ldr	r2, [r7, #12]
 8000ab6:	4919      	ldr	r1, [pc, #100]	; (8000b1c <Wifi_Station_ConnectToAp+0x84>)
 8000ab8:	4819      	ldr	r0, [pc, #100]	; (8000b20 <Wifi_Station_ConnectToAp+0x88>)
 8000aba:	f004 ffd1 	bl	8005a60 <siprintf>
 8000abe:	e007      	b.n	8000ad0 <Wifi_Station_ConnectToAp+0x38>
		else
			sprintf((char*)Wifi.TxBuffer,"AT+CWJAP_CUR=\"%s\",\"%s\",\"%s\"\r\n",SSID,Pass,MAC);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	68fa      	ldr	r2, [r7, #12]
 8000ac8:	4916      	ldr	r1, [pc, #88]	; (8000b24 <Wifi_Station_ConnectToAp+0x8c>)
 8000aca:	4815      	ldr	r0, [pc, #84]	; (8000b20 <Wifi_Station_ConnectToAp+0x88>)
 8000acc:	f004 ffc8 	bl	8005a60 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==0x00)
 8000ad0:	4813      	ldr	r0, [pc, #76]	; (8000b20 <Wifi_Station_ConnectToAp+0x88>)
 8000ad2:	f7ff fde7 	bl	80006a4 <Wifi_SendString>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d014      	beq.n	8000b06 <Wifi_Station_ConnectToAp+0x6e>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_VERYHIGH,&result,3,"\r\nOK\r\n","\r\nERROR\r\n","\r\nFAIL\r\n")==0x00)
 8000adc:	f107 0116 	add.w	r1, r7, #22
 8000ae0:	4b11      	ldr	r3, [pc, #68]	; (8000b28 <Wifi_Station_ConnectToAp+0x90>)
 8000ae2:	9301      	str	r3, [sp, #4]
 8000ae4:	4b11      	ldr	r3, [pc, #68]	; (8000b2c <Wifi_Station_ConnectToAp+0x94>)
 8000ae6:	9300      	str	r3, [sp, #0]
 8000ae8:	4b11      	ldr	r3, [pc, #68]	; (8000b30 <Wifi_Station_ConnectToAp+0x98>)
 8000aea:	2203      	movs	r2, #3
 8000aec:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8000af0:	f7ff fdea 	bl	80006c8 <Wifi_WaitForString>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d007      	beq.n	8000b0a <Wifi_Station_ConnectToAp+0x72>
			break;
		if(result > 1)		// If the result is higher to 1 is because there were an error
 8000afa:	7dbb      	ldrb	r3, [r7, #22]
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d806      	bhi.n	8000b0e <Wifi_Station_ConnectToAp+0x76>
			break;			// in the communication
		returnVal=0x01;
 8000b00:	2301      	movs	r3, #1
 8000b02:	75fb      	strb	r3, [r7, #23]
 8000b04:	e004      	b.n	8000b10 <Wifi_Station_ConnectToAp+0x78>
			break;
 8000b06:	bf00      	nop
 8000b08:	e002      	b.n	8000b10 <Wifi_Station_ConnectToAp+0x78>
			break;
 8000b0a:	bf00      	nop
 8000b0c:	e000      	b.n	8000b10 <Wifi_Station_ConnectToAp+0x78>
			break;			// in the communication
 8000b0e:	bf00      	nop
	}while(0);
	return returnVal;
 8000b10:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3718      	adds	r7, #24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	08007d5c 	.word	0x08007d5c
 8000b20:	200003a5 	.word	0x200003a5
 8000b24:	08007d78 	.word	0x08007d78
 8000b28:	08007da0 	.word	0x08007da0
 8000b2c:	08007dac 	.word	0x08007dac
 8000b30:	08007d98 	.word	0x08007d98

08000b34 <Wifi_TcpIp_SetMultiConnection>:
	}while(0);
	return returnVal;
}

uint8_t  Wifi_TcpIp_SetMultiConnection(uint8_t EnableMultiConnections)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af02      	add	r7, sp, #8
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	uint8_t	returnVal=0x00;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	73fb      	strb	r3, [r7, #15]
	do
	{
		// Enable or Disable the multiconnection possibility
		Wifi_RxClear();
 8000b42:	f7ff fead 	bl	80008a0 <Wifi_RxClear>
		sprintf((char*)Wifi.TxBuffer,"AT+CIPMUX=%d\r\n",EnableMultiConnections);
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4915      	ldr	r1, [pc, #84]	; (8000ba0 <Wifi_TcpIp_SetMultiConnection+0x6c>)
 8000b4c:	4815      	ldr	r0, [pc, #84]	; (8000ba4 <Wifi_TcpIp_SetMultiConnection+0x70>)
 8000b4e:	f004 ff87 	bl	8005a60 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==0x00)
 8000b52:	4814      	ldr	r0, [pc, #80]	; (8000ba4 <Wifi_TcpIp_SetMultiConnection+0x70>)
 8000b54:	f7ff fda6 	bl	80006a4 <Wifi_SendString>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d016      	beq.n	8000b8c <Wifi_TcpIp_SetMultiConnection+0x58>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==0x00)
 8000b5e:	f107 010e 	add.w	r1, r7, #14
 8000b62:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <Wifi_TcpIp_SetMultiConnection+0x74>)
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	4b11      	ldr	r3, [pc, #68]	; (8000bac <Wifi_TcpIp_SetMultiConnection+0x78>)
 8000b68:	2202      	movs	r2, #2
 8000b6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b6e:	f7ff fdab 	bl	80006c8 <Wifi_WaitForString>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d00b      	beq.n	8000b90 <Wifi_TcpIp_SetMultiConnection+0x5c>
			break;
		if(result == 2)
 8000b78:	7bbb      	ldrb	r3, [r7, #14]
 8000b7a:	2b02      	cmp	r3, #2
 8000b7c:	d00a      	beq.n	8000b94 <Wifi_TcpIp_SetMultiConnection+0x60>
			break;
    Wifi.TcpIpMultiConnection=EnableMultiConnections;
 8000b7e:	4a0c      	ldr	r2, [pc, #48]	; (8000bb0 <Wifi_TcpIp_SetMultiConnection+0x7c>)
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	f882 3418 	strb.w	r3, [r2, #1048]	; 0x418
		returnVal=0x01;
 8000b86:	2301      	movs	r3, #1
 8000b88:	73fb      	strb	r3, [r7, #15]
 8000b8a:	e004      	b.n	8000b96 <Wifi_TcpIp_SetMultiConnection+0x62>
			break;
 8000b8c:	bf00      	nop
 8000b8e:	e002      	b.n	8000b96 <Wifi_TcpIp_SetMultiConnection+0x62>
			break;
 8000b90:	bf00      	nop
 8000b92:	e000      	b.n	8000b96 <Wifi_TcpIp_SetMultiConnection+0x62>
			break;
 8000b94:	bf00      	nop
	}while(0);
	return returnVal;
 8000b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3710      	adds	r7, #16
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	08007ec4 	.word	0x08007ec4
 8000ba4:	200003a5 	.word	0x200003a5
 8000ba8:	08007c90 	.word	0x08007c90
 8000bac:	08007c8c 	.word	0x08007c8c
 8000bb0:	200001a4 	.word	0x200001a4

08000bb4 <Wifi_TcpIp_StartUdpConnection>:
	}while(0);
	return returnVal;
}

uint8_t  Wifi_TcpIp_StartUdpConnection(uint8_t LinkId,char *RemoteIp,uint16_t RemotePort,uint16_t LocalPort)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af02      	add	r7, sp, #8
 8000bba:	60b9      	str	r1, [r7, #8]
 8000bbc:	4611      	mov	r1, r2
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	73fb      	strb	r3, [r7, #15]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	81bb      	strh	r3, [r7, #12]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	80fb      	strh	r3, [r7, #6]
	uint8_t result;
	uint8_t	returnVal=0x00;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	75fb      	strb	r3, [r7, #23]
	do
	{
		Wifi_RxClear();
 8000bd0:	f7ff fe66 	bl	80008a0 <Wifi_RxClear>
		if(Wifi.TcpIpMultiConnection==0x00)
 8000bd4:	4b1f      	ldr	r3, [pc, #124]	; (8000c54 <Wifi_TcpIp_StartUdpConnection+0xa0>)
 8000bd6:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d109      	bne.n	8000bf2 <Wifi_TcpIp_StartUdpConnection+0x3e>
		  sprintf((char*)Wifi.TxBuffer,"AT+CIPSTART=\"UDP\",\"%s\",%d,%d\r\n",RemoteIp,RemotePort,LocalPort);
 8000bde:	89ba      	ldrh	r2, [r7, #12]
 8000be0:	88fb      	ldrh	r3, [r7, #6]
 8000be2:	9300      	str	r3, [sp, #0]
 8000be4:	4613      	mov	r3, r2
 8000be6:	68ba      	ldr	r2, [r7, #8]
 8000be8:	491b      	ldr	r1, [pc, #108]	; (8000c58 <Wifi_TcpIp_StartUdpConnection+0xa4>)
 8000bea:	481c      	ldr	r0, [pc, #112]	; (8000c5c <Wifi_TcpIp_StartUdpConnection+0xa8>)
 8000bec:	f004 ff38 	bl	8005a60 <siprintf>
 8000bf0:	e00a      	b.n	8000c08 <Wifi_TcpIp_StartUdpConnection+0x54>
		else
		  sprintf((char*)Wifi.TxBuffer,"AT+CIPSTART=%d,\"UDP\",\"%s\",%d,%d\r\n",LinkId,RemoteIp,RemotePort,LocalPort);
 8000bf2:	7bf9      	ldrb	r1, [r7, #15]
 8000bf4:	89bb      	ldrh	r3, [r7, #12]
 8000bf6:	88fa      	ldrh	r2, [r7, #6]
 8000bf8:	9201      	str	r2, [sp, #4]
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	460a      	mov	r2, r1
 8000c00:	4917      	ldr	r1, [pc, #92]	; (8000c60 <Wifi_TcpIp_StartUdpConnection+0xac>)
 8000c02:	4816      	ldr	r0, [pc, #88]	; (8000c5c <Wifi_TcpIp_StartUdpConnection+0xa8>)
 8000c04:	f004 ff2c 	bl	8005a60 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==0x00)
 8000c08:	4814      	ldr	r0, [pc, #80]	; (8000c5c <Wifi_TcpIp_StartUdpConnection+0xa8>)
 8000c0a:	f7ff fd4b 	bl	80006a4 <Wifi_SendString>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d014      	beq.n	8000c3e <Wifi_TcpIp_StartUdpConnection+0x8a>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH,&result,3,"OK","ALREADY","ERROR")==0x00)
 8000c14:	f107 0116 	add.w	r1, r7, #22
 8000c18:	4b12      	ldr	r3, [pc, #72]	; (8000c64 <Wifi_TcpIp_StartUdpConnection+0xb0>)
 8000c1a:	9301      	str	r3, [sp, #4]
 8000c1c:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <Wifi_TcpIp_StartUdpConnection+0xb4>)
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	4b12      	ldr	r3, [pc, #72]	; (8000c6c <Wifi_TcpIp_StartUdpConnection+0xb8>)
 8000c22:	2203      	movs	r2, #3
 8000c24:	f643 2098 	movw	r0, #15000	; 0x3a98
 8000c28:	f7ff fd4e 	bl	80006c8 <Wifi_WaitForString>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d007      	beq.n	8000c42 <Wifi_TcpIp_StartUdpConnection+0x8e>
			break;
		if(result == 3)		// If the RX String returns a ERROR the function breaks and
 8000c32:	7dbb      	ldrb	r3, [r7, #22]
 8000c34:	2b03      	cmp	r3, #3
 8000c36:	d006      	beq.n	8000c46 <Wifi_TcpIp_StartUdpConnection+0x92>
			break;			// send a 0x00
		returnVal=0x01;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	75fb      	strb	r3, [r7, #23]
 8000c3c:	e004      	b.n	8000c48 <Wifi_TcpIp_StartUdpConnection+0x94>
			break;
 8000c3e:	bf00      	nop
 8000c40:	e002      	b.n	8000c48 <Wifi_TcpIp_StartUdpConnection+0x94>
			break;
 8000c42:	bf00      	nop
 8000c44:	e000      	b.n	8000c48 <Wifi_TcpIp_StartUdpConnection+0x94>
			break;			// send a 0x00
 8000c46:	bf00      	nop
	}while(0);
	return returnVal;
 8000c48:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3718      	adds	r7, #24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	200001a4 	.word	0x200001a4
 8000c58:	08007f44 	.word	0x08007f44
 8000c5c:	200003a5 	.word	0x200003a5
 8000c60:	08007f64 	.word	0x08007f64
 8000c64:	08007c90 	.word	0x08007c90
 8000c68:	08007f88 	.word	0x08007f88
 8000c6c:	08007c8c 	.word	0x08007c8c

08000c70 <Wifi_TcpIp_Close>:

uint8_t  Wifi_TcpIp_Close(uint8_t LinkId)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af02      	add	r7, sp, #8
 8000c76:	4603      	mov	r3, r0
 8000c78:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	uint8_t	returnVal=0x00;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 8000c7e:	f7ff fe0f 	bl	80008a0 <Wifi_RxClear>
		if(Wifi.TcpIpMultiConnection==0x00)
 8000c82:	4b19      	ldr	r3, [pc, #100]	; (8000ce8 <Wifi_TcpIp_Close+0x78>)
 8000c84:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d104      	bne.n	8000c96 <Wifi_TcpIp_Close+0x26>
		  sprintf((char*)Wifi.TxBuffer,"AT+CIPCLOSE\r\n");
 8000c8c:	4917      	ldr	r1, [pc, #92]	; (8000cec <Wifi_TcpIp_Close+0x7c>)
 8000c8e:	4818      	ldr	r0, [pc, #96]	; (8000cf0 <Wifi_TcpIp_Close+0x80>)
 8000c90:	f004 fee6 	bl	8005a60 <siprintf>
 8000c94:	e005      	b.n	8000ca2 <Wifi_TcpIp_Close+0x32>
		else
		  sprintf((char*)Wifi.TxBuffer,"AT+CIPCLOSE=%d\r\n",LinkId);
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4916      	ldr	r1, [pc, #88]	; (8000cf4 <Wifi_TcpIp_Close+0x84>)
 8000c9c:	4814      	ldr	r0, [pc, #80]	; (8000cf0 <Wifi_TcpIp_Close+0x80>)
 8000c9e:	f004 fedf 	bl	8005a60 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==0x00)
 8000ca2:	4813      	ldr	r0, [pc, #76]	; (8000cf0 <Wifi_TcpIp_Close+0x80>)
 8000ca4:	f7ff fcfe 	bl	80006a4 <Wifi_SendString>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d012      	beq.n	8000cd4 <Wifi_TcpIp_Close+0x64>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==0x00)
 8000cae:	f107 010e 	add.w	r1, r7, #14
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <Wifi_TcpIp_Close+0x88>)
 8000cb4:	9300      	str	r3, [sp, #0]
 8000cb6:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <Wifi_TcpIp_Close+0x8c>)
 8000cb8:	2202      	movs	r2, #2
 8000cba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cbe:	f7ff fd03 	bl	80006c8 <Wifi_WaitForString>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d007      	beq.n	8000cd8 <Wifi_TcpIp_Close+0x68>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 8000cc8:	7bbb      	ldrb	r3, [r7, #14]
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	d006      	beq.n	8000cdc <Wifi_TcpIp_Close+0x6c>
			break;
		returnVal=0x01;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	73fb      	strb	r3, [r7, #15]
 8000cd2:	e004      	b.n	8000cde <Wifi_TcpIp_Close+0x6e>
			break;
 8000cd4:	bf00      	nop
 8000cd6:	e002      	b.n	8000cde <Wifi_TcpIp_Close+0x6e>
			break;			// The timeout was completed and the string was not there
 8000cd8:	bf00      	nop
 8000cda:	e000      	b.n	8000cde <Wifi_TcpIp_Close+0x6e>
			break;
 8000cdc:	bf00      	nop
	}while(0);
	return returnVal;
 8000cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	200001a4 	.word	0x200001a4
 8000cec:	08007f90 	.word	0x08007f90
 8000cf0:	200003a5 	.word	0x200003a5
 8000cf4:	08007fa0 	.word	0x08007fa0
 8000cf8:	08007c90 	.word	0x08007c90
 8000cfc:	08007c8c 	.word	0x08007c8c

08000d00 <Wifi_TcpIp_SendDataUdp>:
	}while(0);
	return returnVal;
}

uint8_t  Wifi_TcpIp_SendDataUdp(uint8_t LinkId, uint16_t dataLen, uint8_t *data)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af02      	add	r7, sp, #8
 8000d06:	4603      	mov	r3, r0
 8000d08:	603a      	str	r2, [r7, #0]
 8000d0a:	71fb      	strb	r3, [r7, #7]
 8000d0c:	460b      	mov	r3, r1
 8000d0e:	80bb      	strh	r3, [r7, #4]
	uint8_t result;
	uint8_t	returnVal=0x00;
 8000d10:	2300      	movs	r3, #0
 8000d12:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 8000d14:	f7ff fdc4 	bl	80008a0 <Wifi_RxClear>
		if(Wifi.TcpIpMultiConnection==0x00)
 8000d18:	4b27      	ldr	r3, [pc, #156]	; (8000db8 <Wifi_TcpIp_SendDataUdp+0xb8>)
 8000d1a:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d106      	bne.n	8000d30 <Wifi_TcpIp_SendDataUdp+0x30>
			sprintf((char*)Wifi.TxBuffer,"AT+CIPSEND=%d\r\n",dataLen);
 8000d22:	88bb      	ldrh	r3, [r7, #4]
 8000d24:	461a      	mov	r2, r3
 8000d26:	4925      	ldr	r1, [pc, #148]	; (8000dbc <Wifi_TcpIp_SendDataUdp+0xbc>)
 8000d28:	4825      	ldr	r0, [pc, #148]	; (8000dc0 <Wifi_TcpIp_SendDataUdp+0xc0>)
 8000d2a:	f004 fe99 	bl	8005a60 <siprintf>
 8000d2e:	e005      	b.n	8000d3c <Wifi_TcpIp_SendDataUdp+0x3c>
		else
			sprintf((char*)Wifi.TxBuffer,"AT+CIPSEND=%d,%d\r\n",LinkId,dataLen);
 8000d30:	79fa      	ldrb	r2, [r7, #7]
 8000d32:	88bb      	ldrh	r3, [r7, #4]
 8000d34:	4923      	ldr	r1, [pc, #140]	; (8000dc4 <Wifi_TcpIp_SendDataUdp+0xc4>)
 8000d36:	4822      	ldr	r0, [pc, #136]	; (8000dc0 <Wifi_TcpIp_SendDataUdp+0xc0>)
 8000d38:	f004 fe92 	bl	8005a60 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==0x00)
 8000d3c:	4820      	ldr	r0, [pc, #128]	; (8000dc0 <Wifi_TcpIp_SendDataUdp+0xc0>)
 8000d3e:	f7ff fcb1 	bl	80006a4 <Wifi_SendString>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d029      	beq.n	8000d9c <Wifi_TcpIp_SendDataUdp+0x9c>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,">","ERROR")==0x00)
 8000d48:	f107 010e 	add.w	r1, r7, #14
 8000d4c:	4b1e      	ldr	r3, [pc, #120]	; (8000dc8 <Wifi_TcpIp_SendDataUdp+0xc8>)
 8000d4e:	9300      	str	r3, [sp, #0]
 8000d50:	4b1e      	ldr	r3, [pc, #120]	; (8000dcc <Wifi_TcpIp_SendDataUdp+0xcc>)
 8000d52:	2202      	movs	r2, #2
 8000d54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d58:	f7ff fcb6 	bl	80006c8 <Wifi_WaitForString>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d01e      	beq.n	8000da0 <Wifi_TcpIp_SendDataUdp+0xa0>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 8000d62:	7bbb      	ldrb	r3, [r7, #14]
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d01d      	beq.n	8000da4 <Wifi_TcpIp_SendDataUdp+0xa4>
			break;
		Wifi_RxClear();
 8000d68:	f7ff fd9a 	bl	80008a0 <Wifi_RxClear>
		// Send in this time the information through the connection
		Wifi_SendRaw(data,dataLen);
 8000d6c:	88bb      	ldrh	r3, [r7, #4]
 8000d6e:	4619      	mov	r1, r3
 8000d70:	6838      	ldr	r0, [r7, #0]
 8000d72:	f7ff fc6f 	bl	8000654 <Wifi_SendRaw>
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==0x00)
 8000d76:	f107 010e 	add.w	r1, r7, #14
 8000d7a:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <Wifi_TcpIp_SendDataUdp+0xc8>)
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <Wifi_TcpIp_SendDataUdp+0xd0>)
 8000d80:	2202      	movs	r2, #2
 8000d82:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d86:	f7ff fc9f 	bl	80006c8 <Wifi_WaitForString>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d00b      	beq.n	8000da8 <Wifi_TcpIp_SendDataUdp+0xa8>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 8000d90:	7bbb      	ldrb	r3, [r7, #14]
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d00a      	beq.n	8000dac <Wifi_TcpIp_SendDataUdp+0xac>
			break;
		returnVal=0x01;
 8000d96:	2301      	movs	r3, #1
 8000d98:	73fb      	strb	r3, [r7, #15]
 8000d9a:	e008      	b.n	8000dae <Wifi_TcpIp_SendDataUdp+0xae>
			break;
 8000d9c:	bf00      	nop
 8000d9e:	e006      	b.n	8000dae <Wifi_TcpIp_SendDataUdp+0xae>
			break;			// The timeout was completed and the string was not there
 8000da0:	bf00      	nop
 8000da2:	e004      	b.n	8000dae <Wifi_TcpIp_SendDataUdp+0xae>
			break;
 8000da4:	bf00      	nop
 8000da6:	e002      	b.n	8000dae <Wifi_TcpIp_SendDataUdp+0xae>
			break;			// The timeout was completed and the string was not there
 8000da8:	bf00      	nop
 8000daa:	e000      	b.n	8000dae <Wifi_TcpIp_SendDataUdp+0xae>
			break;
 8000dac:	bf00      	nop
	}while(0);
	return returnVal;
 8000dae:	7bfb      	ldrb	r3, [r7, #15]

}
 8000db0:	4618      	mov	r0, r3
 8000db2:	3710      	adds	r7, #16
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	200001a4 	.word	0x200001a4
 8000dbc:	08007fd8 	.word	0x08007fd8
 8000dc0:	200003a5 	.word	0x200003a5
 8000dc4:	08007fe8 	.word	0x08007fe8
 8000dc8:	08007c90 	.word	0x08007c90
 8000dcc:	08007ffc 	.word	0x08007ffc
 8000dd0:	08007c8c 	.word	0x08007c8c

08000dd4 <init_array>:

uint8_t  output_screen_buff_bin [20][198];
volatile uint16_t cntr = 0;

void init_array ()
{
 8000dd4:	b490      	push	{r4, r7}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
  for (uint8_t c = 0; c < 20 ; c++)
 8000dda:	2300      	movs	r3, #0
 8000ddc:	75fb      	strb	r3, [r7, #23]
 8000dde:	e015      	b.n	8000e0c <init_array+0x38>
    for (int i = 6; i < 198; i++)
 8000de0:	2306      	movs	r3, #6
 8000de2:	613b      	str	r3, [r7, #16]
 8000de4:	e00c      	b.n	8000e00 <init_array+0x2c>
      output_screen_buff_bin[c][i] = 0x00;
 8000de6:	7dfb      	ldrb	r3, [r7, #23]
 8000de8:	4a77      	ldr	r2, [pc, #476]	; (8000fc8 <init_array+0x1f4>)
 8000dea:	21c6      	movs	r1, #198	; 0xc6
 8000dec:	fb01 f303 	mul.w	r3, r1, r3
 8000df0:	441a      	add	r2, r3
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	4413      	add	r3, r2
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]
    for (int i = 6; i < 198; i++)
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	2bc5      	cmp	r3, #197	; 0xc5
 8000e04:	ddef      	ble.n	8000de6 <init_array+0x12>
  for (uint8_t c = 0; c < 20 ; c++)
 8000e06:	7dfb      	ldrb	r3, [r7, #23]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	75fb      	strb	r3, [r7, #23]
 8000e0c:	7dfb      	ldrb	r3, [r7, #23]
 8000e0e:	2b13      	cmp	r3, #19
 8000e10:	d9e6      	bls.n	8000de0 <init_array+0xc>

  for (uint8_t c = 0; c < 20 ; c++)
 8000e12:	2300      	movs	r3, #0
 8000e14:	73fb      	strb	r3, [r7, #15]
 8000e16:	e026      	b.n	8000e66 <init_array+0x92>
    for (int i = 6; i < 198; i++)
 8000e18:	2306      	movs	r3, #6
 8000e1a:	60bb      	str	r3, [r7, #8]
 8000e1c:	e01d      	b.n	8000e5a <init_array+0x86>
      if((i & 1) == 0)
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	f003 0301 	and.w	r3, r3, #1
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d115      	bne.n	8000e54 <init_array+0x80>
    	  output_screen_buff_bin[c][i] |= BIT_CLK;
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	4a67      	ldr	r2, [pc, #412]	; (8000fc8 <init_array+0x1f4>)
 8000e2c:	21c6      	movs	r1, #198	; 0xc6
 8000e2e:	fb01 f303 	mul.w	r3, r1, r3
 8000e32:	441a      	add	r2, r3
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	4413      	add	r3, r2
 8000e38:	781a      	ldrb	r2, [r3, #0]
 8000e3a:	7bfb      	ldrb	r3, [r7, #15]
 8000e3c:	f042 0201 	orr.w	r2, r2, #1
 8000e40:	b2d0      	uxtb	r0, r2
 8000e42:	4a61      	ldr	r2, [pc, #388]	; (8000fc8 <init_array+0x1f4>)
 8000e44:	21c6      	movs	r1, #198	; 0xc6
 8000e46:	fb01 f303 	mul.w	r3, r1, r3
 8000e4a:	441a      	add	r2, r3
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	4413      	add	r3, r2
 8000e50:	4602      	mov	r2, r0
 8000e52:	701a      	strb	r2, [r3, #0]
    for (int i = 6; i < 198; i++)
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	3301      	adds	r3, #1
 8000e58:	60bb      	str	r3, [r7, #8]
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	2bc5      	cmp	r3, #197	; 0xc5
 8000e5e:	ddde      	ble.n	8000e1e <init_array+0x4a>
  for (uint8_t c = 0; c < 20 ; c++)
 8000e60:	7bfb      	ldrb	r3, [r7, #15]
 8000e62:	3301      	adds	r3, #1
 8000e64:	73fb      	strb	r3, [r7, #15]
 8000e66:	7bfb      	ldrb	r3, [r7, #15]
 8000e68:	2b13      	cmp	r3, #19
 8000e6a:	d9d5      	bls.n	8000e18 <init_array+0x44>

  for (uint8_t i = 0; i < 20; i++)
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	71fb      	strb	r3, [r7, #7]
 8000e70:	e064      	b.n	8000f3c <init_array+0x168>
  {
    output_screen_buff_bin[i][0] |= BIT_BK;
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	4a54      	ldr	r2, [pc, #336]	; (8000fc8 <init_array+0x1f4>)
 8000e76:	21c6      	movs	r1, #198	; 0xc6
 8000e78:	fb01 f303 	mul.w	r3, r1, r3
 8000e7c:	4413      	add	r3, r2
 8000e7e:	781a      	ldrb	r2, [r3, #0]
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	f042 0202 	orr.w	r2, r2, #2
 8000e86:	b2d0      	uxtb	r0, r2
 8000e88:	4a4f      	ldr	r2, [pc, #316]	; (8000fc8 <init_array+0x1f4>)
 8000e8a:	21c6      	movs	r1, #198	; 0xc6
 8000e8c:	fb01 f303 	mul.w	r3, r1, r3
 8000e90:	4413      	add	r3, r2
 8000e92:	4602      	mov	r2, r0
 8000e94:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][1] |= BIT_BK;
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	4a4b      	ldr	r2, [pc, #300]	; (8000fc8 <init_array+0x1f4>)
 8000e9a:	21c6      	movs	r1, #198	; 0xc6
 8000e9c:	fb01 f303 	mul.w	r3, r1, r3
 8000ea0:	4413      	add	r3, r2
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	781a      	ldrb	r2, [r3, #0]
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	f042 0202 	orr.w	r2, r2, #2
 8000eac:	b2d0      	uxtb	r0, r2
 8000eae:	4a46      	ldr	r2, [pc, #280]	; (8000fc8 <init_array+0x1f4>)
 8000eb0:	21c6      	movs	r1, #198	; 0xc6
 8000eb2:	fb01 f303 	mul.w	r3, r1, r3
 8000eb6:	4413      	add	r3, r2
 8000eb8:	3301      	adds	r3, #1
 8000eba:	4602      	mov	r2, r0
 8000ebc:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][2] |= BIT_BK | BIT_LAT;
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	4a41      	ldr	r2, [pc, #260]	; (8000fc8 <init_array+0x1f4>)
 8000ec2:	21c6      	movs	r1, #198	; 0xc6
 8000ec4:	fb01 f303 	mul.w	r3, r1, r3
 8000ec8:	4413      	add	r3, r2
 8000eca:	3302      	adds	r3, #2
 8000ecc:	781a      	ldrb	r2, [r3, #0]
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	f042 0206 	orr.w	r2, r2, #6
 8000ed4:	b2d0      	uxtb	r0, r2
 8000ed6:	4a3c      	ldr	r2, [pc, #240]	; (8000fc8 <init_array+0x1f4>)
 8000ed8:	21c6      	movs	r1, #198	; 0xc6
 8000eda:	fb01 f303 	mul.w	r3, r1, r3
 8000ede:	4413      	add	r3, r2
 8000ee0:	3302      	adds	r3, #2
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][3] |= BIT_BK | BIT_LAT;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	4a37      	ldr	r2, [pc, #220]	; (8000fc8 <init_array+0x1f4>)
 8000eea:	21c6      	movs	r1, #198	; 0xc6
 8000eec:	fb01 f303 	mul.w	r3, r1, r3
 8000ef0:	4413      	add	r3, r2
 8000ef2:	3303      	adds	r3, #3
 8000ef4:	781a      	ldrb	r2, [r3, #0]
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	f042 0206 	orr.w	r2, r2, #6
 8000efc:	b2d0      	uxtb	r0, r2
 8000efe:	4a32      	ldr	r2, [pc, #200]	; (8000fc8 <init_array+0x1f4>)
 8000f00:	21c6      	movs	r1, #198	; 0xc6
 8000f02:	fb01 f303 	mul.w	r3, r1, r3
 8000f06:	4413      	add	r3, r2
 8000f08:	3303      	adds	r3, #3
 8000f0a:	4602      	mov	r2, r0
 8000f0c:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][4] |= BIT_BK;
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	4a2d      	ldr	r2, [pc, #180]	; (8000fc8 <init_array+0x1f4>)
 8000f12:	21c6      	movs	r1, #198	; 0xc6
 8000f14:	fb01 f303 	mul.w	r3, r1, r3
 8000f18:	4413      	add	r3, r2
 8000f1a:	3304      	adds	r3, #4
 8000f1c:	781a      	ldrb	r2, [r3, #0]
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	f042 0202 	orr.w	r2, r2, #2
 8000f24:	b2d0      	uxtb	r0, r2
 8000f26:	4a28      	ldr	r2, [pc, #160]	; (8000fc8 <init_array+0x1f4>)
 8000f28:	21c6      	movs	r1, #198	; 0xc6
 8000f2a:	fb01 f303 	mul.w	r3, r1, r3
 8000f2e:	4413      	add	r3, r2
 8000f30:	3304      	adds	r3, #4
 8000f32:	4602      	mov	r2, r0
 8000f34:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 20; i++)
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	71fb      	strb	r3, [r7, #7]
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	2b13      	cmp	r3, #19
 8000f40:	d997      	bls.n	8000e72 <init_array+0x9e>
  }
  for (uint8_t i = 0; i < 20; i++)
 8000f42:	2300      	movs	r3, #0
 8000f44:	71bb      	strb	r3, [r7, #6]
 8000f46:	e036      	b.n	8000fb6 <init_array+0x1e2>
  {
    output_screen_buff_bin[i][13 + (2 * i)] |= BIT_SIN;
 8000f48:	79ba      	ldrb	r2, [r7, #6]
 8000f4a:	79bb      	ldrb	r3, [r7, #6]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	330d      	adds	r3, #13
 8000f50:	491d      	ldr	r1, [pc, #116]	; (8000fc8 <init_array+0x1f4>)
 8000f52:	20c6      	movs	r0, #198	; 0xc6
 8000f54:	fb00 f202 	mul.w	r2, r0, r2
 8000f58:	440a      	add	r2, r1
 8000f5a:	4413      	add	r3, r2
 8000f5c:	7819      	ldrb	r1, [r3, #0]
 8000f5e:	79ba      	ldrb	r2, [r7, #6]
 8000f60:	79bb      	ldrb	r3, [r7, #6]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	330d      	adds	r3, #13
 8000f66:	f041 0108 	orr.w	r1, r1, #8
 8000f6a:	b2cc      	uxtb	r4, r1
 8000f6c:	4916      	ldr	r1, [pc, #88]	; (8000fc8 <init_array+0x1f4>)
 8000f6e:	20c6      	movs	r0, #198	; 0xc6
 8000f70:	fb00 f202 	mul.w	r2, r0, r2
 8000f74:	440a      	add	r2, r1
 8000f76:	4413      	add	r3, r2
 8000f78:	4622      	mov	r2, r4
 8000f7a:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][14 + (2 * i)] |= BIT_SIN;
 8000f7c:	79ba      	ldrb	r2, [r7, #6]
 8000f7e:	79bb      	ldrb	r3, [r7, #6]
 8000f80:	3307      	adds	r3, #7
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	4910      	ldr	r1, [pc, #64]	; (8000fc8 <init_array+0x1f4>)
 8000f86:	20c6      	movs	r0, #198	; 0xc6
 8000f88:	fb00 f202 	mul.w	r2, r0, r2
 8000f8c:	440a      	add	r2, r1
 8000f8e:	4413      	add	r3, r2
 8000f90:	7819      	ldrb	r1, [r3, #0]
 8000f92:	79ba      	ldrb	r2, [r7, #6]
 8000f94:	79bb      	ldrb	r3, [r7, #6]
 8000f96:	3307      	adds	r3, #7
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	f041 0108 	orr.w	r1, r1, #8
 8000f9e:	b2cc      	uxtb	r4, r1
 8000fa0:	4909      	ldr	r1, [pc, #36]	; (8000fc8 <init_array+0x1f4>)
 8000fa2:	20c6      	movs	r0, #198	; 0xc6
 8000fa4:	fb00 f202 	mul.w	r2, r0, r2
 8000fa8:	440a      	add	r2, r1
 8000faa:	4413      	add	r3, r2
 8000fac:	4622      	mov	r2, r4
 8000fae:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 20; i++)
 8000fb0:	79bb      	ldrb	r3, [r7, #6]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	71bb      	strb	r3, [r7, #6]
 8000fb6:	79bb      	ldrb	r3, [r7, #6]
 8000fb8:	2b13      	cmp	r3, #19
 8000fba:	d9c5      	bls.n	8000f48 <init_array+0x174>
  }
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3718      	adds	r7, #24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc90      	pop	{r4, r7}
 8000fc6:	4770      	bx	lr
 8000fc8:	20000658 	.word	0x20000658

08000fcc <vfd_clear>:

void vfd_clear ()
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 20; i++)
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	71fb      	strb	r3, [r7, #7]
 8000fd6:	e021      	b.n	800101c <vfd_clear+0x50>
		for (int j = 57; j < 198; j++)
 8000fd8:	2339      	movs	r3, #57	; 0x39
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	e018      	b.n	8001010 <vfd_clear+0x44>
			output_screen_buff_bin[i][j] &= ~BIT_SIN;
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	4a13      	ldr	r2, [pc, #76]	; (8001030 <vfd_clear+0x64>)
 8000fe2:	21c6      	movs	r1, #198	; 0xc6
 8000fe4:	fb01 f303 	mul.w	r3, r1, r3
 8000fe8:	441a      	add	r2, r3
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	4413      	add	r3, r2
 8000fee:	781a      	ldrb	r2, [r3, #0]
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	f022 0208 	bic.w	r2, r2, #8
 8000ff6:	b2d0      	uxtb	r0, r2
 8000ff8:	4a0d      	ldr	r2, [pc, #52]	; (8001030 <vfd_clear+0x64>)
 8000ffa:	21c6      	movs	r1, #198	; 0xc6
 8000ffc:	fb01 f303 	mul.w	r3, r1, r3
 8001000:	441a      	add	r2, r3
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	4413      	add	r3, r2
 8001006:	4602      	mov	r2, r0
 8001008:	701a      	strb	r2, [r3, #0]
		for (int j = 57; j < 198; j++)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	3301      	adds	r3, #1
 800100e:	603b      	str	r3, [r7, #0]
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	2bc5      	cmp	r3, #197	; 0xc5
 8001014:	dde3      	ble.n	8000fde <vfd_clear+0x12>
	for (uint8_t i = 0; i < 20; i++)
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	3301      	adds	r3, #1
 800101a:	71fb      	strb	r3, [r7, #7]
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	2b13      	cmp	r3, #19
 8001020:	d9da      	bls.n	8000fd8 <vfd_clear+0xc>
}
 8001022:	bf00      	nop
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	20000658 	.word	0x20000658

08001034 <vfd_clear_line>:

void vfd_clear_line (uint8_t line)
{
 8001034:	b490      	push	{r4, r7}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
	line = !line;
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	2b00      	cmp	r3, #0
 8001042:	bf0c      	ite	eq
 8001044:	2301      	moveq	r3, #1
 8001046:	2300      	movne	r3, #0
 8001048:	b2db      	uxtb	r3, r3
 800104a:	71fb      	strb	r3, [r7, #7]
	for(int8_t count = 19; count >= 0; count--)
 800104c:	2313      	movs	r3, #19
 800104e:	73fb      	strb	r3, [r7, #15]
 8001050:	e05a      	b.n	8001108 <vfd_clear_line+0xd4>
	{
		for (uint8_t w = 0; w < 35; w++)
 8001052:	2300      	movs	r3, #0
 8001054:	73bb      	strb	r3, [r7, #14]
 8001056:	e04e      	b.n	80010f6 <vfd_clear_line+0xc2>
		{
			output_screen_buff_bin[count][(w * 2) + (57 + (70 * line))] &= ~BIT_SIN;
 8001058:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800105c:	7bbb      	ldrb	r3, [r7, #14]
 800105e:	0059      	lsls	r1, r3, #1
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	2046      	movs	r0, #70	; 0x46
 8001064:	fb00 f303 	mul.w	r3, r0, r3
 8001068:	3339      	adds	r3, #57	; 0x39
 800106a:	440b      	add	r3, r1
 800106c:	492b      	ldr	r1, [pc, #172]	; (800111c <vfd_clear_line+0xe8>)
 800106e:	20c6      	movs	r0, #198	; 0xc6
 8001070:	fb00 f202 	mul.w	r2, r0, r2
 8001074:	440a      	add	r2, r1
 8001076:	4413      	add	r3, r2
 8001078:	7819      	ldrb	r1, [r3, #0]
 800107a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800107e:	7bbb      	ldrb	r3, [r7, #14]
 8001080:	0058      	lsls	r0, r3, #1
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2446      	movs	r4, #70	; 0x46
 8001086:	fb04 f303 	mul.w	r3, r4, r3
 800108a:	3339      	adds	r3, #57	; 0x39
 800108c:	4403      	add	r3, r0
 800108e:	f021 0108 	bic.w	r1, r1, #8
 8001092:	b2cc      	uxtb	r4, r1
 8001094:	4921      	ldr	r1, [pc, #132]	; (800111c <vfd_clear_line+0xe8>)
 8001096:	20c6      	movs	r0, #198	; 0xc6
 8001098:	fb00 f202 	mul.w	r2, r0, r2
 800109c:	440a      	add	r2, r1
 800109e:	4413      	add	r3, r2
 80010a0:	4622      	mov	r2, r4
 80010a2:	701a      	strb	r2, [r3, #0]
			output_screen_buff_bin[count][(w * 2) + (58 + (70 * line))] &= ~BIT_SIN;
 80010a4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80010a8:	7bbb      	ldrb	r3, [r7, #14]
 80010aa:	0059      	lsls	r1, r3, #1
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	2046      	movs	r0, #70	; 0x46
 80010b0:	fb00 f303 	mul.w	r3, r0, r3
 80010b4:	333a      	adds	r3, #58	; 0x3a
 80010b6:	440b      	add	r3, r1
 80010b8:	4918      	ldr	r1, [pc, #96]	; (800111c <vfd_clear_line+0xe8>)
 80010ba:	20c6      	movs	r0, #198	; 0xc6
 80010bc:	fb00 f202 	mul.w	r2, r0, r2
 80010c0:	440a      	add	r2, r1
 80010c2:	4413      	add	r3, r2
 80010c4:	7819      	ldrb	r1, [r3, #0]
 80010c6:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80010ca:	7bbb      	ldrb	r3, [r7, #14]
 80010cc:	0058      	lsls	r0, r3, #1
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2446      	movs	r4, #70	; 0x46
 80010d2:	fb04 f303 	mul.w	r3, r4, r3
 80010d6:	333a      	adds	r3, #58	; 0x3a
 80010d8:	4403      	add	r3, r0
 80010da:	f021 0108 	bic.w	r1, r1, #8
 80010de:	b2cc      	uxtb	r4, r1
 80010e0:	490e      	ldr	r1, [pc, #56]	; (800111c <vfd_clear_line+0xe8>)
 80010e2:	20c6      	movs	r0, #198	; 0xc6
 80010e4:	fb00 f202 	mul.w	r2, r0, r2
 80010e8:	440a      	add	r2, r1
 80010ea:	4413      	add	r3, r2
 80010ec:	4622      	mov	r2, r4
 80010ee:	701a      	strb	r2, [r3, #0]
		for (uint8_t w = 0; w < 35; w++)
 80010f0:	7bbb      	ldrb	r3, [r7, #14]
 80010f2:	3301      	adds	r3, #1
 80010f4:	73bb      	strb	r3, [r7, #14]
 80010f6:	7bbb      	ldrb	r3, [r7, #14]
 80010f8:	2b22      	cmp	r3, #34	; 0x22
 80010fa:	d9ad      	bls.n	8001058 <vfd_clear_line+0x24>
	for(int8_t count = 19; count >= 0; count--)
 80010fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001100:	b2db      	uxtb	r3, r3
 8001102:	3b01      	subs	r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	73fb      	strb	r3, [r7, #15]
 8001108:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110c:	2b00      	cmp	r3, #0
 800110e:	daa0      	bge.n	8001052 <vfd_clear_line+0x1e>
		}
	}
}
 8001110:	bf00      	nop
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bc90      	pop	{r4, r7}
 800111a:	4770      	bx	lr
 800111c:	20000658 	.word	0x20000658

08001120 <vfd_print>:


void vfd_print (char* arr, uint8_t line, uint8_t offset) {
 8001120:	b490      	push	{r4, r7}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	70fb      	strb	r3, [r7, #3]
 800112c:	4613      	mov	r3, r2
 800112e:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, w = 0, count = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	73fb      	strb	r3, [r7, #15]
 8001134:	2300      	movs	r3, #0
 8001136:	73bb      	strb	r3, [r7, #14]
 8001138:	2300      	movs	r3, #0
 800113a:	737b      	strb	r3, [r7, #13]
	line = !line;
 800113c:	78fb      	ldrb	r3, [r7, #3]
 800113e:	2b00      	cmp	r3, #0
 8001140:	bf0c      	ite	eq
 8001142:	2301      	moveq	r3, #1
 8001144:	2300      	movne	r3, #0
 8001146:	b2db      	uxtb	r3, r3
 8001148:	70fb      	strb	r3, [r7, #3]
	while ((arr[i] != '\0') && ((offset + count) < 20))
 800114a:	e0e9      	b.n	8001320 <vfd_print+0x200>
	{
		for (uint8_t j = 0; j < 7; j++)
 800114c:	2300      	movs	r3, #0
 800114e:	733b      	strb	r3, [r7, #12]
 8001150:	e0da      	b.n	8001308 <vfd_print+0x1e8>
		{
			for (int8_t s = 4; s >= 0; s--)
 8001152:	2304      	movs	r3, #4
 8001154:	72fb      	strb	r3, [r7, #11]
 8001156:	e0cf      	b.n	80012f8 <vfd_print+0x1d8>
			{
			  if ((symbol[(uint8_t)arr[count]][j] >> s) & 0x01)
 8001158:	7b7b      	ldrb	r3, [r7, #13]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	4618      	mov	r0, r3
 8001162:	7b3a      	ldrb	r2, [r7, #12]
 8001164:	4977      	ldr	r1, [pc, #476]	; (8001344 <vfd_print+0x224>)
 8001166:	4603      	mov	r3, r0
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	1a1b      	subs	r3, r3, r0
 800116c:	440b      	add	r3, r1
 800116e:	4413      	add	r3, r2
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	461a      	mov	r2, r3
 8001174:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001178:	fa42 f303 	asr.w	r3, r2, r3
 800117c:	f003 0301 	and.w	r3, r3, #1
 8001180:	2b00      	cmp	r3, #0
 8001182:	d058      	beq.n	8001236 <vfd_print+0x116>
			  {
				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (57 + (70 * line))] |= BIT_SIN;
 8001184:	78ba      	ldrb	r2, [r7, #2]
 8001186:	7b7b      	ldrb	r3, [r7, #13]
 8001188:	4413      	add	r3, r2
 800118a:	f1c3 0213 	rsb	r2, r3, #19
 800118e:	7bbb      	ldrb	r3, [r7, #14]
 8001190:	0059      	lsls	r1, r3, #1
 8001192:	78fb      	ldrb	r3, [r7, #3]
 8001194:	2046      	movs	r0, #70	; 0x46
 8001196:	fb00 f303 	mul.w	r3, r0, r3
 800119a:	3339      	adds	r3, #57	; 0x39
 800119c:	440b      	add	r3, r1
 800119e:	496a      	ldr	r1, [pc, #424]	; (8001348 <vfd_print+0x228>)
 80011a0:	20c6      	movs	r0, #198	; 0xc6
 80011a2:	fb00 f202 	mul.w	r2, r0, r2
 80011a6:	440a      	add	r2, r1
 80011a8:	4413      	add	r3, r2
 80011aa:	7819      	ldrb	r1, [r3, #0]
 80011ac:	78ba      	ldrb	r2, [r7, #2]
 80011ae:	7b7b      	ldrb	r3, [r7, #13]
 80011b0:	4413      	add	r3, r2
 80011b2:	f1c3 0213 	rsb	r2, r3, #19
 80011b6:	7bbb      	ldrb	r3, [r7, #14]
 80011b8:	0058      	lsls	r0, r3, #1
 80011ba:	78fb      	ldrb	r3, [r7, #3]
 80011bc:	2446      	movs	r4, #70	; 0x46
 80011be:	fb04 f303 	mul.w	r3, r4, r3
 80011c2:	3339      	adds	r3, #57	; 0x39
 80011c4:	4403      	add	r3, r0
 80011c6:	f041 0108 	orr.w	r1, r1, #8
 80011ca:	b2cc      	uxtb	r4, r1
 80011cc:	495e      	ldr	r1, [pc, #376]	; (8001348 <vfd_print+0x228>)
 80011ce:	20c6      	movs	r0, #198	; 0xc6
 80011d0:	fb00 f202 	mul.w	r2, r0, r2
 80011d4:	440a      	add	r2, r1
 80011d6:	4413      	add	r3, r2
 80011d8:	4622      	mov	r2, r4
 80011da:	701a      	strb	r2, [r3, #0]
				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (58 + (70 * line))] |= BIT_SIN;
 80011dc:	78ba      	ldrb	r2, [r7, #2]
 80011de:	7b7b      	ldrb	r3, [r7, #13]
 80011e0:	4413      	add	r3, r2
 80011e2:	f1c3 0213 	rsb	r2, r3, #19
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	0059      	lsls	r1, r3, #1
 80011ea:	78fb      	ldrb	r3, [r7, #3]
 80011ec:	2046      	movs	r0, #70	; 0x46
 80011ee:	fb00 f303 	mul.w	r3, r0, r3
 80011f2:	333a      	adds	r3, #58	; 0x3a
 80011f4:	440b      	add	r3, r1
 80011f6:	4954      	ldr	r1, [pc, #336]	; (8001348 <vfd_print+0x228>)
 80011f8:	20c6      	movs	r0, #198	; 0xc6
 80011fa:	fb00 f202 	mul.w	r2, r0, r2
 80011fe:	440a      	add	r2, r1
 8001200:	4413      	add	r3, r2
 8001202:	7819      	ldrb	r1, [r3, #0]
 8001204:	78ba      	ldrb	r2, [r7, #2]
 8001206:	7b7b      	ldrb	r3, [r7, #13]
 8001208:	4413      	add	r3, r2
 800120a:	f1c3 0213 	rsb	r2, r3, #19
 800120e:	7bbb      	ldrb	r3, [r7, #14]
 8001210:	0058      	lsls	r0, r3, #1
 8001212:	78fb      	ldrb	r3, [r7, #3]
 8001214:	2446      	movs	r4, #70	; 0x46
 8001216:	fb04 f303 	mul.w	r3, r4, r3
 800121a:	333a      	adds	r3, #58	; 0x3a
 800121c:	4403      	add	r3, r0
 800121e:	f041 0108 	orr.w	r1, r1, #8
 8001222:	b2cc      	uxtb	r4, r1
 8001224:	4948      	ldr	r1, [pc, #288]	; (8001348 <vfd_print+0x228>)
 8001226:	20c6      	movs	r0, #198	; 0xc6
 8001228:	fb00 f202 	mul.w	r2, r0, r2
 800122c:	440a      	add	r2, r1
 800122e:	4413      	add	r3, r2
 8001230:	4622      	mov	r2, r4
 8001232:	701a      	strb	r2, [r3, #0]
 8001234:	e057      	b.n	80012e6 <vfd_print+0x1c6>
			  }
			  else
			  {
				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (57 + (70 * line))] &= ~BIT_SIN;
 8001236:	78ba      	ldrb	r2, [r7, #2]
 8001238:	7b7b      	ldrb	r3, [r7, #13]
 800123a:	4413      	add	r3, r2
 800123c:	f1c3 0213 	rsb	r2, r3, #19
 8001240:	7bbb      	ldrb	r3, [r7, #14]
 8001242:	0059      	lsls	r1, r3, #1
 8001244:	78fb      	ldrb	r3, [r7, #3]
 8001246:	2046      	movs	r0, #70	; 0x46
 8001248:	fb00 f303 	mul.w	r3, r0, r3
 800124c:	3339      	adds	r3, #57	; 0x39
 800124e:	440b      	add	r3, r1
 8001250:	493d      	ldr	r1, [pc, #244]	; (8001348 <vfd_print+0x228>)
 8001252:	20c6      	movs	r0, #198	; 0xc6
 8001254:	fb00 f202 	mul.w	r2, r0, r2
 8001258:	440a      	add	r2, r1
 800125a:	4413      	add	r3, r2
 800125c:	7819      	ldrb	r1, [r3, #0]
 800125e:	78ba      	ldrb	r2, [r7, #2]
 8001260:	7b7b      	ldrb	r3, [r7, #13]
 8001262:	4413      	add	r3, r2
 8001264:	f1c3 0213 	rsb	r2, r3, #19
 8001268:	7bbb      	ldrb	r3, [r7, #14]
 800126a:	0058      	lsls	r0, r3, #1
 800126c:	78fb      	ldrb	r3, [r7, #3]
 800126e:	2446      	movs	r4, #70	; 0x46
 8001270:	fb04 f303 	mul.w	r3, r4, r3
 8001274:	3339      	adds	r3, #57	; 0x39
 8001276:	4403      	add	r3, r0
 8001278:	f021 0108 	bic.w	r1, r1, #8
 800127c:	b2cc      	uxtb	r4, r1
 800127e:	4932      	ldr	r1, [pc, #200]	; (8001348 <vfd_print+0x228>)
 8001280:	20c6      	movs	r0, #198	; 0xc6
 8001282:	fb00 f202 	mul.w	r2, r0, r2
 8001286:	440a      	add	r2, r1
 8001288:	4413      	add	r3, r2
 800128a:	4622      	mov	r2, r4
 800128c:	701a      	strb	r2, [r3, #0]
 				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (58 + (70 * line))] &= ~BIT_SIN;
 800128e:	78ba      	ldrb	r2, [r7, #2]
 8001290:	7b7b      	ldrb	r3, [r7, #13]
 8001292:	4413      	add	r3, r2
 8001294:	f1c3 0213 	rsb	r2, r3, #19
 8001298:	7bbb      	ldrb	r3, [r7, #14]
 800129a:	0059      	lsls	r1, r3, #1
 800129c:	78fb      	ldrb	r3, [r7, #3]
 800129e:	2046      	movs	r0, #70	; 0x46
 80012a0:	fb00 f303 	mul.w	r3, r0, r3
 80012a4:	333a      	adds	r3, #58	; 0x3a
 80012a6:	440b      	add	r3, r1
 80012a8:	4927      	ldr	r1, [pc, #156]	; (8001348 <vfd_print+0x228>)
 80012aa:	20c6      	movs	r0, #198	; 0xc6
 80012ac:	fb00 f202 	mul.w	r2, r0, r2
 80012b0:	440a      	add	r2, r1
 80012b2:	4413      	add	r3, r2
 80012b4:	7819      	ldrb	r1, [r3, #0]
 80012b6:	78ba      	ldrb	r2, [r7, #2]
 80012b8:	7b7b      	ldrb	r3, [r7, #13]
 80012ba:	4413      	add	r3, r2
 80012bc:	f1c3 0213 	rsb	r2, r3, #19
 80012c0:	7bbb      	ldrb	r3, [r7, #14]
 80012c2:	0058      	lsls	r0, r3, #1
 80012c4:	78fb      	ldrb	r3, [r7, #3]
 80012c6:	2446      	movs	r4, #70	; 0x46
 80012c8:	fb04 f303 	mul.w	r3, r4, r3
 80012cc:	333a      	adds	r3, #58	; 0x3a
 80012ce:	4403      	add	r3, r0
 80012d0:	f021 0108 	bic.w	r1, r1, #8
 80012d4:	b2cc      	uxtb	r4, r1
 80012d6:	491c      	ldr	r1, [pc, #112]	; (8001348 <vfd_print+0x228>)
 80012d8:	20c6      	movs	r0, #198	; 0xc6
 80012da:	fb00 f202 	mul.w	r2, r0, r2
 80012de:	440a      	add	r2, r1
 80012e0:	4413      	add	r3, r2
 80012e2:	4622      	mov	r2, r4
 80012e4:	701a      	strb	r2, [r3, #0]
			  }
			  w++;
 80012e6:	7bbb      	ldrb	r3, [r7, #14]
 80012e8:	3301      	adds	r3, #1
 80012ea:	73bb      	strb	r3, [r7, #14]
			for (int8_t s = 4; s >= 0; s--)
 80012ec:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	3b01      	subs	r3, #1
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	72fb      	strb	r3, [r7, #11]
 80012f8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	f6bf af2b 	bge.w	8001158 <vfd_print+0x38>
		for (uint8_t j = 0; j < 7; j++)
 8001302:	7b3b      	ldrb	r3, [r7, #12]
 8001304:	3301      	adds	r3, #1
 8001306:	733b      	strb	r3, [r7, #12]
 8001308:	7b3b      	ldrb	r3, [r7, #12]
 800130a:	2b06      	cmp	r3, #6
 800130c:	f67f af21 	bls.w	8001152 <vfd_print+0x32>
			}
		}
		w = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	73bb      	strb	r3, [r7, #14]
		i++;
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	3301      	adds	r3, #1
 8001318:	73fb      	strb	r3, [r7, #15]
		count++;
 800131a:	7b7b      	ldrb	r3, [r7, #13]
 800131c:	3301      	adds	r3, #1
 800131e:	737b      	strb	r3, [r7, #13]
	while ((arr[i] != '\0') && ((offset + count) < 20))
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d005      	beq.n	8001338 <vfd_print+0x218>
 800132c:	78ba      	ldrb	r2, [r7, #2]
 800132e:	7b7b      	ldrb	r3, [r7, #13]
 8001330:	4413      	add	r3, r2
 8001332:	2b13      	cmp	r3, #19
 8001334:	f77f af0a 	ble.w	800114c <vfd_print+0x2c>
	}
}
 8001338:	bf00      	nop
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bc90      	pop	{r4, r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	080081bc 	.word	0x080081bc
 8001348:	20000658 	.word	0x20000658

0800134c <vfd_print_symbol>:

uint8_t vfd_print_symbol (uint8_t sym, uint8_t line, uint8_t offset, uint8_t amount) {
 800134c:	b490      	push	{r4, r7}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	4604      	mov	r4, r0
 8001354:	4608      	mov	r0, r1
 8001356:	4611      	mov	r1, r2
 8001358:	461a      	mov	r2, r3
 800135a:	4623      	mov	r3, r4
 800135c:	71fb      	strb	r3, [r7, #7]
 800135e:	4603      	mov	r3, r0
 8001360:	71bb      	strb	r3, [r7, #6]
 8001362:	460b      	mov	r3, r1
 8001364:	717b      	strb	r3, [r7, #5]
 8001366:	4613      	mov	r3, r2
 8001368:	713b      	strb	r3, [r7, #4]
	uint8_t w = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	73fb      	strb	r3, [r7, #15]
	line = !line;
 800136e:	79bb      	ldrb	r3, [r7, #6]
 8001370:	2b00      	cmp	r3, #0
 8001372:	bf0c      	ite	eq
 8001374:	2301      	moveq	r3, #1
 8001376:	2300      	movne	r3, #0
 8001378:	b2db      	uxtb	r3, r3
 800137a:	71bb      	strb	r3, [r7, #6]

	for(uint8_t i = amount; i > 0; i--)
 800137c:	793b      	ldrb	r3, [r7, #4]
 800137e:	73bb      	strb	r3, [r7, #14]
 8001380:	e0d5      	b.n	800152e <vfd_print_symbol+0x1e2>
	{
		for (uint8_t j = 0; j < 7; j++)
 8001382:	2300      	movs	r3, #0
 8001384:	737b      	strb	r3, [r7, #13]
 8001386:	e0c6      	b.n	8001516 <vfd_print_symbol+0x1ca>
		{
			for (int8_t s = 4; s >= 0; s--)
 8001388:	2304      	movs	r3, #4
 800138a:	733b      	strb	r3, [r7, #12]
 800138c:	e0bb      	b.n	8001506 <vfd_print_symbol+0x1ba>
			{
			  if ((symbol[sym][j] >> s) & 0x01)
 800138e:	79fa      	ldrb	r2, [r7, #7]
 8001390:	7b79      	ldrb	r1, [r7, #13]
 8001392:	486c      	ldr	r0, [pc, #432]	; (8001544 <vfd_print_symbol+0x1f8>)
 8001394:	4613      	mov	r3, r2
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	1a9b      	subs	r3, r3, r2
 800139a:	4403      	add	r3, r0
 800139c:	440b      	add	r3, r1
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	461a      	mov	r2, r3
 80013a2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80013a6:	fa42 f303 	asr.w	r3, r2, r3
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d050      	beq.n	8001454 <vfd_print_symbol+0x108>
			  {
				output_screen_buff_bin[19 - offset][(w * 2) + (57 + (70 * line))] |= BIT_SIN;
 80013b2:	797b      	ldrb	r3, [r7, #5]
 80013b4:	f1c3 0213 	rsb	r2, r3, #19
 80013b8:	7bfb      	ldrb	r3, [r7, #15]
 80013ba:	0059      	lsls	r1, r3, #1
 80013bc:	79bb      	ldrb	r3, [r7, #6]
 80013be:	2046      	movs	r0, #70	; 0x46
 80013c0:	fb00 f303 	mul.w	r3, r0, r3
 80013c4:	3339      	adds	r3, #57	; 0x39
 80013c6:	440b      	add	r3, r1
 80013c8:	495f      	ldr	r1, [pc, #380]	; (8001548 <vfd_print_symbol+0x1fc>)
 80013ca:	20c6      	movs	r0, #198	; 0xc6
 80013cc:	fb00 f202 	mul.w	r2, r0, r2
 80013d0:	440a      	add	r2, r1
 80013d2:	4413      	add	r3, r2
 80013d4:	7819      	ldrb	r1, [r3, #0]
 80013d6:	797b      	ldrb	r3, [r7, #5]
 80013d8:	f1c3 0213 	rsb	r2, r3, #19
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
 80013de:	0058      	lsls	r0, r3, #1
 80013e0:	79bb      	ldrb	r3, [r7, #6]
 80013e2:	2446      	movs	r4, #70	; 0x46
 80013e4:	fb04 f303 	mul.w	r3, r4, r3
 80013e8:	3339      	adds	r3, #57	; 0x39
 80013ea:	4403      	add	r3, r0
 80013ec:	f041 0108 	orr.w	r1, r1, #8
 80013f0:	b2cc      	uxtb	r4, r1
 80013f2:	4955      	ldr	r1, [pc, #340]	; (8001548 <vfd_print_symbol+0x1fc>)
 80013f4:	20c6      	movs	r0, #198	; 0xc6
 80013f6:	fb00 f202 	mul.w	r2, r0, r2
 80013fa:	440a      	add	r2, r1
 80013fc:	4413      	add	r3, r2
 80013fe:	4622      	mov	r2, r4
 8001400:	701a      	strb	r2, [r3, #0]
				output_screen_buff_bin[19 - offset][(w * 2) + (58 + (70 * line))] |= BIT_SIN;
 8001402:	797b      	ldrb	r3, [r7, #5]
 8001404:	f1c3 0213 	rsb	r2, r3, #19
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	0059      	lsls	r1, r3, #1
 800140c:	79bb      	ldrb	r3, [r7, #6]
 800140e:	2046      	movs	r0, #70	; 0x46
 8001410:	fb00 f303 	mul.w	r3, r0, r3
 8001414:	333a      	adds	r3, #58	; 0x3a
 8001416:	440b      	add	r3, r1
 8001418:	494b      	ldr	r1, [pc, #300]	; (8001548 <vfd_print_symbol+0x1fc>)
 800141a:	20c6      	movs	r0, #198	; 0xc6
 800141c:	fb00 f202 	mul.w	r2, r0, r2
 8001420:	440a      	add	r2, r1
 8001422:	4413      	add	r3, r2
 8001424:	7819      	ldrb	r1, [r3, #0]
 8001426:	797b      	ldrb	r3, [r7, #5]
 8001428:	f1c3 0213 	rsb	r2, r3, #19
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	0058      	lsls	r0, r3, #1
 8001430:	79bb      	ldrb	r3, [r7, #6]
 8001432:	2446      	movs	r4, #70	; 0x46
 8001434:	fb04 f303 	mul.w	r3, r4, r3
 8001438:	333a      	adds	r3, #58	; 0x3a
 800143a:	4403      	add	r3, r0
 800143c:	f041 0108 	orr.w	r1, r1, #8
 8001440:	b2cc      	uxtb	r4, r1
 8001442:	4941      	ldr	r1, [pc, #260]	; (8001548 <vfd_print_symbol+0x1fc>)
 8001444:	20c6      	movs	r0, #198	; 0xc6
 8001446:	fb00 f202 	mul.w	r2, r0, r2
 800144a:	440a      	add	r2, r1
 800144c:	4413      	add	r3, r2
 800144e:	4622      	mov	r2, r4
 8001450:	701a      	strb	r2, [r3, #0]
 8001452:	e04f      	b.n	80014f4 <vfd_print_symbol+0x1a8>
			  }
			  else
			  {
				output_screen_buff_bin[19 - offset][(w * 2) + (57 + (70 * line))] &= ~BIT_SIN;
 8001454:	797b      	ldrb	r3, [r7, #5]
 8001456:	f1c3 0213 	rsb	r2, r3, #19
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	0059      	lsls	r1, r3, #1
 800145e:	79bb      	ldrb	r3, [r7, #6]
 8001460:	2046      	movs	r0, #70	; 0x46
 8001462:	fb00 f303 	mul.w	r3, r0, r3
 8001466:	3339      	adds	r3, #57	; 0x39
 8001468:	440b      	add	r3, r1
 800146a:	4937      	ldr	r1, [pc, #220]	; (8001548 <vfd_print_symbol+0x1fc>)
 800146c:	20c6      	movs	r0, #198	; 0xc6
 800146e:	fb00 f202 	mul.w	r2, r0, r2
 8001472:	440a      	add	r2, r1
 8001474:	4413      	add	r3, r2
 8001476:	7819      	ldrb	r1, [r3, #0]
 8001478:	797b      	ldrb	r3, [r7, #5]
 800147a:	f1c3 0213 	rsb	r2, r3, #19
 800147e:	7bfb      	ldrb	r3, [r7, #15]
 8001480:	0058      	lsls	r0, r3, #1
 8001482:	79bb      	ldrb	r3, [r7, #6]
 8001484:	2446      	movs	r4, #70	; 0x46
 8001486:	fb04 f303 	mul.w	r3, r4, r3
 800148a:	3339      	adds	r3, #57	; 0x39
 800148c:	4403      	add	r3, r0
 800148e:	f021 0108 	bic.w	r1, r1, #8
 8001492:	b2cc      	uxtb	r4, r1
 8001494:	492c      	ldr	r1, [pc, #176]	; (8001548 <vfd_print_symbol+0x1fc>)
 8001496:	20c6      	movs	r0, #198	; 0xc6
 8001498:	fb00 f202 	mul.w	r2, r0, r2
 800149c:	440a      	add	r2, r1
 800149e:	4413      	add	r3, r2
 80014a0:	4622      	mov	r2, r4
 80014a2:	701a      	strb	r2, [r3, #0]
				output_screen_buff_bin[19 - offset][(w * 2) + (58 + (70 * line))] &= ~BIT_SIN;
 80014a4:	797b      	ldrb	r3, [r7, #5]
 80014a6:	f1c3 0213 	rsb	r2, r3, #19
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	0059      	lsls	r1, r3, #1
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	2046      	movs	r0, #70	; 0x46
 80014b2:	fb00 f303 	mul.w	r3, r0, r3
 80014b6:	333a      	adds	r3, #58	; 0x3a
 80014b8:	440b      	add	r3, r1
 80014ba:	4923      	ldr	r1, [pc, #140]	; (8001548 <vfd_print_symbol+0x1fc>)
 80014bc:	20c6      	movs	r0, #198	; 0xc6
 80014be:	fb00 f202 	mul.w	r2, r0, r2
 80014c2:	440a      	add	r2, r1
 80014c4:	4413      	add	r3, r2
 80014c6:	7819      	ldrb	r1, [r3, #0]
 80014c8:	797b      	ldrb	r3, [r7, #5]
 80014ca:	f1c3 0213 	rsb	r2, r3, #19
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	0058      	lsls	r0, r3, #1
 80014d2:	79bb      	ldrb	r3, [r7, #6]
 80014d4:	2446      	movs	r4, #70	; 0x46
 80014d6:	fb04 f303 	mul.w	r3, r4, r3
 80014da:	333a      	adds	r3, #58	; 0x3a
 80014dc:	4403      	add	r3, r0
 80014de:	f021 0108 	bic.w	r1, r1, #8
 80014e2:	b2cc      	uxtb	r4, r1
 80014e4:	4918      	ldr	r1, [pc, #96]	; (8001548 <vfd_print_symbol+0x1fc>)
 80014e6:	20c6      	movs	r0, #198	; 0xc6
 80014e8:	fb00 f202 	mul.w	r2, r0, r2
 80014ec:	440a      	add	r2, r1
 80014ee:	4413      	add	r3, r2
 80014f0:	4622      	mov	r2, r4
 80014f2:	701a      	strb	r2, [r3, #0]
			  }
			  w++;
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	3301      	adds	r3, #1
 80014f8:	73fb      	strb	r3, [r7, #15]
			for (int8_t s = 4; s >= 0; s--)
 80014fa:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	3b01      	subs	r3, #1
 8001502:	b2db      	uxtb	r3, r3
 8001504:	733b      	strb	r3, [r7, #12]
 8001506:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800150a:	2b00      	cmp	r3, #0
 800150c:	f6bf af3f 	bge.w	800138e <vfd_print_symbol+0x42>
		for (uint8_t j = 0; j < 7; j++)
 8001510:	7b7b      	ldrb	r3, [r7, #13]
 8001512:	3301      	adds	r3, #1
 8001514:	737b      	strb	r3, [r7, #13]
 8001516:	7b7b      	ldrb	r3, [r7, #13]
 8001518:	2b06      	cmp	r3, #6
 800151a:	f67f af35 	bls.w	8001388 <vfd_print_symbol+0x3c>
			}
		}
		offset++;
 800151e:	797b      	ldrb	r3, [r7, #5]
 8001520:	3301      	adds	r3, #1
 8001522:	717b      	strb	r3, [r7, #5]
		w = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = amount; i > 0; i--)
 8001528:	7bbb      	ldrb	r3, [r7, #14]
 800152a:	3b01      	subs	r3, #1
 800152c:	73bb      	strb	r3, [r7, #14]
 800152e:	7bbb      	ldrb	r3, [r7, #14]
 8001530:	2b00      	cmp	r3, #0
 8001532:	f47f af26 	bne.w	8001382 <vfd_print_symbol+0x36>
	}
	return amount;
 8001536:	793b      	ldrb	r3, [r7, #4]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bc90      	pop	{r4, r7}
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	080081bc 	.word	0x080081bc
 8001548:	20000658 	.word	0x20000658

0800154c <vfd_display_error>:

void vfd_display_error(uint8_t line)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
	vfd_clear_line(1);
 8001556:	2001      	movs	r0, #1
 8001558:	f7ff fd6c 	bl	8001034 <vfd_clear_line>
	vfd_print("ERROR!!!", line, 5);
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	2205      	movs	r2, #5
 8001560:	4619      	mov	r1, r3
 8001562:	4818      	ldr	r0, [pc, #96]	; (80015c4 <vfd_display_error+0x78>)
 8001564:	f7ff fddc 	bl	8001120 <vfd_print>
	HAL_Delay(400);
 8001568:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800156c:	f000 ffa4 	bl	80024b8 <HAL_Delay>
	vfd_clear_line(1);
 8001570:	2001      	movs	r0, #1
 8001572:	f7ff fd5f 	bl	8001034 <vfd_clear_line>
	HAL_Delay(400);
 8001576:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800157a:	f000 ff9d 	bl	80024b8 <HAL_Delay>
	vfd_print("ERROR!!!", line, 5);
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	2205      	movs	r2, #5
 8001582:	4619      	mov	r1, r3
 8001584:	480f      	ldr	r0, [pc, #60]	; (80015c4 <vfd_display_error+0x78>)
 8001586:	f7ff fdcb 	bl	8001120 <vfd_print>
	HAL_Delay(400);
 800158a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800158e:	f000 ff93 	bl	80024b8 <HAL_Delay>
	vfd_clear_line(1);
 8001592:	2001      	movs	r0, #1
 8001594:	f7ff fd4e 	bl	8001034 <vfd_clear_line>
	HAL_Delay(400);
 8001598:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800159c:	f000 ff8c 	bl	80024b8 <HAL_Delay>
	vfd_print("ERROR!!!", line, 5);
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	2205      	movs	r2, #5
 80015a4:	4619      	mov	r1, r3
 80015a6:	4807      	ldr	r0, [pc, #28]	; (80015c4 <vfd_display_error+0x78>)
 80015a8:	f7ff fdba 	bl	8001120 <vfd_print>
	HAL_Delay(400);
 80015ac:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80015b0:	f000 ff82 	bl	80024b8 <HAL_Delay>
	vfd_clear_line(1);
 80015b4:	2001      	movs	r0, #1
 80015b6:	f7ff fd3d 	bl	8001034 <vfd_clear_line>
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	08008034 	.word	0x08008034

080015c8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80015d0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80015d4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80015d8:	f003 0301 	and.w	r3, r3, #1
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d013      	beq.n	8001608 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80015e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80015e4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80015e8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d00b      	beq.n	8001608 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80015f0:	e000      	b.n	80015f4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80015f2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80015f4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d0f9      	beq.n	80015f2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80015fe:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001608:	687b      	ldr	r3, [r7, #4]
}
 800160a:	4618      	mov	r0, r3
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
	...

08001618 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001618:	b4b0      	push	{r4, r5, r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
	static uint16_t counter = 0;

	if(htim->Instance == htim1.Instance)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b1a      	ldr	r3, [pc, #104]	; (8001690 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	429a      	cmp	r2, r3
 800162a:	d117      	bne.n	800165c <HAL_TIM_PeriodElapsedCallback+0x44>
	{
		GPIOA->ODR = (GPIOA->ODR & 0x00) | output_screen_buff_bin[0][counter];
 800162c:	4b19      	ldr	r3, [pc, #100]	; (8001694 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800162e:	695b      	ldr	r3, [r3, #20]
 8001630:	4b19      	ldr	r3, [pc, #100]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001632:	881b      	ldrh	r3, [r3, #0]
 8001634:	461a      	mov	r2, r3
 8001636:	4b19      	ldr	r3, [pc, #100]	; (800169c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001638:	5c9a      	ldrb	r2, [r3, r2]
 800163a:	4b16      	ldr	r3, [pc, #88]	; (8001694 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800163c:	615a      	str	r2, [r3, #20]
		if(++counter > 3960)
 800163e:	4b16      	ldr	r3, [pc, #88]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	3301      	adds	r3, #1
 8001644:	b29a      	uxth	r2, r3
 8001646:	4b14      	ldr	r3, [pc, #80]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001648:	801a      	strh	r2, [r3, #0]
 800164a:	4b13      	ldr	r3, [pc, #76]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800164c:	881b      	ldrh	r3, [r3, #0]
 800164e:	f640 7278 	movw	r2, #3960	; 0xf78
 8001652:	4293      	cmp	r3, r2
 8001654:	d902      	bls.n	800165c <HAL_TIM_PeriodElapsedCallback+0x44>
			counter = 0;
 8001656:	4b10      	ldr	r3, [pc, #64]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001658:	2200      	movs	r2, #0
 800165a:	801a      	strh	r2, [r3, #0]
	}
	if(htim->Instance == htim3.Instance)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	429a      	cmp	r2, r3
 8001666:	d10e      	bne.n	8001686 <HAL_TIM_PeriodElapsedCallback+0x6e>
	{
		flag_time_inc++;
 8001668:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	3301      	adds	r3, #1
 800166e:	b2da      	uxtb	r2, r3
 8001670:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001672:	701a      	strb	r2, [r3, #0]
		unix_time++;
 8001674:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167a:	1c54      	adds	r4, r2, #1
 800167c:	f143 0500 	adc.w	r5, r3, #0
 8001680:	4b09      	ldr	r3, [pc, #36]	; (80016a8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001682:	e9c3 4500 	strd	r4, r5, [r3]
	}

}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	bcb0      	pop	{r4, r5, r7}
 800168e:	4770      	bx	lr
 8001690:	20001628 	.word	0x20001628
 8001694:	40020000 	.word	0x40020000
 8001698:	20001756 	.word	0x20001756
 800169c:	20000658 	.word	0x20000658
 80016a0:	200016b8 	.word	0x200016b8
 80016a4:	20001754 	.word	0x20001754
 80016a8:	20001748 	.word	0x20001748

080016ac <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	Wifi_RxCallBack();
 80016b4:	f7ff f91a 	bl	80008ec <Wifi_RxCallBack>
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016c2:	b08d      	sub	sp, #52	; 0x34
 80016c4:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016c6:	f000 fe85 	bl	80023d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ca:	f000 f8f9 	bl	80018c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ce:	f000 fad5 	bl	8001c7c <MX_GPIO_Init>
  MX_SPI1_Init();
 80016d2:	f000 f95f 	bl	8001994 <MX_SPI1_Init>
  MX_TIM1_Init();
 80016d6:	f000 f993 	bl	8001a00 <MX_TIM1_Init>
  MX_TIM2_Init();
 80016da:	f000 f9e1 	bl	8001aa0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80016de:	f000 faa3 	bl	8001c28 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80016e2:	f000 fa53 	bl	8001b8c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80016e6:	2100      	movs	r1, #0
 80016e8:	4864      	ldr	r0, [pc, #400]	; (800187c <main+0x1bc>)
 80016ea:	f002 f837 	bl	800375c <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 80016ee:	4864      	ldr	r0, [pc, #400]	; (8001880 <main+0x1c0>)
 80016f0:	f001 ff78 	bl	80035e4 <HAL_TIM_Base_Start_IT>

  init_array();
 80016f4:	f7ff fb6e 	bl	8000dd4 <init_array>
  vfd_print("...", 0, 0);
 80016f8:	2200      	movs	r2, #0
 80016fa:	2100      	movs	r1, #0
 80016fc:	4861      	ldr	r0, [pc, #388]	; (8001884 <main+0x1c4>)
 80016fe:	f7ff fd0f 	bl	8001120 <vfd_print>
  HAL_Delay(5000);
 8001702:	f241 3088 	movw	r0, #5000	; 0x1388
 8001706:	f000 fed7 	bl	80024b8 <HAL_Delay>

  while(!esp_init())
 800170a:	e002      	b.n	8001712 <main+0x52>
	  vfd_display_error(1);
 800170c:	2001      	movs	r0, #1
 800170e:	f7ff ff1d 	bl	800154c <vfd_display_error>
  while(!esp_init())
 8001712:	f000 fb1f 	bl	8001d54 <esp_init>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d0f7      	beq.n	800170c <main+0x4c>

  vfd_print("", 0, 5);
 800171c:	2205      	movs	r2, #5
 800171e:	2100      	movs	r1, #0
 8001720:	4859      	ldr	r0, [pc, #356]	; (8001888 <main+0x1c8>)
 8001722:	f7ff fcfd 	bl	8001120 <vfd_print>
  vfd_print("!", 1, 4);
 8001726:	2204      	movs	r2, #4
 8001728:	2101      	movs	r1, #1
 800172a:	4858      	ldr	r0, [pc, #352]	; (800188c <main+0x1cc>)
 800172c:	f7ff fcf8 	bl	8001120 <vfd_print>

  uint8_t fail_counter = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	75fb      	strb	r3, [r7, #23]
  while(!esp_get_time())
 8001734:	e01a      	b.n	800176c <main+0xac>
  {
	  vfd_clear();
 8001736:	f7ff fc49 	bl	8000fcc <vfd_clear>
	  vfd_print("   (", 0, 0);
 800173a:	2200      	movs	r2, #0
 800173c:	2100      	movs	r1, #0
 800173e:	4854      	ldr	r0, [pc, #336]	; (8001890 <main+0x1d0>)
 8001740:	f7ff fcee 	bl	8001120 <vfd_print>
	  if(fail_counter++ > 5)
 8001744:	7dfb      	ldrb	r3, [r7, #23]
 8001746:	1c5a      	adds	r2, r3, #1
 8001748:	75fa      	strb	r2, [r7, #23]
 800174a:	2b05      	cmp	r3, #5
 800174c:	d90a      	bls.n	8001764 <main+0xa4>
	  {
		  while(!esp_init())
 800174e:	e002      	b.n	8001756 <main+0x96>
			  vfd_display_error(1);
 8001750:	2001      	movs	r0, #1
 8001752:	f7ff fefb 	bl	800154c <vfd_display_error>
		  while(!esp_init())
 8001756:	f000 fafd 	bl	8001d54 <esp_init>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d0f7      	beq.n	8001750 <main+0x90>
		  fail_counter = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	75fb      	strb	r3, [r7, #23]
	  }
	  HAL_Delay(500);
 8001764:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001768:	f000 fea6 	bl	80024b8 <HAL_Delay>
  while(!esp_get_time())
 800176c:	f000 fb66 	bl	8001e3c <esp_get_time>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0df      	beq.n	8001736 <main+0x76>
  }
  HAL_TIM_Base_Start_IT(&htim3);
 8001776:	4847      	ldr	r0, [pc, #284]	; (8001894 <main+0x1d4>)
 8001778:	f001 ff34 	bl	80035e4 <HAL_TIM_Base_Start_IT>
  vfd_clear();
 800177c:	f7ff fc26 	bl	8000fcc <vfd_clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	if(flag_time_inc)
 8001780:	4b45      	ldr	r3, [pc, #276]	; (8001898 <main+0x1d8>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d064      	beq.n	8001852 <main+0x192>
	{
		static uint8_t flag_dot = 0x00;
		static char dot_char;
		current_time = localtime(&unix_time);
 8001788:	4844      	ldr	r0, [pc, #272]	; (800189c <main+0x1dc>)
 800178a:	f003 ff41 	bl	8005610 <localtime>
 800178e:	4603      	mov	r3, r0
 8001790:	4a43      	ldr	r2, [pc, #268]	; (80018a0 <main+0x1e0>)
 8001792:	6013      	str	r3, [r2, #0]

		if(flag_dot)
 8001794:	4b43      	ldr	r3, [pc, #268]	; (80018a4 <main+0x1e4>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d003      	beq.n	80017a4 <main+0xe4>
			dot_char = ':';
 800179c:	4b42      	ldr	r3, [pc, #264]	; (80018a8 <main+0x1e8>)
 800179e:	223a      	movs	r2, #58	; 0x3a
 80017a0:	701a      	strb	r2, [r3, #0]
 80017a2:	e002      	b.n	80017aa <main+0xea>

		else
			dot_char = SYM_A_DOUBLE_DOT;
 80017a4:	4b40      	ldr	r3, [pc, #256]	; (80018a8 <main+0x1e8>)
 80017a6:	2202      	movs	r2, #2
 80017a8:	701a      	strb	r2, [r3, #0]

		char time_string[20];
		sprintf(time_string, "%.2d%c%.2d%c%.2d%c%s",	current_time->tm_hour,
 80017aa:	4b3d      	ldr	r3, [pc, #244]	; (80018a0 <main+0x1e0>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689c      	ldr	r4, [r3, #8]
 80017b0:	4b3d      	ldr	r3, [pc, #244]	; (80018a8 <main+0x1e8>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	469c      	mov	ip, r3
													dot_char,
													current_time->tm_min,
 80017b6:	4b3a      	ldr	r3, [pc, #232]	; (80018a0 <main+0x1e0>)
 80017b8:	681b      	ldr	r3, [r3, #0]
		sprintf(time_string, "%.2d%c%.2d%c%.2d%c%s",	current_time->tm_hour,
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	4a3a      	ldr	r2, [pc, #232]	; (80018a8 <main+0x1e8>)
 80017be:	7812      	ldrb	r2, [r2, #0]
 80017c0:	4615      	mov	r5, r2
													dot_char,
													current_time->tm_sec,
 80017c2:	4a37      	ldr	r2, [pc, #220]	; (80018a0 <main+0x1e0>)
 80017c4:	6812      	ldr	r2, [r2, #0]
		sprintf(time_string, "%.2d%c%.2d%c%.2d%c%s",	current_time->tm_hour,
 80017c6:	6812      	ldr	r2, [r2, #0]
 80017c8:	4938      	ldr	r1, [pc, #224]	; (80018ac <main+0x1ec>)
 80017ca:	7809      	ldrb	r1, [r1, #0]
 80017cc:	b2c9      	uxtb	r1, r1
 80017ce:	460e      	mov	r6, r1
													sync_char,
													weeks[current_time->tm_wday]);
 80017d0:	4933      	ldr	r1, [pc, #204]	; (80018a0 <main+0x1e0>)
 80017d2:	6809      	ldr	r1, [r1, #0]
 80017d4:	6989      	ldr	r1, [r1, #24]
		sprintf(time_string, "%.2d%c%.2d%c%.2d%c%s",	current_time->tm_hour,
 80017d6:	4836      	ldr	r0, [pc, #216]	; (80018b0 <main+0x1f0>)
 80017d8:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 80017dc:	4638      	mov	r0, r7
 80017de:	9104      	str	r1, [sp, #16]
 80017e0:	9603      	str	r6, [sp, #12]
 80017e2:	9202      	str	r2, [sp, #8]
 80017e4:	9501      	str	r5, [sp, #4]
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	4663      	mov	r3, ip
 80017ea:	4622      	mov	r2, r4
 80017ec:	4931      	ldr	r1, [pc, #196]	; (80018b4 <main+0x1f4>)
 80017ee:	f004 f937 	bl	8005a60 <siprintf>

		vfd_print(time_string, 0, 0);
 80017f2:	463b      	mov	r3, r7
 80017f4:	2200      	movs	r2, #0
 80017f6:	2100      	movs	r1, #0
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fc91 	bl	8001120 <vfd_print>
		sprintf(time_string, "%.2d %s %d ",		current_time->tm_mday,
 80017fe:	4b28      	ldr	r3, [pc, #160]	; (80018a0 <main+0x1e0>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	68da      	ldr	r2, [r3, #12]
													months[current_time->tm_mon],
 8001804:	4b26      	ldr	r3, [pc, #152]	; (80018a0 <main+0x1e0>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	691b      	ldr	r3, [r3, #16]
		sprintf(time_string, "%.2d %s %d ",		current_time->tm_mday,
 800180a:	492b      	ldr	r1, [pc, #172]	; (80018b8 <main+0x1f8>)
 800180c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
													current_time->tm_year + 1900);
 8001810:	4b23      	ldr	r3, [pc, #140]	; (80018a0 <main+0x1e0>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	695b      	ldr	r3, [r3, #20]
		sprintf(time_string, "%.2d %s %d ",		current_time->tm_mday,
 8001816:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800181a:	4638      	mov	r0, r7
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	460b      	mov	r3, r1
 8001820:	4926      	ldr	r1, [pc, #152]	; (80018bc <main+0x1fc>)
 8001822:	f004 f91d 	bl	8005a60 <siprintf>
		vfd_print(time_string, 1, 0);
 8001826:	463b      	mov	r3, r7
 8001828:	2200      	movs	r2, #0
 800182a:	2101      	movs	r1, #1
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff fc77 	bl	8001120 <vfd_print>
		flag_dot = !flag_dot;
 8001832:	4b1c      	ldr	r3, [pc, #112]	; (80018a4 <main+0x1e4>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	bf0c      	ite	eq
 800183a:	2301      	moveq	r3, #1
 800183c:	2300      	movne	r3, #0
 800183e:	b2db      	uxtb	r3, r3
 8001840:	461a      	mov	r2, r3
 8001842:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <main+0x1e4>)
 8001844:	701a      	strb	r2, [r3, #0]
		flag_time_inc--;
 8001846:	4b14      	ldr	r3, [pc, #80]	; (8001898 <main+0x1d8>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	3b01      	subs	r3, #1
 800184c:	b2da      	uxtb	r2, r3
 800184e:	4b12      	ldr	r3, [pc, #72]	; (8001898 <main+0x1d8>)
 8001850:	701a      	strb	r2, [r3, #0]
	}

	if(unix_time % 43200 == 0)
 8001852:	4b12      	ldr	r3, [pc, #72]	; (800189c <main+0x1dc>)
 8001854:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001858:	f64a 02c0 	movw	r2, #43200	; 0xa8c0
 800185c:	f04f 0300 	mov.w	r3, #0
 8001860:	f7fe fd26 	bl	80002b0 <__aeabi_ldivmod>
 8001864:	4313      	orrs	r3, r2
 8001866:	d18b      	bne.n	8001780 <main+0xc0>
	{
	  sync_char = SYM_SINC;
 8001868:	4b10      	ldr	r3, [pc, #64]	; (80018ac <main+0x1ec>)
 800186a:	2203      	movs	r2, #3
 800186c:	701a      	strb	r2, [r3, #0]
	  esp_get_time();
 800186e:	f000 fae5 	bl	8001e3c <esp_get_time>
	  sync_char = ' ';
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <main+0x1ec>)
 8001874:	2220      	movs	r2, #32
 8001876:	701a      	strb	r2, [r3, #0]
	if(flag_time_inc)
 8001878:	e782      	b.n	8001780 <main+0xc0>
 800187a:	bf00      	nop
 800187c:	20001670 	.word	0x20001670
 8001880:	20001628 	.word	0x20001628
 8001884:	08008124 	.word	0x08008124
 8001888:	08008138 	.word	0x08008138
 800188c:	08008144 	.word	0x08008144
 8001890:	08008154 	.word	0x08008154
 8001894:	200016b8 	.word	0x200016b8
 8001898:	20001754 	.word	0x20001754
 800189c:	20001748 	.word	0x20001748
 80018a0:	20001750 	.word	0x20001750
 80018a4:	20001758 	.word	0x20001758
 80018a8:	20001759 	.word	0x20001759
 80018ac:	2000007c 	.word	0x2000007c
 80018b0:	20000030 	.word	0x20000030
 80018b4:	08008174 	.word	0x08008174
 80018b8:	2000004c 	.word	0x2000004c
 80018bc:	0800818c 	.word	0x0800818c

080018c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b094      	sub	sp, #80	; 0x50
 80018c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018c6:	f107 0320 	add.w	r3, r7, #32
 80018ca:	2230      	movs	r2, #48	; 0x30
 80018cc:	2100      	movs	r1, #0
 80018ce:	4618      	mov	r0, r3
 80018d0:	f003 ffce 	bl	8005870 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018d4:	f107 030c 	add.w	r3, r7, #12
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018e4:	2300      	movs	r3, #0
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	4b28      	ldr	r3, [pc, #160]	; (800198c <SystemClock_Config+0xcc>)
 80018ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ec:	4a27      	ldr	r2, [pc, #156]	; (800198c <SystemClock_Config+0xcc>)
 80018ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f2:	6413      	str	r3, [r2, #64]	; 0x40
 80018f4:	4b25      	ldr	r3, [pc, #148]	; (800198c <SystemClock_Config+0xcc>)
 80018f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001900:	2300      	movs	r3, #0
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	4b22      	ldr	r3, [pc, #136]	; (8001990 <SystemClock_Config+0xd0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800190c:	4a20      	ldr	r2, [pc, #128]	; (8001990 <SystemClock_Config+0xd0>)
 800190e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001912:	6013      	str	r3, [r2, #0]
 8001914:	4b1e      	ldr	r3, [pc, #120]	; (8001990 <SystemClock_Config+0xd0>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800191c:	607b      	str	r3, [r7, #4]
 800191e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001920:	2301      	movs	r3, #1
 8001922:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001924:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001928:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800192a:	2302      	movs	r3, #2
 800192c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800192e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001932:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001934:	2319      	movs	r3, #25
 8001936:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001938:	23a8      	movs	r3, #168	; 0xa8
 800193a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800193c:	2302      	movs	r3, #2
 800193e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001940:	2304      	movs	r3, #4
 8001942:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001944:	f107 0320 	add.w	r3, r7, #32
 8001948:	4618      	mov	r0, r3
 800194a:	f001 f91b 	bl	8002b84 <HAL_RCC_OscConfig>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001954:	f000 faa6 	bl	8001ea4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001958:	230f      	movs	r3, #15
 800195a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800195c:	2302      	movs	r3, #2
 800195e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001964:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001968:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800196a:	2300      	movs	r3, #0
 800196c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800196e:	f107 030c 	add.w	r3, r7, #12
 8001972:	2102      	movs	r1, #2
 8001974:	4618      	mov	r0, r3
 8001976:	f001 fb7d 	bl	8003074 <HAL_RCC_ClockConfig>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001980:	f000 fa90 	bl	8001ea4 <Error_Handler>
  }
}
 8001984:	bf00      	nop
 8001986:	3750      	adds	r7, #80	; 0x50
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40023800 	.word	0x40023800
 8001990:	40007000 	.word	0x40007000

08001994 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001998:	4b17      	ldr	r3, [pc, #92]	; (80019f8 <MX_SPI1_Init+0x64>)
 800199a:	4a18      	ldr	r2, [pc, #96]	; (80019fc <MX_SPI1_Init+0x68>)
 800199c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800199e:	4b16      	ldr	r3, [pc, #88]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019a6:	4b14      	ldr	r3, [pc, #80]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019ac:	4b12      	ldr	r3, [pc, #72]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019b2:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019b8:	4b0f      	ldr	r3, [pc, #60]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019c6:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019cc:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019d8:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019da:	2200      	movs	r2, #0
 80019dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019e0:	220a      	movs	r2, #10
 80019e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019e4:	4804      	ldr	r0, [pc, #16]	; (80019f8 <MX_SPI1_Init+0x64>)
 80019e6:	f001 fd25 	bl	8003434 <HAL_SPI_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019f0:	f000 fa58 	bl	8001ea4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200015d0 	.word	0x200015d0
 80019fc:	40013000 	.word	0x40013000

08001a00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a06:	f107 0308 	add.w	r3, r7, #8
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a14:	463b      	mov	r3, r7
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a1e:	4a1f      	ldr	r2, [pc, #124]	; (8001a9c <MX_TIM1_Init+0x9c>)
 8001a20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 39;
 8001a22:	4b1d      	ldr	r3, [pc, #116]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a24:	2227      	movs	r2, #39	; 0x27
 8001a26:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a28:	4b1b      	ldr	r3, [pc, #108]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7;
 8001a2e:	4b1a      	ldr	r3, [pc, #104]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a30:	2207      	movs	r2, #7
 8001a32:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a34:	4b18      	ldr	r3, [pc, #96]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a3a:	4b17      	ldr	r3, [pc, #92]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a40:	4b15      	ldr	r3, [pc, #84]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a46:	4814      	ldr	r0, [pc, #80]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a48:	f001 fd7d 	bl	8003546 <HAL_TIM_Base_Init>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8001a52:	f000 fa27 	bl	8001ea4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a5c:	f107 0308 	add.w	r3, r7, #8
 8001a60:	4619      	mov	r1, r3
 8001a62:	480d      	ldr	r0, [pc, #52]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a64:	f002 f8f4 	bl	8003c50 <HAL_TIM_ConfigClockSource>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8001a6e:	f000 fa19 	bl	8001ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a72:	2300      	movs	r3, #0
 8001a74:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a7a:	463b      	mov	r3, r7
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4806      	ldr	r0, [pc, #24]	; (8001a98 <MX_TIM1_Init+0x98>)
 8001a80:	f002 fca2 	bl	80043c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8001a8a:	f000 fa0b 	bl	8001ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a8e:	bf00      	nop
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20001628 	.word	0x20001628
 8001a9c:	40010000 	.word	0x40010000

08001aa0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08e      	sub	sp, #56	; 0x38
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aa6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab4:	f107 0320 	add.w	r3, r7, #32
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	611a      	str	r2, [r3, #16]
 8001acc:	615a      	str	r2, [r3, #20]
 8001ace:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ad0:	4b2d      	ldr	r3, [pc, #180]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001ad2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ad6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8;
 8001ad8:	4b2b      	ldr	r3, [pc, #172]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001ada:	2208      	movs	r2, #8
 8001adc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ade:	4b2a      	ldr	r3, [pc, #168]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 530;
 8001ae4:	4b28      	ldr	r3, [pc, #160]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001ae6:	f240 2212 	movw	r2, #530	; 0x212
 8001aea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aec:	4b26      	ldr	r3, [pc, #152]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af2:	4b25      	ldr	r3, [pc, #148]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001af8:	4823      	ldr	r0, [pc, #140]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001afa:	f001 fd24 	bl	8003546 <HAL_TIM_Base_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001b04:	f000 f9ce 	bl	8001ea4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b0c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b12:	4619      	mov	r1, r3
 8001b14:	481c      	ldr	r0, [pc, #112]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001b16:	f002 f89b 	bl	8003c50 <HAL_TIM_ConfigClockSource>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001b20:	f000 f9c0 	bl	8001ea4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b24:	4818      	ldr	r0, [pc, #96]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001b26:	f001 fdbf 	bl	80036a8 <HAL_TIM_PWM_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001b30:	f000 f9b8 	bl	8001ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b34:	2300      	movs	r3, #0
 8001b36:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b3c:	f107 0320 	add.w	r3, r7, #32
 8001b40:	4619      	mov	r1, r3
 8001b42:	4811      	ldr	r0, [pc, #68]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001b44:	f002 fc40 	bl	80043c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001b4e:	f000 f9a9 	bl	8001ea4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b52:	2360      	movs	r3, #96	; 0x60
 8001b54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 85;
 8001b56:	2355      	movs	r3, #85	; 0x55
 8001b58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	2200      	movs	r2, #0
 8001b66:	4619      	mov	r1, r3
 8001b68:	4807      	ldr	r0, [pc, #28]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001b6a:	f001 ffaf 	bl	8003acc <HAL_TIM_PWM_ConfigChannel>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001b74:	f000 f996 	bl	8001ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b78:	4803      	ldr	r0, [pc, #12]	; (8001b88 <MX_TIM2_Init+0xe8>)
 8001b7a:	f000 fa6b 	bl	8002054 <HAL_TIM_MspPostInit>

}
 8001b7e:	bf00      	nop
 8001b80:	3738      	adds	r7, #56	; 0x38
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20001670 	.word	0x20001670

08001b8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b92:	f107 0308 	add.w	r3, r7, #8
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	609a      	str	r2, [r3, #8]
 8001b9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba0:	463b      	mov	r3, r7
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ba8:	4b1d      	ldr	r3, [pc, #116]	; (8001c20 <MX_TIM3_Init+0x94>)
 8001baa:	4a1e      	ldr	r2, [pc, #120]	; (8001c24 <MX_TIM3_Init+0x98>)
 8001bac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8001bae:	4b1c      	ldr	r3, [pc, #112]	; (8001c20 <MX_TIM3_Init+0x94>)
 8001bb0:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001bb4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb6:	4b1a      	ldr	r3, [pc, #104]	; (8001c20 <MX_TIM3_Init+0x94>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001bbc:	4b18      	ldr	r3, [pc, #96]	; (8001c20 <MX_TIM3_Init+0x94>)
 8001bbe:	f242 720f 	movw	r2, #9999	; 0x270f
 8001bc2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc4:	4b16      	ldr	r3, [pc, #88]	; (8001c20 <MX_TIM3_Init+0x94>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bca:	4b15      	ldr	r3, [pc, #84]	; (8001c20 <MX_TIM3_Init+0x94>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001bd0:	4813      	ldr	r0, [pc, #76]	; (8001c20 <MX_TIM3_Init+0x94>)
 8001bd2:	f001 fcb8 	bl	8003546 <HAL_TIM_Base_Init>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001bdc:	f000 f962 	bl	8001ea4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001be0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001be6:	f107 0308 	add.w	r3, r7, #8
 8001bea:	4619      	mov	r1, r3
 8001bec:	480c      	ldr	r0, [pc, #48]	; (8001c20 <MX_TIM3_Init+0x94>)
 8001bee:	f002 f82f 	bl	8003c50 <HAL_TIM_ConfigClockSource>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001bf8:	f000 f954 	bl	8001ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c00:	2300      	movs	r3, #0
 8001c02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c04:	463b      	mov	r3, r7
 8001c06:	4619      	mov	r1, r3
 8001c08:	4805      	ldr	r0, [pc, #20]	; (8001c20 <MX_TIM3_Init+0x94>)
 8001c0a:	f002 fbdd 	bl	80043c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001c14:	f000 f946 	bl	8001ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c18:	bf00      	nop
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	200016b8 	.word	0x200016b8
 8001c24:	40000400 	.word	0x40000400

08001c28 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c2c:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <MX_USART1_UART_Init+0x4c>)
 8001c2e:	4a12      	ldr	r2, [pc, #72]	; (8001c78 <MX_USART1_UART_Init+0x50>)
 8001c30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c32:	4b10      	ldr	r3, [pc, #64]	; (8001c74 <MX_USART1_UART_Init+0x4c>)
 8001c34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c3a:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <MX_USART1_UART_Init+0x4c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c40:	4b0c      	ldr	r3, [pc, #48]	; (8001c74 <MX_USART1_UART_Init+0x4c>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c46:	4b0b      	ldr	r3, [pc, #44]	; (8001c74 <MX_USART1_UART_Init+0x4c>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c4c:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <MX_USART1_UART_Init+0x4c>)
 8001c4e:	220c      	movs	r2, #12
 8001c50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c52:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <MX_USART1_UART_Init+0x4c>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c58:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <MX_USART1_UART_Init+0x4c>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c5e:	4805      	ldr	r0, [pc, #20]	; (8001c74 <MX_USART1_UART_Init+0x4c>)
 8001c60:	f002 fc34 	bl	80044cc <HAL_UART_Init>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c6a:	f000 f91b 	bl	8001ea4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20001700 	.word	0x20001700
 8001c78:	40011000 	.word	0x40011000

08001c7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b088      	sub	sp, #32
 8001c80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c82:	f107 030c 	add.w	r3, r7, #12
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]
 8001c8c:	609a      	str	r2, [r3, #8]
 8001c8e:	60da      	str	r2, [r3, #12]
 8001c90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60bb      	str	r3, [r7, #8]
 8001c96:	4b1f      	ldr	r3, [pc, #124]	; (8001d14 <MX_GPIO_Init+0x98>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	4a1e      	ldr	r2, [pc, #120]	; (8001d14 <MX_GPIO_Init+0x98>)
 8001c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca2:	4b1c      	ldr	r3, [pc, #112]	; (8001d14 <MX_GPIO_Init+0x98>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001caa:	60bb      	str	r3, [r7, #8]
 8001cac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	607b      	str	r3, [r7, #4]
 8001cb2:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <MX_GPIO_Init+0x98>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	4a17      	ldr	r2, [pc, #92]	; (8001d14 <MX_GPIO_Init+0x98>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbe:	4b15      	ldr	r3, [pc, #84]	; (8001d14 <MX_GPIO_Init+0x98>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	607b      	str	r3, [r7, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	603b      	str	r3, [r7, #0]
 8001cce:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <MX_GPIO_Init+0x98>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	4a10      	ldr	r2, [pc, #64]	; (8001d14 <MX_GPIO_Init+0x98>)
 8001cd4:	f043 0302 	orr.w	r3, r3, #2
 8001cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cda:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <MX_GPIO_Init+0x98>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	603b      	str	r3, [r7, #0]
 8001ce4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CLK_Pin|BK_Pin|LAT_Pin|SIN_Pin, GPIO_PIN_RESET);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	210f      	movs	r1, #15
 8001cea:	480b      	ldr	r0, [pc, #44]	; (8001d18 <MX_GPIO_Init+0x9c>)
 8001cec:	f000 ff30 	bl	8002b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLK_Pin BK_Pin LAT_Pin SIN_Pin */
  GPIO_InitStruct.Pin = CLK_Pin|BK_Pin|LAT_Pin|SIN_Pin;
 8001cf0:	230f      	movs	r3, #15
 8001cf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d00:	f107 030c 	add.w	r3, r7, #12
 8001d04:	4619      	mov	r1, r3
 8001d06:	4804      	ldr	r0, [pc, #16]	; (8001d18 <MX_GPIO_Init+0x9c>)
 8001d08:	f000 fd9e 	bl	8002848 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d0c:	bf00      	nop
 8001d0e:	3720      	adds	r7, #32
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40020000 	.word	0x40020000

08001d1c <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
	int DataIdx;
    for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	e009      	b.n	8001d42 <_write+0x26>
    	ITM_SendChar(*ptr++);
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	1c5a      	adds	r2, r3, #1
 8001d32:	60ba      	str	r2, [r7, #8]
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff fc46 	bl	80015c8 <ITM_SendChar>
    for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	dbf1      	blt.n	8001d2e <_write+0x12>
     return len;
 8001d4a:	687b      	ldr	r3, [r7, #4]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3718      	adds	r7, #24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <esp_init>:

uint8_t esp_init()
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
	uint8_t offset = 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	71fb      	strb	r3, [r7, #7]
 	vfd_print("  WiFi:", 0, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2100      	movs	r1, #0
 8001d62:	4833      	ldr	r0, [pc, #204]	; (8001e30 <esp_init+0xdc>)
 8001d64:	f7ff f9dc 	bl	8001120 <vfd_print>

	if(!Wifi_Restart())
 8001d68:	f7fe fe20 	bl	80009ac <Wifi_Restart>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d101      	bne.n	8001d76 <esp_init+0x22>
		return 0x00;
 8001d72:	2300      	movs	r3, #0
 8001d74:	e057      	b.n	8001e26 <esp_init+0xd2>
	HAL_Delay(400);
 8001d76:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001d7a:	f000 fb9d 	bl	80024b8 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 8001d7e:	79fa      	ldrb	r2, [r7, #7]
 8001d80:	2304      	movs	r3, #4
 8001d82:	2101      	movs	r1, #1
 8001d84:	2001      	movs	r0, #1
 8001d86:	f7ff fae1 	bl	800134c <vfd_print_symbol>
	offset += 4;
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	71fb      	strb	r3, [r7, #7]

	if(!Wifi_Init())
 8001d90:	f7fe fdd0 	bl	8000934 <Wifi_Init>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <esp_init+0x4a>
		return 0x00;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	e043      	b.n	8001e26 <esp_init+0xd2>
	HAL_Delay(400);
 8001d9e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001da2:	f000 fb89 	bl	80024b8 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 8001da6:	79fa      	ldrb	r2, [r7, #7]
 8001da8:	2304      	movs	r3, #4
 8001daa:	2101      	movs	r1, #1
 8001dac:	2001      	movs	r0, #1
 8001dae:	f7ff facd 	bl	800134c <vfd_print_symbol>
	offset += 4;
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	3304      	adds	r3, #4
 8001db6:	71fb      	strb	r3, [r7, #7]

	if(!Wifi_SetMode(WifiMode_StationAndSoftAp))
 8001db8:	2003      	movs	r0, #3
 8001dba:	f7fe fe2d 	bl	8000a18 <Wifi_SetMode>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <esp_init+0x74>
		return 0x00;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	e02e      	b.n	8001e26 <esp_init+0xd2>
	HAL_Delay(400);
 8001dc8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001dcc:	f000 fb74 	bl	80024b8 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 8001dd0:	79fa      	ldrb	r2, [r7, #7]
 8001dd2:	2304      	movs	r3, #4
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	f7ff fab8 	bl	800134c <vfd_print_symbol>
	offset += 4;
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	3304      	adds	r3, #4
 8001de0:	71fb      	strb	r3, [r7, #7]

	if(!Wifi_TcpIp_SetMultiConnection(0x00))
 8001de2:	2000      	movs	r0, #0
 8001de4:	f7fe fea6 	bl	8000b34 <Wifi_TcpIp_SetMultiConnection>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <esp_init+0x9e>
		return 0x00;
 8001dee:	2300      	movs	r3, #0
 8001df0:	e019      	b.n	8001e26 <esp_init+0xd2>
	HAL_Delay(400);
 8001df2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001df6:	f000 fb5f 	bl	80024b8 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 5);
 8001dfa:	79fa      	ldrb	r2, [r7, #7]
 8001dfc:	2305      	movs	r3, #5
 8001dfe:	2101      	movs	r1, #1
 8001e00:	2001      	movs	r0, #1
 8001e02:	f7ff faa3 	bl	800134c <vfd_print_symbol>
	offset += 5;
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	3305      	adds	r3, #5
 8001e0a:	71fb      	strb	r3, [r7, #7]

	if(!Wifi_Station_ConnectToAp(SSID, Pass, NULL))
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	4909      	ldr	r1, [pc, #36]	; (8001e34 <esp_init+0xe0>)
 8001e10:	4809      	ldr	r0, [pc, #36]	; (8001e38 <esp_init+0xe4>)
 8001e12:	f7fe fe41 	bl	8000a98 <Wifi_Station_ConnectToAp>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d101      	bne.n	8001e20 <esp_init+0xcc>
		return 0x00;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	e002      	b.n	8001e26 <esp_init+0xd2>

	vfd_clear();
 8001e20:	f7ff f8d4 	bl	8000fcc <vfd_clear>
	return 1;
 8001e24:	2301      	movs	r3, #1
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	0800819c 	.word	0x0800819c
 8001e34:	20000010 	.word	0x20000010
 8001e38:	20000000 	.word	0x20000000

08001e3c <esp_get_time>:

uint8_t esp_get_time()
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
	static uint8_t ntp_request[48] = { 0xB1, 0x01, 0x00, 0x00 };

	if(!Wifi_TcpIp_StartUdpConnection(0, ip_ntp, 123, 1))
 8001e40:	2301      	movs	r3, #1
 8001e42:	227b      	movs	r2, #123	; 0x7b
 8001e44:	4914      	ldr	r1, [pc, #80]	; (8001e98 <esp_get_time+0x5c>)
 8001e46:	2000      	movs	r0, #0
 8001e48:	f7fe feb4 	bl	8000bb4 <Wifi_TcpIp_StartUdpConnection>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <esp_get_time+0x1a>
		return 0x00;
 8001e52:	2300      	movs	r3, #0
 8001e54:	e01e      	b.n	8001e94 <esp_get_time+0x58>

	if(!Wifi_TcpIp_SendDataUdp(0, 48, ntp_request))
 8001e56:	4a11      	ldr	r2, [pc, #68]	; (8001e9c <esp_get_time+0x60>)
 8001e58:	2130      	movs	r1, #48	; 0x30
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f7fe ff50 	bl	8000d00 <Wifi_TcpIp_SendDataUdp>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d101      	bne.n	8001e6a <esp_get_time+0x2e>
		return 0x00;
 8001e66:	2300      	movs	r3, #0
 8001e68:	e014      	b.n	8001e94 <esp_get_time+0x58>

	HAL_Delay(2000);
 8001e6a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e6e:	f000 fb23 	bl	80024b8 <HAL_Delay>
	if(!Get_UNIX_Seconds(&unix_time))
 8001e72:	480b      	ldr	r0, [pc, #44]	; (8001ea0 <esp_get_time+0x64>)
 8001e74:	f7fe fcb6 	bl	80007e4 <Get_UNIX_Seconds>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <esp_get_time+0x46>
		return 0x00;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	e008      	b.n	8001e94 <esp_get_time+0x58>

	if(!Wifi_TcpIp_Close(0x00))
 8001e82:	2000      	movs	r0, #0
 8001e84:	f7fe fef4 	bl	8000c70 <Wifi_TcpIp_Close>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d101      	bne.n	8001e92 <esp_get_time+0x56>
		return 0x00;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	e000      	b.n	8001e94 <esp_get_time+0x58>
	return 0x01;
 8001e92:	2301      	movs	r3, #1
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	20000020 	.word	0x20000020
 8001e9c:	20000080 	.word	0x20000080
 8001ea0:	20001748 	.word	0x20001748

08001ea4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ea8:	b672      	cpsid	i
}
 8001eaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eac:	e7fe      	b.n	8001eac <Error_Handler+0x8>
	...

08001eb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	607b      	str	r3, [r7, #4]
 8001eba:	4b10      	ldr	r3, [pc, #64]	; (8001efc <HAL_MspInit+0x4c>)
 8001ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ebe:	4a0f      	ldr	r2, [pc, #60]	; (8001efc <HAL_MspInit+0x4c>)
 8001ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	; (8001efc <HAL_MspInit+0x4c>)
 8001ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ece:	607b      	str	r3, [r7, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	603b      	str	r3, [r7, #0]
 8001ed6:	4b09      	ldr	r3, [pc, #36]	; (8001efc <HAL_MspInit+0x4c>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	4a08      	ldr	r2, [pc, #32]	; (8001efc <HAL_MspInit+0x4c>)
 8001edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee2:	4b06      	ldr	r3, [pc, #24]	; (8001efc <HAL_MspInit+0x4c>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eea:	603b      	str	r3, [r7, #0]
 8001eec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800

08001f00 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	; 0x28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a19      	ldr	r2, [pc, #100]	; (8001f84 <HAL_SPI_MspInit+0x84>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d12b      	bne.n	8001f7a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	613b      	str	r3, [r7, #16]
 8001f26:	4b18      	ldr	r3, [pc, #96]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2a:	4a17      	ldr	r2, [pc, #92]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f30:	6453      	str	r3, [r2, #68]	; 0x44
 8001f32:	4b15      	ldr	r3, [pc, #84]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	4a10      	ldr	r2, [pc, #64]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001f5a:	23a0      	movs	r3, #160	; 0xa0
 8001f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f66:	2303      	movs	r3, #3
 8001f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f6a:	2305      	movs	r3, #5
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6e:	f107 0314 	add.w	r3, r7, #20
 8001f72:	4619      	mov	r1, r3
 8001f74:	4805      	ldr	r0, [pc, #20]	; (8001f8c <HAL_SPI_MspInit+0x8c>)
 8001f76:	f000 fc67 	bl	8002848 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001f7a:	bf00      	nop
 8001f7c:	3728      	adds	r7, #40	; 0x28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40013000 	.word	0x40013000
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40020000 	.word	0x40020000

08001f90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a2a      	ldr	r2, [pc, #168]	; (8002048 <HAL_TIM_Base_MspInit+0xb8>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d11e      	bne.n	8001fe0 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	4b29      	ldr	r3, [pc, #164]	; (800204c <HAL_TIM_Base_MspInit+0xbc>)
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001faa:	4a28      	ldr	r2, [pc, #160]	; (800204c <HAL_TIM_Base_MspInit+0xbc>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fb2:	4b26      	ldr	r3, [pc, #152]	; (800204c <HAL_TIM_Base_MspInit+0xbc>)
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	617b      	str	r3, [r7, #20]
 8001fbc:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	2019      	movs	r0, #25
 8001fc4:	f000 fb77 	bl	80026b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001fc8:	2019      	movs	r0, #25
 8001fca:	f000 fb90 	bl	80026ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	201a      	movs	r0, #26
 8001fd4:	f000 fb6f 	bl	80026b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001fd8:	201a      	movs	r0, #26
 8001fda:	f000 fb88 	bl	80026ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001fde:	e02e      	b.n	800203e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM2)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fe8:	d10e      	bne.n	8002008 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	4b17      	ldr	r3, [pc, #92]	; (800204c <HAL_TIM_Base_MspInit+0xbc>)
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	4a16      	ldr	r2, [pc, #88]	; (800204c <HAL_TIM_Base_MspInit+0xbc>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6413      	str	r3, [r2, #64]	; 0x40
 8001ffa:	4b14      	ldr	r3, [pc, #80]	; (800204c <HAL_TIM_Base_MspInit+0xbc>)
 8001ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	693b      	ldr	r3, [r7, #16]
}
 8002006:	e01a      	b.n	800203e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a10      	ldr	r2, [pc, #64]	; (8002050 <HAL_TIM_Base_MspInit+0xc0>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d115      	bne.n	800203e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	4b0d      	ldr	r3, [pc, #52]	; (800204c <HAL_TIM_Base_MspInit+0xbc>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	4a0c      	ldr	r2, [pc, #48]	; (800204c <HAL_TIM_Base_MspInit+0xbc>)
 800201c:	f043 0302 	orr.w	r3, r3, #2
 8002020:	6413      	str	r3, [r2, #64]	; 0x40
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <HAL_TIM_Base_MspInit+0xbc>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800202e:	2200      	movs	r2, #0
 8002030:	2100      	movs	r1, #0
 8002032:	201d      	movs	r0, #29
 8002034:	f000 fb3f 	bl	80026b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002038:	201d      	movs	r0, #29
 800203a:	f000 fb58 	bl	80026ee <HAL_NVIC_EnableIRQ>
}
 800203e:	bf00      	nop
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40010000 	.word	0x40010000
 800204c:	40023800 	.word	0x40023800
 8002050:	40000400 	.word	0x40000400

08002054 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 030c 	add.w	r3, r7, #12
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002074:	d11e      	bne.n	80020b4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	4b10      	ldr	r3, [pc, #64]	; (80020bc <HAL_TIM_MspPostInit+0x68>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	4a0f      	ldr	r2, [pc, #60]	; (80020bc <HAL_TIM_MspPostInit+0x68>)
 8002080:	f043 0301 	orr.w	r3, r3, #1
 8002084:	6313      	str	r3, [r2, #48]	; 0x30
 8002086:	4b0d      	ldr	r3, [pc, #52]	; (80020bc <HAL_TIM_MspPostInit+0x68>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	60bb      	str	r3, [r7, #8]
 8002090:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002092:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002096:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002098:	2302      	movs	r3, #2
 800209a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a0:	2300      	movs	r3, #0
 80020a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020a4:	2301      	movs	r3, #1
 80020a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a8:	f107 030c 	add.w	r3, r7, #12
 80020ac:	4619      	mov	r1, r3
 80020ae:	4804      	ldr	r0, [pc, #16]	; (80020c0 <HAL_TIM_MspPostInit+0x6c>)
 80020b0:	f000 fbca 	bl	8002848 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80020b4:	bf00      	nop
 80020b6:	3720      	adds	r7, #32
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40020000 	.word	0x40020000

080020c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	; 0x28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a1d      	ldr	r2, [pc, #116]	; (8002158 <HAL_UART_MspInit+0x94>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d134      	bne.n	8002150 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	613b      	str	r3, [r7, #16]
 80020ea:	4b1c      	ldr	r3, [pc, #112]	; (800215c <HAL_UART_MspInit+0x98>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ee:	4a1b      	ldr	r2, [pc, #108]	; (800215c <HAL_UART_MspInit+0x98>)
 80020f0:	f043 0310 	orr.w	r3, r3, #16
 80020f4:	6453      	str	r3, [r2, #68]	; 0x44
 80020f6:	4b19      	ldr	r3, [pc, #100]	; (800215c <HAL_UART_MspInit+0x98>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fa:	f003 0310 	and.w	r3, r3, #16
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	4b15      	ldr	r3, [pc, #84]	; (800215c <HAL_UART_MspInit+0x98>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	4a14      	ldr	r2, [pc, #80]	; (800215c <HAL_UART_MspInit+0x98>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6313      	str	r3, [r2, #48]	; 0x30
 8002112:	4b12      	ldr	r3, [pc, #72]	; (800215c <HAL_UART_MspInit+0x98>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800211e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212c:	2303      	movs	r3, #3
 800212e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002130:	2307      	movs	r3, #7
 8002132:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	4619      	mov	r1, r3
 800213a:	4809      	ldr	r0, [pc, #36]	; (8002160 <HAL_UART_MspInit+0x9c>)
 800213c:	f000 fb84 	bl	8002848 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	2025      	movs	r0, #37	; 0x25
 8002146:	f000 fab6 	bl	80026b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800214a:	2025      	movs	r0, #37	; 0x25
 800214c:	f000 facf 	bl	80026ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002150:	bf00      	nop
 8002152:	3728      	adds	r7, #40	; 0x28
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40011000 	.word	0x40011000
 800215c:	40023800 	.word	0x40023800
 8002160:	40020000 	.word	0x40020000

08002164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002168:	e7fe      	b.n	8002168 <NMI_Handler+0x4>

0800216a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800216a:	b480      	push	{r7}
 800216c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800216e:	e7fe      	b.n	800216e <HardFault_Handler+0x4>

08002170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002174:	e7fe      	b.n	8002174 <MemManage_Handler+0x4>

08002176 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002176:	b480      	push	{r7}
 8002178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800217a:	e7fe      	b.n	800217a <BusFault_Handler+0x4>

0800217c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002180:	e7fe      	b.n	8002180 <UsageFault_Handler+0x4>

08002182 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002182:	b480      	push	{r7}
 8002184:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002186:	bf00      	nop
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002194:	bf00      	nop
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800219e:	b480      	push	{r7}
 80021a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021b0:	f000 f962 	bl	8002478 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021b4:	bf00      	nop
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021bc:	4802      	ldr	r0, [pc, #8]	; (80021c8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80021be:	f001 fb7d 	bl	80038bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20001628 	.word	0x20001628

080021cc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021d0:	4802      	ldr	r0, [pc, #8]	; (80021dc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80021d2:	f001 fb73 	bl	80038bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20001628 	.word	0x20001628

080021e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <TIM3_IRQHandler+0x10>)
 80021e6:	f001 fb69 	bl	80038bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	200016b8 	.word	0x200016b8

080021f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <USART1_IRQHandler+0x10>)
 80021fa:	f002 fa77 	bl	80046ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20001700 	.word	0x20001700

08002208 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
	return 1;
 800220c:	2301      	movs	r3, #1
}
 800220e:	4618      	mov	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <_kill>:

int _kill(int pid, int sig)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002222:	f003 f9cb 	bl	80055bc <__errno>
 8002226:	4603      	mov	r3, r0
 8002228:	2216      	movs	r2, #22
 800222a:	601a      	str	r2, [r3, #0]
	return -1;
 800222c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002230:	4618      	mov	r0, r3
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <_exit>:

void _exit (int status)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002240:	f04f 31ff 	mov.w	r1, #4294967295
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ffe7 	bl	8002218 <_kill>
	while (1) {}		/* Make sure we hang here */
 800224a:	e7fe      	b.n	800224a <_exit+0x12>

0800224c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]
 800225c:	e00a      	b.n	8002274 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800225e:	f3af 8000 	nop.w
 8002262:	4601      	mov	r1, r0
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	1c5a      	adds	r2, r3, #1
 8002268:	60ba      	str	r2, [r7, #8]
 800226a:	b2ca      	uxtb	r2, r1
 800226c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	3301      	adds	r3, #1
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	429a      	cmp	r2, r3
 800227a:	dbf0      	blt.n	800225e <_read+0x12>
	}

return len;
 800227c:	687b      	ldr	r3, [r7, #4]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002286:	b480      	push	{r7}
 8002288:	b083      	sub	sp, #12
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
	return -1;
 800228e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022ae:	605a      	str	r2, [r3, #4]
	return 0;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <_isatty>:

int _isatty(int file)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
	return 1;
 80022c6:	2301      	movs	r3, #1
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
	return 0;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
	...

080022f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022f8:	4a14      	ldr	r2, [pc, #80]	; (800234c <_sbrk+0x5c>)
 80022fa:	4b15      	ldr	r3, [pc, #84]	; (8002350 <_sbrk+0x60>)
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002304:	4b13      	ldr	r3, [pc, #76]	; (8002354 <_sbrk+0x64>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d102      	bne.n	8002312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800230c:	4b11      	ldr	r3, [pc, #68]	; (8002354 <_sbrk+0x64>)
 800230e:	4a12      	ldr	r2, [pc, #72]	; (8002358 <_sbrk+0x68>)
 8002310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002312:	4b10      	ldr	r3, [pc, #64]	; (8002354 <_sbrk+0x64>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	429a      	cmp	r2, r3
 800231e:	d207      	bcs.n	8002330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002320:	f003 f94c 	bl	80055bc <__errno>
 8002324:	4603      	mov	r3, r0
 8002326:	220c      	movs	r2, #12
 8002328:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800232a:	f04f 33ff 	mov.w	r3, #4294967295
 800232e:	e009      	b.n	8002344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002330:	4b08      	ldr	r3, [pc, #32]	; (8002354 <_sbrk+0x64>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002336:	4b07      	ldr	r3, [pc, #28]	; (8002354 <_sbrk+0x64>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4413      	add	r3, r2
 800233e:	4a05      	ldr	r2, [pc, #20]	; (8002354 <_sbrk+0x64>)
 8002340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002342:	68fb      	ldr	r3, [r7, #12]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3718      	adds	r7, #24
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20010000 	.word	0x20010000
 8002350:	00000400 	.word	0x00000400
 8002354:	20001760 	.word	0x20001760
 8002358:	200017a0 	.word	0x200017a0

0800235c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002360:	4b06      	ldr	r3, [pc, #24]	; (800237c <SystemInit+0x20>)
 8002362:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002366:	4a05      	ldr	r2, [pc, #20]	; (800237c <SystemInit+0x20>)
 8002368:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800236c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002380:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002384:	480d      	ldr	r0, [pc, #52]	; (80023bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002386:	490e      	ldr	r1, [pc, #56]	; (80023c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002388:	4a0e      	ldr	r2, [pc, #56]	; (80023c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800238a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800238c:	e002      	b.n	8002394 <LoopCopyDataInit>

0800238e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800238e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002392:	3304      	adds	r3, #4

08002394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002398:	d3f9      	bcc.n	800238e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800239a:	4a0b      	ldr	r2, [pc, #44]	; (80023c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800239c:	4c0b      	ldr	r4, [pc, #44]	; (80023cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800239e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a0:	e001      	b.n	80023a6 <LoopFillZerobss>

080023a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023a4:	3204      	adds	r2, #4

080023a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023a8:	d3fb      	bcc.n	80023a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023aa:	f7ff ffd7 	bl	800235c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023ae:	f003 f90b 	bl	80055c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023b2:	f7ff f985 	bl	80016c0 <main>
  bx  lr    
 80023b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023b8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80023bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c0:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 80023c4:	08008be4 	.word	0x08008be4
  ldr r2, =_sbss
 80023c8:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 80023cc:	200017a0 	.word	0x200017a0

080023d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023d0:	e7fe      	b.n	80023d0 <ADC_IRQHandler>
	...

080023d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023d8:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <HAL_Init+0x40>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a0d      	ldr	r2, [pc, #52]	; (8002414 <HAL_Init+0x40>)
 80023de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <HAL_Init+0x40>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a0a      	ldr	r2, [pc, #40]	; (8002414 <HAL_Init+0x40>)
 80023ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023f0:	4b08      	ldr	r3, [pc, #32]	; (8002414 <HAL_Init+0x40>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a07      	ldr	r2, [pc, #28]	; (8002414 <HAL_Init+0x40>)
 80023f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023fc:	2003      	movs	r0, #3
 80023fe:	f000 f94f 	bl	80026a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002402:	200f      	movs	r0, #15
 8002404:	f000 f808 	bl	8002418 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002408:	f7ff fd52 	bl	8001eb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40023c00 	.word	0x40023c00

08002418 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002420:	4b12      	ldr	r3, [pc, #72]	; (800246c <HAL_InitTick+0x54>)
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b12      	ldr	r3, [pc, #72]	; (8002470 <HAL_InitTick+0x58>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	4619      	mov	r1, r3
 800242a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800242e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002432:	fbb2 f3f3 	udiv	r3, r2, r3
 8002436:	4618      	mov	r0, r3
 8002438:	f000 f967 	bl	800270a <HAL_SYSTICK_Config>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e00e      	b.n	8002464 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b0f      	cmp	r3, #15
 800244a:	d80a      	bhi.n	8002462 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800244c:	2200      	movs	r2, #0
 800244e:	6879      	ldr	r1, [r7, #4]
 8002450:	f04f 30ff 	mov.w	r0, #4294967295
 8002454:	f000 f92f 	bl	80026b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002458:	4a06      	ldr	r2, [pc, #24]	; (8002474 <HAL_InitTick+0x5c>)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800245e:	2300      	movs	r3, #0
 8002460:	e000      	b.n	8002464 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
}
 8002464:	4618      	mov	r0, r3
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	200000b4 	.word	0x200000b4
 8002470:	200000bc 	.word	0x200000bc
 8002474:	200000b8 	.word	0x200000b8

08002478 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800247c:	4b06      	ldr	r3, [pc, #24]	; (8002498 <HAL_IncTick+0x20>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	461a      	mov	r2, r3
 8002482:	4b06      	ldr	r3, [pc, #24]	; (800249c <HAL_IncTick+0x24>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4413      	add	r3, r2
 8002488:	4a04      	ldr	r2, [pc, #16]	; (800249c <HAL_IncTick+0x24>)
 800248a:	6013      	str	r3, [r2, #0]
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	200000bc 	.word	0x200000bc
 800249c:	20001764 	.word	0x20001764

080024a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  return uwTick;
 80024a4:	4b03      	ldr	r3, [pc, #12]	; (80024b4 <HAL_GetTick+0x14>)
 80024a6:	681b      	ldr	r3, [r3, #0]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	20001764 	.word	0x20001764

080024b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c0:	f7ff ffee 	bl	80024a0 <HAL_GetTick>
 80024c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d0:	d005      	beq.n	80024de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024d2:	4b0a      	ldr	r3, [pc, #40]	; (80024fc <HAL_Delay+0x44>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	4413      	add	r3, r2
 80024dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024de:	bf00      	nop
 80024e0:	f7ff ffde 	bl	80024a0 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d8f7      	bhi.n	80024e0 <HAL_Delay+0x28>
  {
  }
}
 80024f0:	bf00      	nop
 80024f2:	bf00      	nop
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	200000bc 	.word	0x200000bc

08002500 <__NVIC_SetPriorityGrouping>:
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002510:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <__NVIC_SetPriorityGrouping+0x44>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800251c:	4013      	ands	r3, r2
 800251e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002528:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800252c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002530:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002532:	4a04      	ldr	r2, [pc, #16]	; (8002544 <__NVIC_SetPriorityGrouping+0x44>)
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	60d3      	str	r3, [r2, #12]
}
 8002538:	bf00      	nop
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <__NVIC_GetPriorityGrouping>:
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800254c:	4b04      	ldr	r3, [pc, #16]	; (8002560 <__NVIC_GetPriorityGrouping+0x18>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	0a1b      	lsrs	r3, r3, #8
 8002552:	f003 0307 	and.w	r3, r3, #7
}
 8002556:	4618      	mov	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	e000ed00 	.word	0xe000ed00

08002564 <__NVIC_EnableIRQ>:
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002572:	2b00      	cmp	r3, #0
 8002574:	db0b      	blt.n	800258e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	f003 021f 	and.w	r2, r3, #31
 800257c:	4907      	ldr	r1, [pc, #28]	; (800259c <__NVIC_EnableIRQ+0x38>)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	095b      	lsrs	r3, r3, #5
 8002584:	2001      	movs	r0, #1
 8002586:	fa00 f202 	lsl.w	r2, r0, r2
 800258a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	e000e100 	.word	0xe000e100

080025a0 <__NVIC_SetPriority>:
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	6039      	str	r1, [r7, #0]
 80025aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	db0a      	blt.n	80025ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	490c      	ldr	r1, [pc, #48]	; (80025ec <__NVIC_SetPriority+0x4c>)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	0112      	lsls	r2, r2, #4
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	440b      	add	r3, r1
 80025c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80025c8:	e00a      	b.n	80025e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	4908      	ldr	r1, [pc, #32]	; (80025f0 <__NVIC_SetPriority+0x50>)
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	3b04      	subs	r3, #4
 80025d8:	0112      	lsls	r2, r2, #4
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	440b      	add	r3, r1
 80025de:	761a      	strb	r2, [r3, #24]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000e100 	.word	0xe000e100
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <NVIC_EncodePriority>:
{
 80025f4:	b480      	push	{r7}
 80025f6:	b089      	sub	sp, #36	; 0x24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	f1c3 0307 	rsb	r3, r3, #7
 800260e:	2b04      	cmp	r3, #4
 8002610:	bf28      	it	cs
 8002612:	2304      	movcs	r3, #4
 8002614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	3304      	adds	r3, #4
 800261a:	2b06      	cmp	r3, #6
 800261c:	d902      	bls.n	8002624 <NVIC_EncodePriority+0x30>
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	3b03      	subs	r3, #3
 8002622:	e000      	b.n	8002626 <NVIC_EncodePriority+0x32>
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	f04f 32ff 	mov.w	r2, #4294967295
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	43da      	mvns	r2, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	401a      	ands	r2, r3
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800263c:	f04f 31ff 	mov.w	r1, #4294967295
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	fa01 f303 	lsl.w	r3, r1, r3
 8002646:	43d9      	mvns	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800264c:	4313      	orrs	r3, r2
}
 800264e:	4618      	mov	r0, r3
 8002650:	3724      	adds	r7, #36	; 0x24
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
	...

0800265c <SysTick_Config>:
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3b01      	subs	r3, #1
 8002668:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800266c:	d301      	bcc.n	8002672 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800266e:	2301      	movs	r3, #1
 8002670:	e00f      	b.n	8002692 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002672:	4a0a      	ldr	r2, [pc, #40]	; (800269c <SysTick_Config+0x40>)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3b01      	subs	r3, #1
 8002678:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800267a:	210f      	movs	r1, #15
 800267c:	f04f 30ff 	mov.w	r0, #4294967295
 8002680:	f7ff ff8e 	bl	80025a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002684:	4b05      	ldr	r3, [pc, #20]	; (800269c <SysTick_Config+0x40>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800268a:	4b04      	ldr	r3, [pc, #16]	; (800269c <SysTick_Config+0x40>)
 800268c:	2207      	movs	r2, #7
 800268e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	e000e010 	.word	0xe000e010

080026a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f7ff ff29 	bl	8002500 <__NVIC_SetPriorityGrouping>
}
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b086      	sub	sp, #24
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	4603      	mov	r3, r0
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
 80026c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026c8:	f7ff ff3e 	bl	8002548 <__NVIC_GetPriorityGrouping>
 80026cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	68b9      	ldr	r1, [r7, #8]
 80026d2:	6978      	ldr	r0, [r7, #20]
 80026d4:	f7ff ff8e 	bl	80025f4 <NVIC_EncodePriority>
 80026d8:	4602      	mov	r2, r0
 80026da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026de:	4611      	mov	r1, r2
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff ff5d 	bl	80025a0 <__NVIC_SetPriority>
}
 80026e6:	bf00      	nop
 80026e8:	3718      	adds	r7, #24
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	4603      	mov	r3, r0
 80026f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7ff ff31 	bl	8002564 <__NVIC_EnableIRQ>
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b082      	sub	sp, #8
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff ffa2 	bl	800265c <SysTick_Config>
 8002718:	4603      	mov	r3, r0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3708      	adds	r7, #8
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b084      	sub	sp, #16
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002730:	f7ff feb6 	bl	80024a0 <HAL_GetTick>
 8002734:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800273c:	b2db      	uxtb	r3, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d008      	beq.n	8002754 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2280      	movs	r2, #128	; 0x80
 8002746:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e052      	b.n	80027fa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 0216 	bic.w	r2, r2, #22
 8002762:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002772:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002778:	2b00      	cmp	r3, #0
 800277a:	d103      	bne.n	8002784 <HAL_DMA_Abort+0x62>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002780:	2b00      	cmp	r3, #0
 8002782:	d007      	beq.n	8002794 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0208 	bic.w	r2, r2, #8
 8002792:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 0201 	bic.w	r2, r2, #1
 80027a2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027a4:	e013      	b.n	80027ce <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027a6:	f7ff fe7b 	bl	80024a0 <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	2b05      	cmp	r3, #5
 80027b2:	d90c      	bls.n	80027ce <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2220      	movs	r2, #32
 80027b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2203      	movs	r2, #3
 80027be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e015      	b.n	80027fa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0301 	and.w	r3, r3, #1
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1e4      	bne.n	80027a6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e0:	223f      	movs	r2, #63	; 0x3f
 80027e2:	409a      	lsls	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d004      	beq.n	8002820 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2280      	movs	r2, #128	; 0x80
 800281a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e00c      	b.n	800283a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2205      	movs	r2, #5
 8002824:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 0201 	bic.w	r2, r2, #1
 8002836:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
	...

08002848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002848:	b480      	push	{r7}
 800284a:	b089      	sub	sp, #36	; 0x24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002852:	2300      	movs	r3, #0
 8002854:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002856:	2300      	movs	r3, #0
 8002858:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800285a:	2300      	movs	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800285e:	2300      	movs	r3, #0
 8002860:	61fb      	str	r3, [r7, #28]
 8002862:	e159      	b.n	8002b18 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002864:	2201      	movs	r2, #1
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	697a      	ldr	r2, [r7, #20]
 8002874:	4013      	ands	r3, r2
 8002876:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	429a      	cmp	r2, r3
 800287e:	f040 8148 	bne.w	8002b12 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	2b01      	cmp	r3, #1
 800288c:	d005      	beq.n	800289a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002896:	2b02      	cmp	r3, #2
 8002898:	d130      	bne.n	80028fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	2203      	movs	r2, #3
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43db      	mvns	r3, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4013      	ands	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028d0:	2201      	movs	r2, #1
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	43db      	mvns	r3, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4013      	ands	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	091b      	lsrs	r3, r3, #4
 80028e6:	f003 0201 	and.w	r2, r3, #1
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 0303 	and.w	r3, r3, #3
 8002904:	2b03      	cmp	r3, #3
 8002906:	d017      	beq.n	8002938 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	2203      	movs	r2, #3
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	4313      	orrs	r3, r2
 8002930:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f003 0303 	and.w	r3, r3, #3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d123      	bne.n	800298c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	08da      	lsrs	r2, r3, #3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	3208      	adds	r2, #8
 800294c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002950:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	f003 0307 	and.w	r3, r3, #7
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	220f      	movs	r2, #15
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4013      	ands	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	691a      	ldr	r2, [r3, #16]
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4313      	orrs	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	08da      	lsrs	r2, r3, #3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	3208      	adds	r2, #8
 8002986:	69b9      	ldr	r1, [r7, #24]
 8002988:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	2203      	movs	r2, #3
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	43db      	mvns	r3, r3
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4013      	ands	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f003 0203 	and.w	r2, r3, #3
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	69ba      	ldr	r2, [r7, #24]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	f000 80a2 	beq.w	8002b12 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	60fb      	str	r3, [r7, #12]
 80029d2:	4b57      	ldr	r3, [pc, #348]	; (8002b30 <HAL_GPIO_Init+0x2e8>)
 80029d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d6:	4a56      	ldr	r2, [pc, #344]	; (8002b30 <HAL_GPIO_Init+0x2e8>)
 80029d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029dc:	6453      	str	r3, [r2, #68]	; 0x44
 80029de:	4b54      	ldr	r3, [pc, #336]	; (8002b30 <HAL_GPIO_Init+0x2e8>)
 80029e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ea:	4a52      	ldr	r2, [pc, #328]	; (8002b34 <HAL_GPIO_Init+0x2ec>)
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	089b      	lsrs	r3, r3, #2
 80029f0:	3302      	adds	r3, #2
 80029f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	f003 0303 	and.w	r3, r3, #3
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	220f      	movs	r2, #15
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43db      	mvns	r3, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a49      	ldr	r2, [pc, #292]	; (8002b38 <HAL_GPIO_Init+0x2f0>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d019      	beq.n	8002a4a <HAL_GPIO_Init+0x202>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a48      	ldr	r2, [pc, #288]	; (8002b3c <HAL_GPIO_Init+0x2f4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d013      	beq.n	8002a46 <HAL_GPIO_Init+0x1fe>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a47      	ldr	r2, [pc, #284]	; (8002b40 <HAL_GPIO_Init+0x2f8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d00d      	beq.n	8002a42 <HAL_GPIO_Init+0x1fa>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a46      	ldr	r2, [pc, #280]	; (8002b44 <HAL_GPIO_Init+0x2fc>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d007      	beq.n	8002a3e <HAL_GPIO_Init+0x1f6>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a45      	ldr	r2, [pc, #276]	; (8002b48 <HAL_GPIO_Init+0x300>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d101      	bne.n	8002a3a <HAL_GPIO_Init+0x1f2>
 8002a36:	2304      	movs	r3, #4
 8002a38:	e008      	b.n	8002a4c <HAL_GPIO_Init+0x204>
 8002a3a:	2307      	movs	r3, #7
 8002a3c:	e006      	b.n	8002a4c <HAL_GPIO_Init+0x204>
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e004      	b.n	8002a4c <HAL_GPIO_Init+0x204>
 8002a42:	2302      	movs	r3, #2
 8002a44:	e002      	b.n	8002a4c <HAL_GPIO_Init+0x204>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <HAL_GPIO_Init+0x204>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	69fa      	ldr	r2, [r7, #28]
 8002a4e:	f002 0203 	and.w	r2, r2, #3
 8002a52:	0092      	lsls	r2, r2, #2
 8002a54:	4093      	lsls	r3, r2
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a5c:	4935      	ldr	r1, [pc, #212]	; (8002b34 <HAL_GPIO_Init+0x2ec>)
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	089b      	lsrs	r3, r3, #2
 8002a62:	3302      	adds	r3, #2
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a6a:	4b38      	ldr	r3, [pc, #224]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	43db      	mvns	r3, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4013      	ands	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a8e:	4a2f      	ldr	r2, [pc, #188]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a94:	4b2d      	ldr	r3, [pc, #180]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ab8:	4a24      	ldr	r2, [pc, #144]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002abe:	4b23      	ldr	r3, [pc, #140]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4013      	ands	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ae2:	4a1a      	ldr	r2, [pc, #104]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ae8:	4b18      	ldr	r3, [pc, #96]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	43db      	mvns	r3, r3
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4013      	ands	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d003      	beq.n	8002b0c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b0c:	4a0f      	ldr	r2, [pc, #60]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	3301      	adds	r3, #1
 8002b16:	61fb      	str	r3, [r7, #28]
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	2b0f      	cmp	r3, #15
 8002b1c:	f67f aea2 	bls.w	8002864 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b20:	bf00      	nop
 8002b22:	bf00      	nop
 8002b24:	3724      	adds	r7, #36	; 0x24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40023800 	.word	0x40023800
 8002b34:	40013800 	.word	0x40013800
 8002b38:	40020000 	.word	0x40020000
 8002b3c:	40020400 	.word	0x40020400
 8002b40:	40020800 	.word	0x40020800
 8002b44:	40020c00 	.word	0x40020c00
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	40013c00 	.word	0x40013c00

08002b50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	460b      	mov	r3, r1
 8002b5a:	807b      	strh	r3, [r7, #2]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b60:	787b      	ldrb	r3, [r7, #1]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b66:	887a      	ldrh	r2, [r7, #2]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b6c:	e003      	b.n	8002b76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b6e:	887b      	ldrh	r3, [r7, #2]
 8002b70:	041a      	lsls	r2, r3, #16
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	619a      	str	r2, [r3, #24]
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
	...

08002b84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e267      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d075      	beq.n	8002c8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ba2:	4b88      	ldr	r3, [pc, #544]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 030c 	and.w	r3, r3, #12
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d00c      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bae:	4b85      	ldr	r3, [pc, #532]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002bb6:	2b08      	cmp	r3, #8
 8002bb8:	d112      	bne.n	8002be0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bba:	4b82      	ldr	r3, [pc, #520]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bc6:	d10b      	bne.n	8002be0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bc8:	4b7e      	ldr	r3, [pc, #504]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d05b      	beq.n	8002c8c <HAL_RCC_OscConfig+0x108>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d157      	bne.n	8002c8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e242      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002be8:	d106      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x74>
 8002bea:	4b76      	ldr	r3, [pc, #472]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a75      	ldr	r2, [pc, #468]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bf4:	6013      	str	r3, [r2, #0]
 8002bf6:	e01d      	b.n	8002c34 <HAL_RCC_OscConfig+0xb0>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x98>
 8002c02:	4b70      	ldr	r3, [pc, #448]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a6f      	ldr	r2, [pc, #444]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c0c:	6013      	str	r3, [r2, #0]
 8002c0e:	4b6d      	ldr	r3, [pc, #436]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a6c      	ldr	r2, [pc, #432]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c18:	6013      	str	r3, [r2, #0]
 8002c1a:	e00b      	b.n	8002c34 <HAL_RCC_OscConfig+0xb0>
 8002c1c:	4b69      	ldr	r3, [pc, #420]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a68      	ldr	r2, [pc, #416]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c26:	6013      	str	r3, [r2, #0]
 8002c28:	4b66      	ldr	r3, [pc, #408]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a65      	ldr	r2, [pc, #404]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d013      	beq.n	8002c64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c3c:	f7ff fc30 	bl	80024a0 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c44:	f7ff fc2c 	bl	80024a0 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b64      	cmp	r3, #100	; 0x64
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e207      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c56:	4b5b      	ldr	r3, [pc, #364]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d0f0      	beq.n	8002c44 <HAL_RCC_OscConfig+0xc0>
 8002c62:	e014      	b.n	8002c8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c64:	f7ff fc1c 	bl	80024a0 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c6c:	f7ff fc18 	bl	80024a0 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b64      	cmp	r3, #100	; 0x64
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e1f3      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c7e:	4b51      	ldr	r3, [pc, #324]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1f0      	bne.n	8002c6c <HAL_RCC_OscConfig+0xe8>
 8002c8a:	e000      	b.n	8002c8e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d063      	beq.n	8002d62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c9a:	4b4a      	ldr	r3, [pc, #296]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 030c 	and.w	r3, r3, #12
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d00b      	beq.n	8002cbe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ca6:	4b47      	ldr	r3, [pc, #284]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d11c      	bne.n	8002cec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cb2:	4b44      	ldr	r3, [pc, #272]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d116      	bne.n	8002cec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cbe:	4b41      	ldr	r3, [pc, #260]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d005      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x152>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d001      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e1c7      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cd6:	4b3b      	ldr	r3, [pc, #236]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	4937      	ldr	r1, [pc, #220]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cea:	e03a      	b.n	8002d62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d020      	beq.n	8002d36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cf4:	4b34      	ldr	r3, [pc, #208]	; (8002dc8 <HAL_RCC_OscConfig+0x244>)
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfa:	f7ff fbd1 	bl	80024a0 <HAL_GetTick>
 8002cfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d00:	e008      	b.n	8002d14 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d02:	f7ff fbcd 	bl	80024a0 <HAL_GetTick>
 8002d06:	4602      	mov	r2, r0
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d901      	bls.n	8002d14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e1a8      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d14:	4b2b      	ldr	r3, [pc, #172]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0f0      	beq.n	8002d02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d20:	4b28      	ldr	r3, [pc, #160]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	4925      	ldr	r1, [pc, #148]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	600b      	str	r3, [r1, #0]
 8002d34:	e015      	b.n	8002d62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d36:	4b24      	ldr	r3, [pc, #144]	; (8002dc8 <HAL_RCC_OscConfig+0x244>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3c:	f7ff fbb0 	bl	80024a0 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d44:	f7ff fbac 	bl	80024a0 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e187      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d56:	4b1b      	ldr	r3, [pc, #108]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1f0      	bne.n	8002d44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0308 	and.w	r3, r3, #8
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d036      	beq.n	8002ddc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d016      	beq.n	8002da4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d76:	4b15      	ldr	r3, [pc, #84]	; (8002dcc <HAL_RCC_OscConfig+0x248>)
 8002d78:	2201      	movs	r2, #1
 8002d7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d7c:	f7ff fb90 	bl	80024a0 <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d84:	f7ff fb8c 	bl	80024a0 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e167      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d96:	4b0b      	ldr	r3, [pc, #44]	; (8002dc4 <HAL_RCC_OscConfig+0x240>)
 8002d98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0f0      	beq.n	8002d84 <HAL_RCC_OscConfig+0x200>
 8002da2:	e01b      	b.n	8002ddc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002da4:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <HAL_RCC_OscConfig+0x248>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002daa:	f7ff fb79 	bl	80024a0 <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002db0:	e00e      	b.n	8002dd0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002db2:	f7ff fb75 	bl	80024a0 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d907      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e150      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	42470000 	.word	0x42470000
 8002dcc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dd0:	4b88      	ldr	r3, [pc, #544]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002dd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1ea      	bne.n	8002db2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0304 	and.w	r3, r3, #4
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f000 8097 	beq.w	8002f18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dea:	2300      	movs	r3, #0
 8002dec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dee:	4b81      	ldr	r3, [pc, #516]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d10f      	bne.n	8002e1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	60bb      	str	r3, [r7, #8]
 8002dfe:	4b7d      	ldr	r3, [pc, #500]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	4a7c      	ldr	r2, [pc, #496]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e08:	6413      	str	r3, [r2, #64]	; 0x40
 8002e0a:	4b7a      	ldr	r3, [pc, #488]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e12:	60bb      	str	r3, [r7, #8]
 8002e14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e16:	2301      	movs	r3, #1
 8002e18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e1a:	4b77      	ldr	r3, [pc, #476]	; (8002ff8 <HAL_RCC_OscConfig+0x474>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d118      	bne.n	8002e58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e26:	4b74      	ldr	r3, [pc, #464]	; (8002ff8 <HAL_RCC_OscConfig+0x474>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a73      	ldr	r2, [pc, #460]	; (8002ff8 <HAL_RCC_OscConfig+0x474>)
 8002e2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e32:	f7ff fb35 	bl	80024a0 <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3a:	f7ff fb31 	bl	80024a0 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e10c      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e4c:	4b6a      	ldr	r3, [pc, #424]	; (8002ff8 <HAL_RCC_OscConfig+0x474>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0f0      	beq.n	8002e3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d106      	bne.n	8002e6e <HAL_RCC_OscConfig+0x2ea>
 8002e60:	4b64      	ldr	r3, [pc, #400]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e64:	4a63      	ldr	r2, [pc, #396]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e66:	f043 0301 	orr.w	r3, r3, #1
 8002e6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002e6c:	e01c      	b.n	8002ea8 <HAL_RCC_OscConfig+0x324>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	2b05      	cmp	r3, #5
 8002e74:	d10c      	bne.n	8002e90 <HAL_RCC_OscConfig+0x30c>
 8002e76:	4b5f      	ldr	r3, [pc, #380]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e7a:	4a5e      	ldr	r2, [pc, #376]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e7c:	f043 0304 	orr.w	r3, r3, #4
 8002e80:	6713      	str	r3, [r2, #112]	; 0x70
 8002e82:	4b5c      	ldr	r3, [pc, #368]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e86:	4a5b      	ldr	r2, [pc, #364]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e88:	f043 0301 	orr.w	r3, r3, #1
 8002e8c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e8e:	e00b      	b.n	8002ea8 <HAL_RCC_OscConfig+0x324>
 8002e90:	4b58      	ldr	r3, [pc, #352]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e94:	4a57      	ldr	r2, [pc, #348]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e96:	f023 0301 	bic.w	r3, r3, #1
 8002e9a:	6713      	str	r3, [r2, #112]	; 0x70
 8002e9c:	4b55      	ldr	r3, [pc, #340]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ea0:	4a54      	ldr	r2, [pc, #336]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002ea2:	f023 0304 	bic.w	r3, r3, #4
 8002ea6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d015      	beq.n	8002edc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb0:	f7ff faf6 	bl	80024a0 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb6:	e00a      	b.n	8002ece <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eb8:	f7ff faf2 	bl	80024a0 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e0cb      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ece:	4b49      	ldr	r3, [pc, #292]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d0ee      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x334>
 8002eda:	e014      	b.n	8002f06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002edc:	f7ff fae0 	bl	80024a0 <HAL_GetTick>
 8002ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ee2:	e00a      	b.n	8002efa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ee4:	f7ff fadc 	bl	80024a0 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e0b5      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002efa:	4b3e      	ldr	r3, [pc, #248]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1ee      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f06:	7dfb      	ldrb	r3, [r7, #23]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d105      	bne.n	8002f18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f0c:	4b39      	ldr	r3, [pc, #228]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	4a38      	ldr	r2, [pc, #224]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002f12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f16:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f000 80a1 	beq.w	8003064 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f22:	4b34      	ldr	r3, [pc, #208]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 030c 	and.w	r3, r3, #12
 8002f2a:	2b08      	cmp	r3, #8
 8002f2c:	d05c      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d141      	bne.n	8002fba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f36:	4b31      	ldr	r3, [pc, #196]	; (8002ffc <HAL_RCC_OscConfig+0x478>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f3c:	f7ff fab0 	bl	80024a0 <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f42:	e008      	b.n	8002f56 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f44:	f7ff faac 	bl	80024a0 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e087      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f56:	4b27      	ldr	r3, [pc, #156]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1f0      	bne.n	8002f44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69da      	ldr	r2, [r3, #28]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	019b      	lsls	r3, r3, #6
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f78:	085b      	lsrs	r3, r3, #1
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	041b      	lsls	r3, r3, #16
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f84:	061b      	lsls	r3, r3, #24
 8002f86:	491b      	ldr	r1, [pc, #108]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f8c:	4b1b      	ldr	r3, [pc, #108]	; (8002ffc <HAL_RCC_OscConfig+0x478>)
 8002f8e:	2201      	movs	r2, #1
 8002f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f92:	f7ff fa85 	bl	80024a0 <HAL_GetTick>
 8002f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f98:	e008      	b.n	8002fac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f9a:	f7ff fa81 	bl	80024a0 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d901      	bls.n	8002fac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e05c      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fac:	4b11      	ldr	r3, [pc, #68]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d0f0      	beq.n	8002f9a <HAL_RCC_OscConfig+0x416>
 8002fb8:	e054      	b.n	8003064 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fba:	4b10      	ldr	r3, [pc, #64]	; (8002ffc <HAL_RCC_OscConfig+0x478>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc0:	f7ff fa6e 	bl	80024a0 <HAL_GetTick>
 8002fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fc6:	e008      	b.n	8002fda <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fc8:	f7ff fa6a 	bl	80024a0 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e045      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fda:	4b06      	ldr	r3, [pc, #24]	; (8002ff4 <HAL_RCC_OscConfig+0x470>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f0      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x444>
 8002fe6:	e03d      	b.n	8003064 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d107      	bne.n	8003000 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e038      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
 8002ff4:	40023800 	.word	0x40023800
 8002ff8:	40007000 	.word	0x40007000
 8002ffc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003000:	4b1b      	ldr	r3, [pc, #108]	; (8003070 <HAL_RCC_OscConfig+0x4ec>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d028      	beq.n	8003060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003018:	429a      	cmp	r2, r3
 800301a:	d121      	bne.n	8003060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003026:	429a      	cmp	r2, r3
 8003028:	d11a      	bne.n	8003060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003030:	4013      	ands	r3, r2
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003036:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003038:	4293      	cmp	r3, r2
 800303a:	d111      	bne.n	8003060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003046:	085b      	lsrs	r3, r3, #1
 8003048:	3b01      	subs	r3, #1
 800304a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800304c:	429a      	cmp	r2, r3
 800304e:	d107      	bne.n	8003060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800305c:	429a      	cmp	r2, r3
 800305e:	d001      	beq.n	8003064 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e000      	b.n	8003066 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40023800 	.word	0x40023800

08003074 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e0cc      	b.n	8003222 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003088:	4b68      	ldr	r3, [pc, #416]	; (800322c <HAL_RCC_ClockConfig+0x1b8>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0307 	and.w	r3, r3, #7
 8003090:	683a      	ldr	r2, [r7, #0]
 8003092:	429a      	cmp	r2, r3
 8003094:	d90c      	bls.n	80030b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003096:	4b65      	ldr	r3, [pc, #404]	; (800322c <HAL_RCC_ClockConfig+0x1b8>)
 8003098:	683a      	ldr	r2, [r7, #0]
 800309a:	b2d2      	uxtb	r2, r2
 800309c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800309e:	4b63      	ldr	r3, [pc, #396]	; (800322c <HAL_RCC_ClockConfig+0x1b8>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d001      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e0b8      	b.n	8003222 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d020      	beq.n	80030fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d005      	beq.n	80030d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030c8:	4b59      	ldr	r3, [pc, #356]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	4a58      	ldr	r2, [pc, #352]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80030ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80030d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0308 	and.w	r3, r3, #8
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d005      	beq.n	80030ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030e0:	4b53      	ldr	r3, [pc, #332]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	4a52      	ldr	r2, [pc, #328]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80030e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80030ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030ec:	4b50      	ldr	r3, [pc, #320]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	494d      	ldr	r1, [pc, #308]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	2b00      	cmp	r3, #0
 8003108:	d044      	beq.n	8003194 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d107      	bne.n	8003122 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003112:	4b47      	ldr	r3, [pc, #284]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d119      	bne.n	8003152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e07f      	b.n	8003222 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	2b02      	cmp	r3, #2
 8003128:	d003      	beq.n	8003132 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800312e:	2b03      	cmp	r3, #3
 8003130:	d107      	bne.n	8003142 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003132:	4b3f      	ldr	r3, [pc, #252]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d109      	bne.n	8003152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e06f      	b.n	8003222 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003142:	4b3b      	ldr	r3, [pc, #236]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e067      	b.n	8003222 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003152:	4b37      	ldr	r3, [pc, #220]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f023 0203 	bic.w	r2, r3, #3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	4934      	ldr	r1, [pc, #208]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 8003160:	4313      	orrs	r3, r2
 8003162:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003164:	f7ff f99c 	bl	80024a0 <HAL_GetTick>
 8003168:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800316a:	e00a      	b.n	8003182 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800316c:	f7ff f998 	bl	80024a0 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	f241 3288 	movw	r2, #5000	; 0x1388
 800317a:	4293      	cmp	r3, r2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e04f      	b.n	8003222 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003182:	4b2b      	ldr	r3, [pc, #172]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f003 020c 	and.w	r2, r3, #12
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	429a      	cmp	r2, r3
 8003192:	d1eb      	bne.n	800316c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003194:	4b25      	ldr	r3, [pc, #148]	; (800322c <HAL_RCC_ClockConfig+0x1b8>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d20c      	bcs.n	80031bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031a2:	4b22      	ldr	r3, [pc, #136]	; (800322c <HAL_RCC_ClockConfig+0x1b8>)
 80031a4:	683a      	ldr	r2, [r7, #0]
 80031a6:	b2d2      	uxtb	r2, r2
 80031a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031aa:	4b20      	ldr	r3, [pc, #128]	; (800322c <HAL_RCC_ClockConfig+0x1b8>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0307 	and.w	r3, r3, #7
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d001      	beq.n	80031bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e032      	b.n	8003222 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0304 	and.w	r3, r3, #4
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d008      	beq.n	80031da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031c8:	4b19      	ldr	r3, [pc, #100]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	4916      	ldr	r1, [pc, #88]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80031d6:	4313      	orrs	r3, r2
 80031d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0308 	and.w	r3, r3, #8
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d009      	beq.n	80031fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031e6:	4b12      	ldr	r3, [pc, #72]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	691b      	ldr	r3, [r3, #16]
 80031f2:	00db      	lsls	r3, r3, #3
 80031f4:	490e      	ldr	r1, [pc, #56]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80031fa:	f000 f821 	bl	8003240 <HAL_RCC_GetSysClockFreq>
 80031fe:	4602      	mov	r2, r0
 8003200:	4b0b      	ldr	r3, [pc, #44]	; (8003230 <HAL_RCC_ClockConfig+0x1bc>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	091b      	lsrs	r3, r3, #4
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	490a      	ldr	r1, [pc, #40]	; (8003234 <HAL_RCC_ClockConfig+0x1c0>)
 800320c:	5ccb      	ldrb	r3, [r1, r3]
 800320e:	fa22 f303 	lsr.w	r3, r2, r3
 8003212:	4a09      	ldr	r2, [pc, #36]	; (8003238 <HAL_RCC_ClockConfig+0x1c4>)
 8003214:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003216:	4b09      	ldr	r3, [pc, #36]	; (800323c <HAL_RCC_ClockConfig+0x1c8>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff f8fc 	bl	8002418 <HAL_InitTick>

  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3710      	adds	r7, #16
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	40023c00 	.word	0x40023c00
 8003230:	40023800 	.word	0x40023800
 8003234:	080088bc 	.word	0x080088bc
 8003238:	200000b4 	.word	0x200000b4
 800323c:	200000b8 	.word	0x200000b8

08003240 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003240:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003244:	b090      	sub	sp, #64	; 0x40
 8003246:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003248:	2300      	movs	r3, #0
 800324a:	637b      	str	r3, [r7, #52]	; 0x34
 800324c:	2300      	movs	r3, #0
 800324e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003250:	2300      	movs	r3, #0
 8003252:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003254:	2300      	movs	r3, #0
 8003256:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003258:	4b59      	ldr	r3, [pc, #356]	; (80033c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f003 030c 	and.w	r3, r3, #12
 8003260:	2b08      	cmp	r3, #8
 8003262:	d00d      	beq.n	8003280 <HAL_RCC_GetSysClockFreq+0x40>
 8003264:	2b08      	cmp	r3, #8
 8003266:	f200 80a1 	bhi.w	80033ac <HAL_RCC_GetSysClockFreq+0x16c>
 800326a:	2b00      	cmp	r3, #0
 800326c:	d002      	beq.n	8003274 <HAL_RCC_GetSysClockFreq+0x34>
 800326e:	2b04      	cmp	r3, #4
 8003270:	d003      	beq.n	800327a <HAL_RCC_GetSysClockFreq+0x3a>
 8003272:	e09b      	b.n	80033ac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003274:	4b53      	ldr	r3, [pc, #332]	; (80033c4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003276:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003278:	e09b      	b.n	80033b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800327a:	4b53      	ldr	r3, [pc, #332]	; (80033c8 <HAL_RCC_GetSysClockFreq+0x188>)
 800327c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800327e:	e098      	b.n	80033b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003280:	4b4f      	ldr	r3, [pc, #316]	; (80033c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003288:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800328a:	4b4d      	ldr	r3, [pc, #308]	; (80033c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d028      	beq.n	80032e8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003296:	4b4a      	ldr	r3, [pc, #296]	; (80033c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	099b      	lsrs	r3, r3, #6
 800329c:	2200      	movs	r2, #0
 800329e:	623b      	str	r3, [r7, #32]
 80032a0:	627a      	str	r2, [r7, #36]	; 0x24
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80032a8:	2100      	movs	r1, #0
 80032aa:	4b47      	ldr	r3, [pc, #284]	; (80033c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80032ac:	fb03 f201 	mul.w	r2, r3, r1
 80032b0:	2300      	movs	r3, #0
 80032b2:	fb00 f303 	mul.w	r3, r0, r3
 80032b6:	4413      	add	r3, r2
 80032b8:	4a43      	ldr	r2, [pc, #268]	; (80033c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80032ba:	fba0 1202 	umull	r1, r2, r0, r2
 80032be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80032c0:	460a      	mov	r2, r1
 80032c2:	62ba      	str	r2, [r7, #40]	; 0x28
 80032c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032c6:	4413      	add	r3, r2
 80032c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032cc:	2200      	movs	r2, #0
 80032ce:	61bb      	str	r3, [r7, #24]
 80032d0:	61fa      	str	r2, [r7, #28]
 80032d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80032da:	f7fd f839 	bl	8000350 <__aeabi_uldivmod>
 80032de:	4602      	mov	r2, r0
 80032e0:	460b      	mov	r3, r1
 80032e2:	4613      	mov	r3, r2
 80032e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80032e6:	e053      	b.n	8003390 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032e8:	4b35      	ldr	r3, [pc, #212]	; (80033c0 <HAL_RCC_GetSysClockFreq+0x180>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	099b      	lsrs	r3, r3, #6
 80032ee:	2200      	movs	r2, #0
 80032f0:	613b      	str	r3, [r7, #16]
 80032f2:	617a      	str	r2, [r7, #20]
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80032fa:	f04f 0b00 	mov.w	fp, #0
 80032fe:	4652      	mov	r2, sl
 8003300:	465b      	mov	r3, fp
 8003302:	f04f 0000 	mov.w	r0, #0
 8003306:	f04f 0100 	mov.w	r1, #0
 800330a:	0159      	lsls	r1, r3, #5
 800330c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003310:	0150      	lsls	r0, r2, #5
 8003312:	4602      	mov	r2, r0
 8003314:	460b      	mov	r3, r1
 8003316:	ebb2 080a 	subs.w	r8, r2, sl
 800331a:	eb63 090b 	sbc.w	r9, r3, fp
 800331e:	f04f 0200 	mov.w	r2, #0
 8003322:	f04f 0300 	mov.w	r3, #0
 8003326:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800332a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800332e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003332:	ebb2 0408 	subs.w	r4, r2, r8
 8003336:	eb63 0509 	sbc.w	r5, r3, r9
 800333a:	f04f 0200 	mov.w	r2, #0
 800333e:	f04f 0300 	mov.w	r3, #0
 8003342:	00eb      	lsls	r3, r5, #3
 8003344:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003348:	00e2      	lsls	r2, r4, #3
 800334a:	4614      	mov	r4, r2
 800334c:	461d      	mov	r5, r3
 800334e:	eb14 030a 	adds.w	r3, r4, sl
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	eb45 030b 	adc.w	r3, r5, fp
 8003358:	607b      	str	r3, [r7, #4]
 800335a:	f04f 0200 	mov.w	r2, #0
 800335e:	f04f 0300 	mov.w	r3, #0
 8003362:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003366:	4629      	mov	r1, r5
 8003368:	028b      	lsls	r3, r1, #10
 800336a:	4621      	mov	r1, r4
 800336c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003370:	4621      	mov	r1, r4
 8003372:	028a      	lsls	r2, r1, #10
 8003374:	4610      	mov	r0, r2
 8003376:	4619      	mov	r1, r3
 8003378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800337a:	2200      	movs	r2, #0
 800337c:	60bb      	str	r3, [r7, #8]
 800337e:	60fa      	str	r2, [r7, #12]
 8003380:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003384:	f7fc ffe4 	bl	8000350 <__aeabi_uldivmod>
 8003388:	4602      	mov	r2, r0
 800338a:	460b      	mov	r3, r1
 800338c:	4613      	mov	r3, r2
 800338e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003390:	4b0b      	ldr	r3, [pc, #44]	; (80033c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	0c1b      	lsrs	r3, r3, #16
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	3301      	adds	r3, #1
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80033a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80033a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80033aa:	e002      	b.n	80033b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033ac:	4b05      	ldr	r3, [pc, #20]	; (80033c4 <HAL_RCC_GetSysClockFreq+0x184>)
 80033ae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80033b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3740      	adds	r7, #64	; 0x40
 80033b8:	46bd      	mov	sp, r7
 80033ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033be:	bf00      	nop
 80033c0:	40023800 	.word	0x40023800
 80033c4:	00f42400 	.word	0x00f42400
 80033c8:	017d7840 	.word	0x017d7840

080033cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033d0:	4b03      	ldr	r3, [pc, #12]	; (80033e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80033d2:	681b      	ldr	r3, [r3, #0]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	200000b4 	.word	0x200000b4

080033e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80033e8:	f7ff fff0 	bl	80033cc <HAL_RCC_GetHCLKFreq>
 80033ec:	4602      	mov	r2, r0
 80033ee:	4b05      	ldr	r3, [pc, #20]	; (8003404 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	0a9b      	lsrs	r3, r3, #10
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	4903      	ldr	r1, [pc, #12]	; (8003408 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033fa:	5ccb      	ldrb	r3, [r1, r3]
 80033fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003400:	4618      	mov	r0, r3
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40023800 	.word	0x40023800
 8003408:	080088cc 	.word	0x080088cc

0800340c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003410:	f7ff ffdc 	bl	80033cc <HAL_RCC_GetHCLKFreq>
 8003414:	4602      	mov	r2, r0
 8003416:	4b05      	ldr	r3, [pc, #20]	; (800342c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	0b5b      	lsrs	r3, r3, #13
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	4903      	ldr	r1, [pc, #12]	; (8003430 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003422:	5ccb      	ldrb	r3, [r1, r3]
 8003424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003428:	4618      	mov	r0, r3
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40023800 	.word	0x40023800
 8003430:	080088cc 	.word	0x080088cc

08003434 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e07b      	b.n	800353e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344a:	2b00      	cmp	r3, #0
 800344c:	d108      	bne.n	8003460 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003456:	d009      	beq.n	800346c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	61da      	str	r2, [r3, #28]
 800345e:	e005      	b.n	800346c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d106      	bne.n	800348c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f7fe fd3a 	bl	8001f00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2202      	movs	r2, #2
 8003490:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80034b4:	431a      	orrs	r2, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034be:	431a      	orrs	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	431a      	orrs	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034dc:	431a      	orrs	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	69db      	ldr	r3, [r3, #28]
 80034e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034f0:	ea42 0103 	orr.w	r1, r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	430a      	orrs	r2, r1
 8003502:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	0c1b      	lsrs	r3, r3, #16
 800350a:	f003 0104 	and.w	r1, r3, #4
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003512:	f003 0210 	and.w	r2, r3, #16
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	69da      	ldr	r2, [r3, #28]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800352c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3708      	adds	r7, #8
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b082      	sub	sp, #8
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e041      	b.n	80035dc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2b00      	cmp	r3, #0
 8003562:	d106      	bne.n	8003572 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7fe fd0f 	bl	8001f90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2202      	movs	r2, #2
 8003576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	3304      	adds	r3, #4
 8003582:	4619      	mov	r1, r3
 8003584:	4610      	mov	r0, r2
 8003586:	f000 fc53 	bl	8003e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3708      	adds	r7, #8
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d001      	beq.n	80035fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e044      	b.n	8003686 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2202      	movs	r2, #2
 8003600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68da      	ldr	r2, [r3, #12]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0201 	orr.w	r2, r2, #1
 8003612:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a1e      	ldr	r2, [pc, #120]	; (8003694 <HAL_TIM_Base_Start_IT+0xb0>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d018      	beq.n	8003650 <HAL_TIM_Base_Start_IT+0x6c>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003626:	d013      	beq.n	8003650 <HAL_TIM_Base_Start_IT+0x6c>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a1a      	ldr	r2, [pc, #104]	; (8003698 <HAL_TIM_Base_Start_IT+0xb4>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d00e      	beq.n	8003650 <HAL_TIM_Base_Start_IT+0x6c>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a19      	ldr	r2, [pc, #100]	; (800369c <HAL_TIM_Base_Start_IT+0xb8>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d009      	beq.n	8003650 <HAL_TIM_Base_Start_IT+0x6c>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a17      	ldr	r2, [pc, #92]	; (80036a0 <HAL_TIM_Base_Start_IT+0xbc>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d004      	beq.n	8003650 <HAL_TIM_Base_Start_IT+0x6c>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a16      	ldr	r2, [pc, #88]	; (80036a4 <HAL_TIM_Base_Start_IT+0xc0>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d111      	bne.n	8003674 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2b06      	cmp	r3, #6
 8003660:	d010      	beq.n	8003684 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f042 0201 	orr.w	r2, r2, #1
 8003670:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003672:	e007      	b.n	8003684 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f042 0201 	orr.w	r2, r2, #1
 8003682:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	40010000 	.word	0x40010000
 8003698:	40000400 	.word	0x40000400
 800369c:	40000800 	.word	0x40000800
 80036a0:	40000c00 	.word	0x40000c00
 80036a4:	40014000 	.word	0x40014000

080036a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e041      	b.n	800373e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d106      	bne.n	80036d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 f839 	bl	8003746 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2202      	movs	r2, #2
 80036d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3304      	adds	r3, #4
 80036e4:	4619      	mov	r1, r3
 80036e6:	4610      	mov	r0, r2
 80036e8:	f000 fba2 	bl	8003e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
	...

0800375c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d109      	bne.n	8003780 <HAL_TIM_PWM_Start+0x24>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b01      	cmp	r3, #1
 8003776:	bf14      	ite	ne
 8003778:	2301      	movne	r3, #1
 800377a:	2300      	moveq	r3, #0
 800377c:	b2db      	uxtb	r3, r3
 800377e:	e022      	b.n	80037c6 <HAL_TIM_PWM_Start+0x6a>
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	2b04      	cmp	r3, #4
 8003784:	d109      	bne.n	800379a <HAL_TIM_PWM_Start+0x3e>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b01      	cmp	r3, #1
 8003790:	bf14      	ite	ne
 8003792:	2301      	movne	r3, #1
 8003794:	2300      	moveq	r3, #0
 8003796:	b2db      	uxtb	r3, r3
 8003798:	e015      	b.n	80037c6 <HAL_TIM_PWM_Start+0x6a>
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	2b08      	cmp	r3, #8
 800379e:	d109      	bne.n	80037b4 <HAL_TIM_PWM_Start+0x58>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	bf14      	ite	ne
 80037ac:	2301      	movne	r3, #1
 80037ae:	2300      	moveq	r3, #0
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	e008      	b.n	80037c6 <HAL_TIM_PWM_Start+0x6a>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b01      	cmp	r3, #1
 80037be:	bf14      	ite	ne
 80037c0:	2301      	movne	r3, #1
 80037c2:	2300      	moveq	r3, #0
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e068      	b.n	80038a0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d104      	bne.n	80037de <HAL_TIM_PWM_Start+0x82>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2202      	movs	r2, #2
 80037d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037dc:	e013      	b.n	8003806 <HAL_TIM_PWM_Start+0xaa>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	2b04      	cmp	r3, #4
 80037e2:	d104      	bne.n	80037ee <HAL_TIM_PWM_Start+0x92>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2202      	movs	r2, #2
 80037e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037ec:	e00b      	b.n	8003806 <HAL_TIM_PWM_Start+0xaa>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d104      	bne.n	80037fe <HAL_TIM_PWM_Start+0xa2>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2202      	movs	r2, #2
 80037f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037fc:	e003      	b.n	8003806 <HAL_TIM_PWM_Start+0xaa>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2202      	movs	r2, #2
 8003802:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2201      	movs	r2, #1
 800380c:	6839      	ldr	r1, [r7, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f000 fdb4 	bl	800437c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a23      	ldr	r2, [pc, #140]	; (80038a8 <HAL_TIM_PWM_Start+0x14c>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d107      	bne.n	800382e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800382c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a1d      	ldr	r2, [pc, #116]	; (80038a8 <HAL_TIM_PWM_Start+0x14c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d018      	beq.n	800386a <HAL_TIM_PWM_Start+0x10e>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003840:	d013      	beq.n	800386a <HAL_TIM_PWM_Start+0x10e>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a19      	ldr	r2, [pc, #100]	; (80038ac <HAL_TIM_PWM_Start+0x150>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d00e      	beq.n	800386a <HAL_TIM_PWM_Start+0x10e>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a17      	ldr	r2, [pc, #92]	; (80038b0 <HAL_TIM_PWM_Start+0x154>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d009      	beq.n	800386a <HAL_TIM_PWM_Start+0x10e>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a16      	ldr	r2, [pc, #88]	; (80038b4 <HAL_TIM_PWM_Start+0x158>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d004      	beq.n	800386a <HAL_TIM_PWM_Start+0x10e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a14      	ldr	r2, [pc, #80]	; (80038b8 <HAL_TIM_PWM_Start+0x15c>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d111      	bne.n	800388e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 0307 	and.w	r3, r3, #7
 8003874:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2b06      	cmp	r3, #6
 800387a:	d010      	beq.n	800389e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f042 0201 	orr.w	r2, r2, #1
 800388a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800388c:	e007      	b.n	800389e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f042 0201 	orr.w	r2, r2, #1
 800389c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	40010000 	.word	0x40010000
 80038ac:	40000400 	.word	0x40000400
 80038b0:	40000800 	.word	0x40000800
 80038b4:	40000c00 	.word	0x40000c00
 80038b8:	40014000 	.word	0x40014000

080038bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d122      	bne.n	8003918 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d11b      	bne.n	8003918 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f06f 0202 	mvn.w	r2, #2
 80038e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2201      	movs	r2, #1
 80038ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	f003 0303 	and.w	r3, r3, #3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 fa77 	bl	8003df2 <HAL_TIM_IC_CaptureCallback>
 8003904:	e005      	b.n	8003912 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 fa69 	bl	8003dde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 fa7a 	bl	8003e06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	f003 0304 	and.w	r3, r3, #4
 8003922:	2b04      	cmp	r3, #4
 8003924:	d122      	bne.n	800396c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f003 0304 	and.w	r3, r3, #4
 8003930:	2b04      	cmp	r3, #4
 8003932:	d11b      	bne.n	800396c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f06f 0204 	mvn.w	r2, #4
 800393c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2202      	movs	r2, #2
 8003942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800394e:	2b00      	cmp	r3, #0
 8003950:	d003      	beq.n	800395a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 fa4d 	bl	8003df2 <HAL_TIM_IC_CaptureCallback>
 8003958:	e005      	b.n	8003966 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 fa3f 	bl	8003dde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f000 fa50 	bl	8003e06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	f003 0308 	and.w	r3, r3, #8
 8003976:	2b08      	cmp	r3, #8
 8003978:	d122      	bne.n	80039c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	f003 0308 	and.w	r3, r3, #8
 8003984:	2b08      	cmp	r3, #8
 8003986:	d11b      	bne.n	80039c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f06f 0208 	mvn.w	r2, #8
 8003990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2204      	movs	r2, #4
 8003996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f003 0303 	and.w	r3, r3, #3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 fa23 	bl	8003df2 <HAL_TIM_IC_CaptureCallback>
 80039ac:	e005      	b.n	80039ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 fa15 	bl	8003dde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f000 fa26 	bl	8003e06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	f003 0310 	and.w	r3, r3, #16
 80039ca:	2b10      	cmp	r3, #16
 80039cc:	d122      	bne.n	8003a14 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	f003 0310 	and.w	r3, r3, #16
 80039d8:	2b10      	cmp	r3, #16
 80039da:	d11b      	bne.n	8003a14 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f06f 0210 	mvn.w	r2, #16
 80039e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2208      	movs	r2, #8
 80039ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	69db      	ldr	r3, [r3, #28]
 80039f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f9f9 	bl	8003df2 <HAL_TIM_IC_CaptureCallback>
 8003a00:	e005      	b.n	8003a0e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 f9eb 	bl	8003dde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 f9fc 	bl	8003e06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d10e      	bne.n	8003a40 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d107      	bne.n	8003a40 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f06f 0201 	mvn.w	r2, #1
 8003a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7fd fdec 	bl	8001618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a4a:	2b80      	cmp	r3, #128	; 0x80
 8003a4c:	d10e      	bne.n	8003a6c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a58:	2b80      	cmp	r3, #128	; 0x80
 8003a5a:	d107      	bne.n	8003a6c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 fd26 	bl	80044b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a76:	2b40      	cmp	r3, #64	; 0x40
 8003a78:	d10e      	bne.n	8003a98 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a84:	2b40      	cmp	r3, #64	; 0x40
 8003a86:	d107      	bne.n	8003a98 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f9c1 	bl	8003e1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	f003 0320 	and.w	r3, r3, #32
 8003aa2:	2b20      	cmp	r3, #32
 8003aa4:	d10e      	bne.n	8003ac4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	f003 0320 	and.w	r3, r3, #32
 8003ab0:	2b20      	cmp	r3, #32
 8003ab2:	d107      	bne.n	8003ac4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f06f 0220 	mvn.w	r2, #32
 8003abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 fcf0 	bl	80044a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ac4:	bf00      	nop
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d101      	bne.n	8003aea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	e0ae      	b.n	8003c48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2b0c      	cmp	r3, #12
 8003af6:	f200 809f 	bhi.w	8003c38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003afa:	a201      	add	r2, pc, #4	; (adr r2, 8003b00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b00:	08003b35 	.word	0x08003b35
 8003b04:	08003c39 	.word	0x08003c39
 8003b08:	08003c39 	.word	0x08003c39
 8003b0c:	08003c39 	.word	0x08003c39
 8003b10:	08003b75 	.word	0x08003b75
 8003b14:	08003c39 	.word	0x08003c39
 8003b18:	08003c39 	.word	0x08003c39
 8003b1c:	08003c39 	.word	0x08003c39
 8003b20:	08003bb7 	.word	0x08003bb7
 8003b24:	08003c39 	.word	0x08003c39
 8003b28:	08003c39 	.word	0x08003c39
 8003b2c:	08003c39 	.word	0x08003c39
 8003b30:	08003bf7 	.word	0x08003bf7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68b9      	ldr	r1, [r7, #8]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f000 f9f8 	bl	8003f30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	699a      	ldr	r2, [r3, #24]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 0208 	orr.w	r2, r2, #8
 8003b4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	699a      	ldr	r2, [r3, #24]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0204 	bic.w	r2, r2, #4
 8003b5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6999      	ldr	r1, [r3, #24]
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	691a      	ldr	r2, [r3, #16]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	619a      	str	r2, [r3, #24]
      break;
 8003b72:	e064      	b.n	8003c3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68b9      	ldr	r1, [r7, #8]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 fa3e 	bl	8003ffc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699a      	ldr	r2, [r3, #24]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	699a      	ldr	r2, [r3, #24]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6999      	ldr	r1, [r3, #24]
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	021a      	lsls	r2, r3, #8
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	619a      	str	r2, [r3, #24]
      break;
 8003bb4:	e043      	b.n	8003c3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68b9      	ldr	r1, [r7, #8]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f000 fa89 	bl	80040d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	69da      	ldr	r2, [r3, #28]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f042 0208 	orr.w	r2, r2, #8
 8003bd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	69da      	ldr	r2, [r3, #28]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0204 	bic.w	r2, r2, #4
 8003be0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	69d9      	ldr	r1, [r3, #28]
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	691a      	ldr	r2, [r3, #16]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	61da      	str	r2, [r3, #28]
      break;
 8003bf4:	e023      	b.n	8003c3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68b9      	ldr	r1, [r7, #8]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 fad3 	bl	80041a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	69da      	ldr	r2, [r3, #28]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	69da      	ldr	r2, [r3, #28]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	69d9      	ldr	r1, [r3, #28]
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	021a      	lsls	r2, r3, #8
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	61da      	str	r2, [r3, #28]
      break;
 8003c36:	e002      	b.n	8003c3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c46:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3718      	adds	r7, #24
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d101      	bne.n	8003c6c <HAL_TIM_ConfigClockSource+0x1c>
 8003c68:	2302      	movs	r3, #2
 8003c6a:	e0b4      	b.n	8003dd6 <HAL_TIM_ConfigClockSource+0x186>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2202      	movs	r2, #2
 8003c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ca4:	d03e      	beq.n	8003d24 <HAL_TIM_ConfigClockSource+0xd4>
 8003ca6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003caa:	f200 8087 	bhi.w	8003dbc <HAL_TIM_ConfigClockSource+0x16c>
 8003cae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cb2:	f000 8086 	beq.w	8003dc2 <HAL_TIM_ConfigClockSource+0x172>
 8003cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cba:	d87f      	bhi.n	8003dbc <HAL_TIM_ConfigClockSource+0x16c>
 8003cbc:	2b70      	cmp	r3, #112	; 0x70
 8003cbe:	d01a      	beq.n	8003cf6 <HAL_TIM_ConfigClockSource+0xa6>
 8003cc0:	2b70      	cmp	r3, #112	; 0x70
 8003cc2:	d87b      	bhi.n	8003dbc <HAL_TIM_ConfigClockSource+0x16c>
 8003cc4:	2b60      	cmp	r3, #96	; 0x60
 8003cc6:	d050      	beq.n	8003d6a <HAL_TIM_ConfigClockSource+0x11a>
 8003cc8:	2b60      	cmp	r3, #96	; 0x60
 8003cca:	d877      	bhi.n	8003dbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ccc:	2b50      	cmp	r3, #80	; 0x50
 8003cce:	d03c      	beq.n	8003d4a <HAL_TIM_ConfigClockSource+0xfa>
 8003cd0:	2b50      	cmp	r3, #80	; 0x50
 8003cd2:	d873      	bhi.n	8003dbc <HAL_TIM_ConfigClockSource+0x16c>
 8003cd4:	2b40      	cmp	r3, #64	; 0x40
 8003cd6:	d058      	beq.n	8003d8a <HAL_TIM_ConfigClockSource+0x13a>
 8003cd8:	2b40      	cmp	r3, #64	; 0x40
 8003cda:	d86f      	bhi.n	8003dbc <HAL_TIM_ConfigClockSource+0x16c>
 8003cdc:	2b30      	cmp	r3, #48	; 0x30
 8003cde:	d064      	beq.n	8003daa <HAL_TIM_ConfigClockSource+0x15a>
 8003ce0:	2b30      	cmp	r3, #48	; 0x30
 8003ce2:	d86b      	bhi.n	8003dbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ce4:	2b20      	cmp	r3, #32
 8003ce6:	d060      	beq.n	8003daa <HAL_TIM_ConfigClockSource+0x15a>
 8003ce8:	2b20      	cmp	r3, #32
 8003cea:	d867      	bhi.n	8003dbc <HAL_TIM_ConfigClockSource+0x16c>
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d05c      	beq.n	8003daa <HAL_TIM_ConfigClockSource+0x15a>
 8003cf0:	2b10      	cmp	r3, #16
 8003cf2:	d05a      	beq.n	8003daa <HAL_TIM_ConfigClockSource+0x15a>
 8003cf4:	e062      	b.n	8003dbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6818      	ldr	r0, [r3, #0]
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	6899      	ldr	r1, [r3, #8]
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	f000 fb19 	bl	800433c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	609a      	str	r2, [r3, #8]
      break;
 8003d22:	e04f      	b.n	8003dc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6818      	ldr	r0, [r3, #0]
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	6899      	ldr	r1, [r3, #8]
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	f000 fb02 	bl	800433c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689a      	ldr	r2, [r3, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d46:	609a      	str	r2, [r3, #8]
      break;
 8003d48:	e03c      	b.n	8003dc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6818      	ldr	r0, [r3, #0]
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	6859      	ldr	r1, [r3, #4]
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	461a      	mov	r2, r3
 8003d58:	f000 fa76 	bl	8004248 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2150      	movs	r1, #80	; 0x50
 8003d62:	4618      	mov	r0, r3
 8003d64:	f000 facf 	bl	8004306 <TIM_ITRx_SetConfig>
      break;
 8003d68:	e02c      	b.n	8003dc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6818      	ldr	r0, [r3, #0]
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	6859      	ldr	r1, [r3, #4]
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	461a      	mov	r2, r3
 8003d78:	f000 fa95 	bl	80042a6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2160      	movs	r1, #96	; 0x60
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 fabf 	bl	8004306 <TIM_ITRx_SetConfig>
      break;
 8003d88:	e01c      	b.n	8003dc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	6859      	ldr	r1, [r3, #4]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	461a      	mov	r2, r3
 8003d98:	f000 fa56 	bl	8004248 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2140      	movs	r1, #64	; 0x40
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 faaf 	bl	8004306 <TIM_ITRx_SetConfig>
      break;
 8003da8:	e00c      	b.n	8003dc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4619      	mov	r1, r3
 8003db4:	4610      	mov	r0, r2
 8003db6:	f000 faa6 	bl	8004306 <TIM_ITRx_SetConfig>
      break;
 8003dba:	e003      	b.n	8003dc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc0:	e000      	b.n	8003dc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003dc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3710      	adds	r7, #16
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b083      	sub	sp, #12
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
	...

08003e30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a34      	ldr	r2, [pc, #208]	; (8003f14 <TIM_Base_SetConfig+0xe4>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d00f      	beq.n	8003e68 <TIM_Base_SetConfig+0x38>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e4e:	d00b      	beq.n	8003e68 <TIM_Base_SetConfig+0x38>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a31      	ldr	r2, [pc, #196]	; (8003f18 <TIM_Base_SetConfig+0xe8>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d007      	beq.n	8003e68 <TIM_Base_SetConfig+0x38>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a30      	ldr	r2, [pc, #192]	; (8003f1c <TIM_Base_SetConfig+0xec>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d003      	beq.n	8003e68 <TIM_Base_SetConfig+0x38>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a2f      	ldr	r2, [pc, #188]	; (8003f20 <TIM_Base_SetConfig+0xf0>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d108      	bne.n	8003e7a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a25      	ldr	r2, [pc, #148]	; (8003f14 <TIM_Base_SetConfig+0xe4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d01b      	beq.n	8003eba <TIM_Base_SetConfig+0x8a>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e88:	d017      	beq.n	8003eba <TIM_Base_SetConfig+0x8a>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a22      	ldr	r2, [pc, #136]	; (8003f18 <TIM_Base_SetConfig+0xe8>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d013      	beq.n	8003eba <TIM_Base_SetConfig+0x8a>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a21      	ldr	r2, [pc, #132]	; (8003f1c <TIM_Base_SetConfig+0xec>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d00f      	beq.n	8003eba <TIM_Base_SetConfig+0x8a>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a20      	ldr	r2, [pc, #128]	; (8003f20 <TIM_Base_SetConfig+0xf0>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d00b      	beq.n	8003eba <TIM_Base_SetConfig+0x8a>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a1f      	ldr	r2, [pc, #124]	; (8003f24 <TIM_Base_SetConfig+0xf4>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d007      	beq.n	8003eba <TIM_Base_SetConfig+0x8a>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a1e      	ldr	r2, [pc, #120]	; (8003f28 <TIM_Base_SetConfig+0xf8>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d003      	beq.n	8003eba <TIM_Base_SetConfig+0x8a>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a1d      	ldr	r2, [pc, #116]	; (8003f2c <TIM_Base_SetConfig+0xfc>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d108      	bne.n	8003ecc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ec0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a08      	ldr	r2, [pc, #32]	; (8003f14 <TIM_Base_SetConfig+0xe4>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d103      	bne.n	8003f00 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	691a      	ldr	r2, [r3, #16]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	615a      	str	r2, [r3, #20]
}
 8003f06:	bf00      	nop
 8003f08:	3714      	adds	r7, #20
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	40010000 	.word	0x40010000
 8003f18:	40000400 	.word	0x40000400
 8003f1c:	40000800 	.word	0x40000800
 8003f20:	40000c00 	.word	0x40000c00
 8003f24:	40014000 	.word	0x40014000
 8003f28:	40014400 	.word	0x40014400
 8003f2c:	40014800 	.word	0x40014800

08003f30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b087      	sub	sp, #28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	f023 0201 	bic.w	r2, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f023 0303 	bic.w	r3, r3, #3
 8003f66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f023 0302 	bic.w	r3, r3, #2
 8003f78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a1c      	ldr	r2, [pc, #112]	; (8003ff8 <TIM_OC1_SetConfig+0xc8>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d10c      	bne.n	8003fa6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	f023 0308 	bic.w	r3, r3, #8
 8003f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f023 0304 	bic.w	r3, r3, #4
 8003fa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a13      	ldr	r2, [pc, #76]	; (8003ff8 <TIM_OC1_SetConfig+0xc8>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d111      	bne.n	8003fd2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	697a      	ldr	r2, [r7, #20]
 8003fea:	621a      	str	r2, [r3, #32]
}
 8003fec:	bf00      	nop
 8003fee:	371c      	adds	r7, #28
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr
 8003ff8:	40010000 	.word	0x40010000

08003ffc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b087      	sub	sp, #28
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	f023 0210 	bic.w	r2, r3, #16
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800402a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	021b      	lsls	r3, r3, #8
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	4313      	orrs	r3, r2
 800403e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f023 0320 	bic.w	r3, r3, #32
 8004046:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	011b      	lsls	r3, r3, #4
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	4313      	orrs	r3, r2
 8004052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a1e      	ldr	r2, [pc, #120]	; (80040d0 <TIM_OC2_SetConfig+0xd4>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d10d      	bne.n	8004078 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	011b      	lsls	r3, r3, #4
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	4313      	orrs	r3, r2
 800406e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004076:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a15      	ldr	r2, [pc, #84]	; (80040d0 <TIM_OC2_SetConfig+0xd4>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d113      	bne.n	80040a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004086:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800408e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4313      	orrs	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68fa      	ldr	r2, [r7, #12]
 80040b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	697a      	ldr	r2, [r7, #20]
 80040c0:	621a      	str	r2, [r3, #32]
}
 80040c2:	bf00      	nop
 80040c4:	371c      	adds	r7, #28
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40010000 	.word	0x40010000

080040d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b087      	sub	sp, #28
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 0303 	bic.w	r3, r3, #3
 800410a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68fa      	ldr	r2, [r7, #12]
 8004112:	4313      	orrs	r3, r2
 8004114:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800411c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	021b      	lsls	r3, r3, #8
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	4313      	orrs	r3, r2
 8004128:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a1d      	ldr	r2, [pc, #116]	; (80041a4 <TIM_OC3_SetConfig+0xd0>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d10d      	bne.n	800414e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004138:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	021b      	lsls	r3, r3, #8
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	4313      	orrs	r3, r2
 8004144:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800414c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a14      	ldr	r2, [pc, #80]	; (80041a4 <TIM_OC3_SetConfig+0xd0>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d113      	bne.n	800417e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800415c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004164:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	011b      	lsls	r3, r3, #4
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	4313      	orrs	r3, r2
 8004170:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	011b      	lsls	r3, r3, #4
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4313      	orrs	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685a      	ldr	r2, [r3, #4]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	697a      	ldr	r2, [r7, #20]
 8004196:	621a      	str	r2, [r3, #32]
}
 8004198:	bf00      	nop
 800419a:	371c      	adds	r7, #28
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr
 80041a4:	40010000 	.word	0x40010000

080041a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b087      	sub	sp, #28
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a1b      	ldr	r3, [r3, #32]
 80041b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	69db      	ldr	r3, [r3, #28]
 80041ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	021b      	lsls	r3, r3, #8
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	031b      	lsls	r3, r3, #12
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a10      	ldr	r2, [pc, #64]	; (8004244 <TIM_OC4_SetConfig+0x9c>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d109      	bne.n	800421c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800420e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	019b      	lsls	r3, r3, #6
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4313      	orrs	r3, r2
 800421a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	697a      	ldr	r2, [r7, #20]
 8004220:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	621a      	str	r2, [r3, #32]
}
 8004236:	bf00      	nop
 8004238:	371c      	adds	r7, #28
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40010000 	.word	0x40010000

08004248 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004248:	b480      	push	{r7}
 800424a:	b087      	sub	sp, #28
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6a1b      	ldr	r3, [r3, #32]
 800425e:	f023 0201 	bic.w	r2, r3, #1
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004272:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	4313      	orrs	r3, r2
 800427c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	f023 030a 	bic.w	r3, r3, #10
 8004284:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	4313      	orrs	r3, r2
 800428c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	697a      	ldr	r2, [r7, #20]
 8004298:	621a      	str	r2, [r3, #32]
}
 800429a:	bf00      	nop
 800429c:	371c      	adds	r7, #28
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b087      	sub	sp, #28
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	60f8      	str	r0, [r7, #12]
 80042ae:	60b9      	str	r1, [r7, #8]
 80042b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	f023 0210 	bic.w	r2, r3, #16
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80042d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	031b      	lsls	r3, r3, #12
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	4313      	orrs	r3, r2
 80042da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80042e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	621a      	str	r2, [r3, #32]
}
 80042fa:	bf00      	nop
 80042fc:	371c      	adds	r7, #28
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004306:	b480      	push	{r7}
 8004308:	b085      	sub	sp, #20
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
 800430e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800431c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800431e:	683a      	ldr	r2, [r7, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	4313      	orrs	r3, r2
 8004324:	f043 0307 	orr.w	r3, r3, #7
 8004328:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	609a      	str	r2, [r3, #8]
}
 8004330:	bf00      	nop
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800433c:	b480      	push	{r7}
 800433e:	b087      	sub	sp, #28
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
 8004348:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004356:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	021a      	lsls	r2, r3, #8
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	431a      	orrs	r2, r3
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	4313      	orrs	r3, r2
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	4313      	orrs	r3, r2
 8004368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	609a      	str	r2, [r3, #8]
}
 8004370:	bf00      	nop
 8004372:	371c      	adds	r7, #28
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800437c:	b480      	push	{r7}
 800437e:	b087      	sub	sp, #28
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f003 031f 	and.w	r3, r3, #31
 800438e:	2201      	movs	r2, #1
 8004390:	fa02 f303 	lsl.w	r3, r2, r3
 8004394:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6a1a      	ldr	r2, [r3, #32]
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	43db      	mvns	r3, r3
 800439e:	401a      	ands	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6a1a      	ldr	r2, [r3, #32]
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	f003 031f 	and.w	r3, r3, #31
 80043ae:	6879      	ldr	r1, [r7, #4]
 80043b0:	fa01 f303 	lsl.w	r3, r1, r3
 80043b4:	431a      	orrs	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	621a      	str	r2, [r3, #32]
}
 80043ba:	bf00      	nop
 80043bc:	371c      	adds	r7, #28
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
	...

080043c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b085      	sub	sp, #20
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d101      	bne.n	80043e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043dc:	2302      	movs	r3, #2
 80043de:	e050      	b.n	8004482 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2202      	movs	r2, #2
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004406:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a1c      	ldr	r2, [pc, #112]	; (8004490 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d018      	beq.n	8004456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800442c:	d013      	beq.n	8004456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a18      	ldr	r2, [pc, #96]	; (8004494 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d00e      	beq.n	8004456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a16      	ldr	r2, [pc, #88]	; (8004498 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d009      	beq.n	8004456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a15      	ldr	r2, [pc, #84]	; (800449c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d004      	beq.n	8004456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a13      	ldr	r2, [pc, #76]	; (80044a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d10c      	bne.n	8004470 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800445c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	4313      	orrs	r3, r2
 8004466:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3714      	adds	r7, #20
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40010000 	.word	0x40010000
 8004494:	40000400 	.word	0x40000400
 8004498:	40000800 	.word	0x40000800
 800449c:	40000c00 	.word	0x40000c00
 80044a0:	40014000 	.word	0x40014000

080044a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e03f      	b.n	800455e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7fd fde6 	bl	80020c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2224      	movs	r2, #36	; 0x24
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68da      	ldr	r2, [r3, #12]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800450e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f000 fddf 	bl	80050d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004524:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	695a      	ldr	r2, [r3, #20]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004534:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68da      	ldr	r2, [r3, #12]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004544:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2220      	movs	r2, #32
 8004550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3708      	adds	r7, #8
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004566:	b580      	push	{r7, lr}
 8004568:	b08a      	sub	sp, #40	; 0x28
 800456a:	af02      	add	r7, sp, #8
 800456c:	60f8      	str	r0, [r7, #12]
 800456e:	60b9      	str	r1, [r7, #8]
 8004570:	603b      	str	r3, [r7, #0]
 8004572:	4613      	mov	r3, r2
 8004574:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004576:	2300      	movs	r3, #0
 8004578:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b20      	cmp	r3, #32
 8004584:	d17c      	bne.n	8004680 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <HAL_UART_Transmit+0x2c>
 800458c:	88fb      	ldrh	r3, [r7, #6]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e075      	b.n	8004682 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800459c:	2b01      	cmp	r3, #1
 800459e:	d101      	bne.n	80045a4 <HAL_UART_Transmit+0x3e>
 80045a0:	2302      	movs	r3, #2
 80045a2:	e06e      	b.n	8004682 <HAL_UART_Transmit+0x11c>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2221      	movs	r2, #33	; 0x21
 80045b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045ba:	f7fd ff71 	bl	80024a0 <HAL_GetTick>
 80045be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	88fa      	ldrh	r2, [r7, #6]
 80045c4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	88fa      	ldrh	r2, [r7, #6]
 80045ca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045d4:	d108      	bne.n	80045e8 <HAL_UART_Transmit+0x82>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d104      	bne.n	80045e8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80045de:	2300      	movs	r3, #0
 80045e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	61bb      	str	r3, [r7, #24]
 80045e6:	e003      	b.n	80045f0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045ec:	2300      	movs	r3, #0
 80045ee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80045f8:	e02a      	b.n	8004650 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	2200      	movs	r2, #0
 8004602:	2180      	movs	r1, #128	; 0x80
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fb1f 	bl	8004c48 <UART_WaitOnFlagUntilTimeout>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e036      	b.n	8004682 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10b      	bne.n	8004632 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	881b      	ldrh	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004628:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	3302      	adds	r3, #2
 800462e:	61bb      	str	r3, [r7, #24]
 8004630:	e007      	b.n	8004642 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	781a      	ldrb	r2, [r3, #0]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	3301      	adds	r3, #1
 8004640:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004646:	b29b      	uxth	r3, r3
 8004648:	3b01      	subs	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004654:	b29b      	uxth	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1cf      	bne.n	80045fa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	9300      	str	r3, [sp, #0]
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	2200      	movs	r2, #0
 8004662:	2140      	movs	r1, #64	; 0x40
 8004664:	68f8      	ldr	r0, [r7, #12]
 8004666:	f000 faef 	bl	8004c48 <UART_WaitOnFlagUntilTimeout>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e006      	b.n	8004682 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2220      	movs	r2, #32
 8004678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800467c:	2300      	movs	r3, #0
 800467e:	e000      	b.n	8004682 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004680:	2302      	movs	r3, #2
  }
}
 8004682:	4618      	mov	r0, r3
 8004684:	3720      	adds	r7, #32
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b084      	sub	sp, #16
 800468e:	af00      	add	r7, sp, #0
 8004690:	60f8      	str	r0, [r7, #12]
 8004692:	60b9      	str	r1, [r7, #8]
 8004694:	4613      	mov	r3, r2
 8004696:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b20      	cmp	r3, #32
 80046a2:	d11d      	bne.n	80046e0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <HAL_UART_Receive_IT+0x26>
 80046aa:	88fb      	ldrh	r3, [r7, #6]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d101      	bne.n	80046b4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e016      	b.n	80046e2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d101      	bne.n	80046c2 <HAL_UART_Receive_IT+0x38>
 80046be:	2302      	movs	r3, #2
 80046c0:	e00f      	b.n	80046e2 <HAL_UART_Receive_IT+0x58>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80046d0:	88fb      	ldrh	r3, [r7, #6]
 80046d2:	461a      	mov	r2, r3
 80046d4:	68b9      	ldr	r1, [r7, #8]
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f000 fb24 	bl	8004d24 <UART_Start_Receive_IT>
 80046dc:	4603      	mov	r3, r0
 80046de:	e000      	b.n	80046e2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80046e0:	2302      	movs	r3, #2
  }
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b0ba      	sub	sp, #232	; 0xe8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004712:	2300      	movs	r3, #0
 8004714:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004718:	2300      	movs	r3, #0
 800471a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800471e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004722:	f003 030f 	and.w	r3, r3, #15
 8004726:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800472a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10f      	bne.n	8004752 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004736:	f003 0320 	and.w	r3, r3, #32
 800473a:	2b00      	cmp	r3, #0
 800473c:	d009      	beq.n	8004752 <HAL_UART_IRQHandler+0x66>
 800473e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004742:	f003 0320 	and.w	r3, r3, #32
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 fc07 	bl	8004f5e <UART_Receive_IT>
      return;
 8004750:	e256      	b.n	8004c00 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004752:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004756:	2b00      	cmp	r3, #0
 8004758:	f000 80de 	beq.w	8004918 <HAL_UART_IRQHandler+0x22c>
 800475c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004760:	f003 0301 	and.w	r3, r3, #1
 8004764:	2b00      	cmp	r3, #0
 8004766:	d106      	bne.n	8004776 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800476c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004770:	2b00      	cmp	r3, #0
 8004772:	f000 80d1 	beq.w	8004918 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00b      	beq.n	800479a <HAL_UART_IRQHandler+0xae>
 8004782:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800478a:	2b00      	cmp	r3, #0
 800478c:	d005      	beq.n	800479a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004792:	f043 0201 	orr.w	r2, r3, #1
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800479a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800479e:	f003 0304 	and.w	r3, r3, #4
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00b      	beq.n	80047be <HAL_UART_IRQHandler+0xd2>
 80047a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d005      	beq.n	80047be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b6:	f043 0202 	orr.w	r2, r3, #2
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00b      	beq.n	80047e2 <HAL_UART_IRQHandler+0xf6>
 80047ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d005      	beq.n	80047e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047da:	f043 0204 	orr.w	r2, r3, #4
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80047e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047e6:	f003 0308 	and.w	r3, r3, #8
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d011      	beq.n	8004812 <HAL_UART_IRQHandler+0x126>
 80047ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047f2:	f003 0320 	and.w	r3, r3, #32
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d105      	bne.n	8004806 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80047fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b00      	cmp	r3, #0
 8004804:	d005      	beq.n	8004812 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	f043 0208 	orr.w	r2, r3, #8
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004816:	2b00      	cmp	r3, #0
 8004818:	f000 81ed 	beq.w	8004bf6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800481c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004820:	f003 0320 	and.w	r3, r3, #32
 8004824:	2b00      	cmp	r3, #0
 8004826:	d008      	beq.n	800483a <HAL_UART_IRQHandler+0x14e>
 8004828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800482c:	f003 0320 	and.w	r3, r3, #32
 8004830:	2b00      	cmp	r3, #0
 8004832:	d002      	beq.n	800483a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 fb92 	bl	8004f5e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004844:	2b40      	cmp	r3, #64	; 0x40
 8004846:	bf0c      	ite	eq
 8004848:	2301      	moveq	r3, #1
 800484a:	2300      	movne	r3, #0
 800484c:	b2db      	uxtb	r3, r3
 800484e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004856:	f003 0308 	and.w	r3, r3, #8
 800485a:	2b00      	cmp	r3, #0
 800485c:	d103      	bne.n	8004866 <HAL_UART_IRQHandler+0x17a>
 800485e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004862:	2b00      	cmp	r3, #0
 8004864:	d04f      	beq.n	8004906 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 fa9a 	bl	8004da0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004876:	2b40      	cmp	r3, #64	; 0x40
 8004878:	d141      	bne.n	80048fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	3314      	adds	r3, #20
 8004880:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004884:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004888:	e853 3f00 	ldrex	r3, [r3]
 800488c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004890:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004894:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004898:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	3314      	adds	r3, #20
 80048a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80048a6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80048aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80048b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80048b6:	e841 2300 	strex	r3, r2, [r1]
 80048ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80048be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1d9      	bne.n	800487a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d013      	beq.n	80048f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d2:	4a7d      	ldr	r2, [pc, #500]	; (8004ac8 <HAL_UART_IRQHandler+0x3dc>)
 80048d4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048da:	4618      	mov	r0, r3
 80048dc:	f7fd ff91 	bl	8002802 <HAL_DMA_Abort_IT>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d016      	beq.n	8004914 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80048f0:	4610      	mov	r0, r2
 80048f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048f4:	e00e      	b.n	8004914 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f990 	bl	8004c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048fc:	e00a      	b.n	8004914 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f000 f98c 	bl	8004c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004904:	e006      	b.n	8004914 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 f988 	bl	8004c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004912:	e170      	b.n	8004bf6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004914:	bf00      	nop
    return;
 8004916:	e16e      	b.n	8004bf6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491c:	2b01      	cmp	r3, #1
 800491e:	f040 814a 	bne.w	8004bb6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004926:	f003 0310 	and.w	r3, r3, #16
 800492a:	2b00      	cmp	r3, #0
 800492c:	f000 8143 	beq.w	8004bb6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004934:	f003 0310 	and.w	r3, r3, #16
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 813c 	beq.w	8004bb6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800493e:	2300      	movs	r3, #0
 8004940:	60bb      	str	r3, [r7, #8]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	60bb      	str	r3, [r7, #8]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	60bb      	str	r3, [r7, #8]
 8004952:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800495e:	2b40      	cmp	r3, #64	; 0x40
 8004960:	f040 80b4 	bne.w	8004acc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004970:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004974:	2b00      	cmp	r3, #0
 8004976:	f000 8140 	beq.w	8004bfa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800497e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004982:	429a      	cmp	r2, r3
 8004984:	f080 8139 	bcs.w	8004bfa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800498e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004994:	69db      	ldr	r3, [r3, #28]
 8004996:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800499a:	f000 8088 	beq.w	8004aae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	330c      	adds	r3, #12
 80049a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80049ac:	e853 3f00 	ldrex	r3, [r3]
 80049b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80049b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	330c      	adds	r3, #12
 80049c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80049ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80049ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80049d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80049da:	e841 2300 	strex	r3, r2, [r1]
 80049de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80049e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d1d9      	bne.n	800499e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	3314      	adds	r3, #20
 80049f0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049f4:	e853 3f00 	ldrex	r3, [r3]
 80049f8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80049fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049fc:	f023 0301 	bic.w	r3, r3, #1
 8004a00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	3314      	adds	r3, #20
 8004a0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004a0e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004a12:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a14:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a16:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a1a:	e841 2300 	strex	r3, r2, [r1]
 8004a1e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004a20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1e1      	bne.n	80049ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3314      	adds	r3, #20
 8004a2c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a30:	e853 3f00 	ldrex	r3, [r3]
 8004a34:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004a36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	3314      	adds	r3, #20
 8004a46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004a4a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004a4c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004a50:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004a52:	e841 2300 	strex	r3, r2, [r1]
 8004a56:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004a58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1e3      	bne.n	8004a26 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	330c      	adds	r3, #12
 8004a72:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a76:	e853 3f00 	ldrex	r3, [r3]
 8004a7a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a7e:	f023 0310 	bic.w	r3, r3, #16
 8004a82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	330c      	adds	r3, #12
 8004a8c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004a90:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a92:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a94:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a96:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a98:	e841 2300 	strex	r3, r2, [r1]
 8004a9c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004a9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1e3      	bne.n	8004a6c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7fd fe3a 	bl	8002722 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	4619      	mov	r1, r3
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f8b6 	bl	8004c30 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004ac4:	e099      	b.n	8004bfa <HAL_UART_IRQHandler+0x50e>
 8004ac6:	bf00      	nop
 8004ac8:	08004e67 	.word	0x08004e67
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f000 808b 	beq.w	8004bfe <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004ae8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 8086 	beq.w	8004bfe <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	330c      	adds	r3, #12
 8004af8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afc:	e853 3f00 	ldrex	r3, [r3]
 8004b00:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b08:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	330c      	adds	r3, #12
 8004b12:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004b16:	647a      	str	r2, [r7, #68]	; 0x44
 8004b18:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b1e:	e841 2300 	strex	r3, r2, [r1]
 8004b22:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1e3      	bne.n	8004af2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	3314      	adds	r3, #20
 8004b30:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b34:	e853 3f00 	ldrex	r3, [r3]
 8004b38:	623b      	str	r3, [r7, #32]
   return(result);
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	f023 0301 	bic.w	r3, r3, #1
 8004b40:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	3314      	adds	r3, #20
 8004b4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004b4e:	633a      	str	r2, [r7, #48]	; 0x30
 8004b50:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b56:	e841 2300 	strex	r3, r2, [r1]
 8004b5a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1e3      	bne.n	8004b2a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2220      	movs	r2, #32
 8004b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	330c      	adds	r3, #12
 8004b76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	e853 3f00 	ldrex	r3, [r3]
 8004b7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f023 0310 	bic.w	r3, r3, #16
 8004b86:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	330c      	adds	r3, #12
 8004b90:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004b94:	61fa      	str	r2, [r7, #28]
 8004b96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b98:	69b9      	ldr	r1, [r7, #24]
 8004b9a:	69fa      	ldr	r2, [r7, #28]
 8004b9c:	e841 2300 	strex	r3, r2, [r1]
 8004ba0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1e3      	bne.n	8004b70 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ba8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004bac:	4619      	mov	r1, r3
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f83e 	bl	8004c30 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004bb4:	e023      	b.n	8004bfe <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d009      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x4ea>
 8004bc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f95d 	bl	8004e8e <UART_Transmit_IT>
    return;
 8004bd4:	e014      	b.n	8004c00 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00e      	beq.n	8004c00 <HAL_UART_IRQHandler+0x514>
 8004be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004be6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d008      	beq.n	8004c00 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 f99d 	bl	8004f2e <UART_EndTransmit_IT>
    return;
 8004bf4:	e004      	b.n	8004c00 <HAL_UART_IRQHandler+0x514>
    return;
 8004bf6:	bf00      	nop
 8004bf8:	e002      	b.n	8004c00 <HAL_UART_IRQHandler+0x514>
      return;
 8004bfa:	bf00      	nop
 8004bfc:	e000      	b.n	8004c00 <HAL_UART_IRQHandler+0x514>
      return;
 8004bfe:	bf00      	nop
  }
}
 8004c00:	37e8      	adds	r7, #232	; 0xe8
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop

08004c08 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c24:	bf00      	nop
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	460b      	mov	r3, r1
 8004c3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c3c:	bf00      	nop
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b090      	sub	sp, #64	; 0x40
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	603b      	str	r3, [r7, #0]
 8004c54:	4613      	mov	r3, r2
 8004c56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c58:	e050      	b.n	8004cfc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c60:	d04c      	beq.n	8004cfc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004c62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d007      	beq.n	8004c78 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c68:	f7fd fc1a 	bl	80024a0 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d241      	bcs.n	8004cfc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	330c      	adds	r3, #12
 8004c7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c82:	e853 3f00 	ldrex	r3, [r3]
 8004c86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	330c      	adds	r3, #12
 8004c96:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c98:	637a      	str	r2, [r7, #52]	; 0x34
 8004c9a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ca0:	e841 2300 	strex	r3, r2, [r1]
 8004ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1e5      	bne.n	8004c78 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	3314      	adds	r3, #20
 8004cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	e853 3f00 	ldrex	r3, [r3]
 8004cba:	613b      	str	r3, [r7, #16]
   return(result);
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	f023 0301 	bic.w	r3, r3, #1
 8004cc2:	63bb      	str	r3, [r7, #56]	; 0x38
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	3314      	adds	r3, #20
 8004cca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ccc:	623a      	str	r2, [r7, #32]
 8004cce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd0:	69f9      	ldr	r1, [r7, #28]
 8004cd2:	6a3a      	ldr	r2, [r7, #32]
 8004cd4:	e841 2300 	strex	r3, r2, [r1]
 8004cd8:	61bb      	str	r3, [r7, #24]
   return(result);
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1e5      	bne.n	8004cac <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e00f      	b.n	8004d1c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	4013      	ands	r3, r2
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	bf0c      	ite	eq
 8004d0c:	2301      	moveq	r3, #1
 8004d0e:	2300      	movne	r3, #0
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	461a      	mov	r2, r3
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d09f      	beq.n	8004c5a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3740      	adds	r7, #64	; 0x40
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	88fa      	ldrh	r2, [r7, #6]
 8004d3c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	88fa      	ldrh	r2, [r7, #6]
 8004d42:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2222      	movs	r2, #34	; 0x22
 8004d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d007      	beq.n	8004d72 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d70:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	695a      	ldr	r2, [r3, #20]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f042 0201 	orr.w	r2, r2, #1
 8004d80:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68da      	ldr	r2, [r3, #12]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f042 0220 	orr.w	r2, r2, #32
 8004d90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b095      	sub	sp, #84	; 0x54
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	330c      	adds	r3, #12
 8004dae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004db2:	e853 3f00 	ldrex	r3, [r3]
 8004db6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	330c      	adds	r3, #12
 8004dc6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004dc8:	643a      	str	r2, [r7, #64]	; 0x40
 8004dca:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dcc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004dce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004dd0:	e841 2300 	strex	r3, r2, [r1]
 8004dd4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1e5      	bne.n	8004da8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	3314      	adds	r3, #20
 8004de2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	e853 3f00 	ldrex	r3, [r3]
 8004dea:	61fb      	str	r3, [r7, #28]
   return(result);
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	f023 0301 	bic.w	r3, r3, #1
 8004df2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	3314      	adds	r3, #20
 8004dfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004dfc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004dfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e04:	e841 2300 	strex	r3, r2, [r1]
 8004e08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1e5      	bne.n	8004ddc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d119      	bne.n	8004e4c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	330c      	adds	r3, #12
 8004e1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	e853 3f00 	ldrex	r3, [r3]
 8004e26:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	f023 0310 	bic.w	r3, r3, #16
 8004e2e:	647b      	str	r3, [r7, #68]	; 0x44
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	330c      	adds	r3, #12
 8004e36:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e38:	61ba      	str	r2, [r7, #24]
 8004e3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3c:	6979      	ldr	r1, [r7, #20]
 8004e3e:	69ba      	ldr	r2, [r7, #24]
 8004e40:	e841 2300 	strex	r3, r2, [r1]
 8004e44:	613b      	str	r3, [r7, #16]
   return(result);
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1e5      	bne.n	8004e18 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004e5a:	bf00      	nop
 8004e5c:	3754      	adds	r7, #84	; 0x54
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr

08004e66 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b084      	sub	sp, #16
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e72:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f7ff fecb 	bl	8004c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e86:	bf00      	nop
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e8e:	b480      	push	{r7}
 8004e90:	b085      	sub	sp, #20
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b21      	cmp	r3, #33	; 0x21
 8004ea0:	d13e      	bne.n	8004f20 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eaa:	d114      	bne.n	8004ed6 <UART_Transmit_IT+0x48>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d110      	bne.n	8004ed6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	881b      	ldrh	r3, [r3, #0]
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ec8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	1c9a      	adds	r2, r3, #2
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	621a      	str	r2, [r3, #32]
 8004ed4:	e008      	b.n	8004ee8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	1c59      	adds	r1, r3, #1
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6211      	str	r1, [r2, #32]
 8004ee0:	781a      	ldrb	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10f      	bne.n	8004f1c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68da      	ldr	r2, [r3, #12]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f0a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68da      	ldr	r2, [r3, #12]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f1a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	e000      	b.n	8004f22 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f20:	2302      	movs	r3, #2
  }
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr

08004f2e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f2e:	b580      	push	{r7, lr}
 8004f30:	b082      	sub	sp, #8
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68da      	ldr	r2, [r3, #12]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f44:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2220      	movs	r2, #32
 8004f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f7ff fe5a 	bl	8004c08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b08c      	sub	sp, #48	; 0x30
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	2b22      	cmp	r3, #34	; 0x22
 8004f70:	f040 80ab 	bne.w	80050ca <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f7c:	d117      	bne.n	8004fae <UART_Receive_IT+0x50>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d113      	bne.n	8004fae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004f86:	2300      	movs	r3, #0
 8004f88:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f8e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f9c:	b29a      	uxth	r2, r3
 8004f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa6:	1c9a      	adds	r2, r3, #2
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	629a      	str	r2, [r3, #40]	; 0x28
 8004fac:	e026      	b.n	8004ffc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fc0:	d007      	beq.n	8004fd2 <UART_Receive_IT+0x74>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10a      	bne.n	8004fe0 <UART_Receive_IT+0x82>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d106      	bne.n	8004fe0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fdc:	701a      	strb	r2, [r3, #0]
 8004fde:	e008      	b.n	8004ff2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005000:	b29b      	uxth	r3, r3
 8005002:	3b01      	subs	r3, #1
 8005004:	b29b      	uxth	r3, r3
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	4619      	mov	r1, r3
 800500a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800500c:	2b00      	cmp	r3, #0
 800500e:	d15a      	bne.n	80050c6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	68da      	ldr	r2, [r3, #12]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f022 0220 	bic.w	r2, r2, #32
 800501e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68da      	ldr	r2, [r3, #12]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800502e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	695a      	ldr	r2, [r3, #20]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 0201 	bic.w	r2, r2, #1
 800503e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2220      	movs	r2, #32
 8005044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800504c:	2b01      	cmp	r3, #1
 800504e:	d135      	bne.n	80050bc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	330c      	adds	r3, #12
 800505c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	e853 3f00 	ldrex	r3, [r3]
 8005064:	613b      	str	r3, [r7, #16]
   return(result);
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f023 0310 	bic.w	r3, r3, #16
 800506c:	627b      	str	r3, [r7, #36]	; 0x24
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	330c      	adds	r3, #12
 8005074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005076:	623a      	str	r2, [r7, #32]
 8005078:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507a:	69f9      	ldr	r1, [r7, #28]
 800507c:	6a3a      	ldr	r2, [r7, #32]
 800507e:	e841 2300 	strex	r3, r2, [r1]
 8005082:	61bb      	str	r3, [r7, #24]
   return(result);
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1e5      	bne.n	8005056 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0310 	and.w	r3, r3, #16
 8005094:	2b10      	cmp	r3, #16
 8005096:	d10a      	bne.n	80050ae <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005098:	2300      	movs	r3, #0
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	60fb      	str	r3, [r7, #12]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050b2:	4619      	mov	r1, r3
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7ff fdbb 	bl	8004c30 <HAL_UARTEx_RxEventCallback>
 80050ba:	e002      	b.n	80050c2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f7fc faf5 	bl	80016ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80050c2:	2300      	movs	r3, #0
 80050c4:	e002      	b.n	80050cc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80050c6:	2300      	movs	r3, #0
 80050c8:	e000      	b.n	80050cc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80050ca:	2302      	movs	r3, #2
  }
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3730      	adds	r7, #48	; 0x30
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050d8:	b0c0      	sub	sp, #256	; 0x100
 80050da:	af00      	add	r7, sp, #0
 80050dc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80050ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050f0:	68d9      	ldr	r1, [r3, #12]
 80050f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	ea40 0301 	orr.w	r3, r0, r1
 80050fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005108:	691b      	ldr	r3, [r3, #16]
 800510a:	431a      	orrs	r2, r3
 800510c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	431a      	orrs	r2, r3
 8005114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	4313      	orrs	r3, r2
 800511c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800512c:	f021 010c 	bic.w	r1, r1, #12
 8005130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800513a:	430b      	orrs	r3, r1
 800513c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800513e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800514a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800514e:	6999      	ldr	r1, [r3, #24]
 8005150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	ea40 0301 	orr.w	r3, r0, r1
 800515a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800515c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	4b8f      	ldr	r3, [pc, #572]	; (80053a0 <UART_SetConfig+0x2cc>)
 8005164:	429a      	cmp	r2, r3
 8005166:	d005      	beq.n	8005174 <UART_SetConfig+0xa0>
 8005168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	4b8d      	ldr	r3, [pc, #564]	; (80053a4 <UART_SetConfig+0x2d0>)
 8005170:	429a      	cmp	r2, r3
 8005172:	d104      	bne.n	800517e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005174:	f7fe f94a 	bl	800340c <HAL_RCC_GetPCLK2Freq>
 8005178:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800517c:	e003      	b.n	8005186 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800517e:	f7fe f931 	bl	80033e4 <HAL_RCC_GetPCLK1Freq>
 8005182:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800518a:	69db      	ldr	r3, [r3, #28]
 800518c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005190:	f040 810c 	bne.w	80053ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005194:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005198:	2200      	movs	r2, #0
 800519a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800519e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80051a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80051a6:	4622      	mov	r2, r4
 80051a8:	462b      	mov	r3, r5
 80051aa:	1891      	adds	r1, r2, r2
 80051ac:	65b9      	str	r1, [r7, #88]	; 0x58
 80051ae:	415b      	adcs	r3, r3
 80051b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80051b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80051b6:	4621      	mov	r1, r4
 80051b8:	eb12 0801 	adds.w	r8, r2, r1
 80051bc:	4629      	mov	r1, r5
 80051be:	eb43 0901 	adc.w	r9, r3, r1
 80051c2:	f04f 0200 	mov.w	r2, #0
 80051c6:	f04f 0300 	mov.w	r3, #0
 80051ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051d6:	4690      	mov	r8, r2
 80051d8:	4699      	mov	r9, r3
 80051da:	4623      	mov	r3, r4
 80051dc:	eb18 0303 	adds.w	r3, r8, r3
 80051e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80051e4:	462b      	mov	r3, r5
 80051e6:	eb49 0303 	adc.w	r3, r9, r3
 80051ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80051ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80051fa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80051fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005202:	460b      	mov	r3, r1
 8005204:	18db      	adds	r3, r3, r3
 8005206:	653b      	str	r3, [r7, #80]	; 0x50
 8005208:	4613      	mov	r3, r2
 800520a:	eb42 0303 	adc.w	r3, r2, r3
 800520e:	657b      	str	r3, [r7, #84]	; 0x54
 8005210:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005214:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005218:	f7fb f89a 	bl	8000350 <__aeabi_uldivmod>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4b61      	ldr	r3, [pc, #388]	; (80053a8 <UART_SetConfig+0x2d4>)
 8005222:	fba3 2302 	umull	r2, r3, r3, r2
 8005226:	095b      	lsrs	r3, r3, #5
 8005228:	011c      	lsls	r4, r3, #4
 800522a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800522e:	2200      	movs	r2, #0
 8005230:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005234:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005238:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800523c:	4642      	mov	r2, r8
 800523e:	464b      	mov	r3, r9
 8005240:	1891      	adds	r1, r2, r2
 8005242:	64b9      	str	r1, [r7, #72]	; 0x48
 8005244:	415b      	adcs	r3, r3
 8005246:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005248:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800524c:	4641      	mov	r1, r8
 800524e:	eb12 0a01 	adds.w	sl, r2, r1
 8005252:	4649      	mov	r1, r9
 8005254:	eb43 0b01 	adc.w	fp, r3, r1
 8005258:	f04f 0200 	mov.w	r2, #0
 800525c:	f04f 0300 	mov.w	r3, #0
 8005260:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005264:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005268:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800526c:	4692      	mov	sl, r2
 800526e:	469b      	mov	fp, r3
 8005270:	4643      	mov	r3, r8
 8005272:	eb1a 0303 	adds.w	r3, sl, r3
 8005276:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800527a:	464b      	mov	r3, r9
 800527c:	eb4b 0303 	adc.w	r3, fp, r3
 8005280:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005290:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005294:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005298:	460b      	mov	r3, r1
 800529a:	18db      	adds	r3, r3, r3
 800529c:	643b      	str	r3, [r7, #64]	; 0x40
 800529e:	4613      	mov	r3, r2
 80052a0:	eb42 0303 	adc.w	r3, r2, r3
 80052a4:	647b      	str	r3, [r7, #68]	; 0x44
 80052a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80052aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80052ae:	f7fb f84f 	bl	8000350 <__aeabi_uldivmod>
 80052b2:	4602      	mov	r2, r0
 80052b4:	460b      	mov	r3, r1
 80052b6:	4611      	mov	r1, r2
 80052b8:	4b3b      	ldr	r3, [pc, #236]	; (80053a8 <UART_SetConfig+0x2d4>)
 80052ba:	fba3 2301 	umull	r2, r3, r3, r1
 80052be:	095b      	lsrs	r3, r3, #5
 80052c0:	2264      	movs	r2, #100	; 0x64
 80052c2:	fb02 f303 	mul.w	r3, r2, r3
 80052c6:	1acb      	subs	r3, r1, r3
 80052c8:	00db      	lsls	r3, r3, #3
 80052ca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80052ce:	4b36      	ldr	r3, [pc, #216]	; (80053a8 <UART_SetConfig+0x2d4>)
 80052d0:	fba3 2302 	umull	r2, r3, r3, r2
 80052d4:	095b      	lsrs	r3, r3, #5
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80052dc:	441c      	add	r4, r3
 80052de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052e2:	2200      	movs	r2, #0
 80052e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80052e8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80052ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80052f0:	4642      	mov	r2, r8
 80052f2:	464b      	mov	r3, r9
 80052f4:	1891      	adds	r1, r2, r2
 80052f6:	63b9      	str	r1, [r7, #56]	; 0x38
 80052f8:	415b      	adcs	r3, r3
 80052fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005300:	4641      	mov	r1, r8
 8005302:	1851      	adds	r1, r2, r1
 8005304:	6339      	str	r1, [r7, #48]	; 0x30
 8005306:	4649      	mov	r1, r9
 8005308:	414b      	adcs	r3, r1
 800530a:	637b      	str	r3, [r7, #52]	; 0x34
 800530c:	f04f 0200 	mov.w	r2, #0
 8005310:	f04f 0300 	mov.w	r3, #0
 8005314:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005318:	4659      	mov	r1, fp
 800531a:	00cb      	lsls	r3, r1, #3
 800531c:	4651      	mov	r1, sl
 800531e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005322:	4651      	mov	r1, sl
 8005324:	00ca      	lsls	r2, r1, #3
 8005326:	4610      	mov	r0, r2
 8005328:	4619      	mov	r1, r3
 800532a:	4603      	mov	r3, r0
 800532c:	4642      	mov	r2, r8
 800532e:	189b      	adds	r3, r3, r2
 8005330:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005334:	464b      	mov	r3, r9
 8005336:	460a      	mov	r2, r1
 8005338:	eb42 0303 	adc.w	r3, r2, r3
 800533c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800534c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005350:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005354:	460b      	mov	r3, r1
 8005356:	18db      	adds	r3, r3, r3
 8005358:	62bb      	str	r3, [r7, #40]	; 0x28
 800535a:	4613      	mov	r3, r2
 800535c:	eb42 0303 	adc.w	r3, r2, r3
 8005360:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005362:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005366:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800536a:	f7fa fff1 	bl	8000350 <__aeabi_uldivmod>
 800536e:	4602      	mov	r2, r0
 8005370:	460b      	mov	r3, r1
 8005372:	4b0d      	ldr	r3, [pc, #52]	; (80053a8 <UART_SetConfig+0x2d4>)
 8005374:	fba3 1302 	umull	r1, r3, r3, r2
 8005378:	095b      	lsrs	r3, r3, #5
 800537a:	2164      	movs	r1, #100	; 0x64
 800537c:	fb01 f303 	mul.w	r3, r1, r3
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	00db      	lsls	r3, r3, #3
 8005384:	3332      	adds	r3, #50	; 0x32
 8005386:	4a08      	ldr	r2, [pc, #32]	; (80053a8 <UART_SetConfig+0x2d4>)
 8005388:	fba2 2303 	umull	r2, r3, r2, r3
 800538c:	095b      	lsrs	r3, r3, #5
 800538e:	f003 0207 	and.w	r2, r3, #7
 8005392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4422      	add	r2, r4
 800539a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800539c:	e105      	b.n	80055aa <UART_SetConfig+0x4d6>
 800539e:	bf00      	nop
 80053a0:	40011000 	.word	0x40011000
 80053a4:	40011400 	.word	0x40011400
 80053a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053b0:	2200      	movs	r2, #0
 80053b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80053b6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80053ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80053be:	4642      	mov	r2, r8
 80053c0:	464b      	mov	r3, r9
 80053c2:	1891      	adds	r1, r2, r2
 80053c4:	6239      	str	r1, [r7, #32]
 80053c6:	415b      	adcs	r3, r3
 80053c8:	627b      	str	r3, [r7, #36]	; 0x24
 80053ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053ce:	4641      	mov	r1, r8
 80053d0:	1854      	adds	r4, r2, r1
 80053d2:	4649      	mov	r1, r9
 80053d4:	eb43 0501 	adc.w	r5, r3, r1
 80053d8:	f04f 0200 	mov.w	r2, #0
 80053dc:	f04f 0300 	mov.w	r3, #0
 80053e0:	00eb      	lsls	r3, r5, #3
 80053e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053e6:	00e2      	lsls	r2, r4, #3
 80053e8:	4614      	mov	r4, r2
 80053ea:	461d      	mov	r5, r3
 80053ec:	4643      	mov	r3, r8
 80053ee:	18e3      	adds	r3, r4, r3
 80053f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80053f4:	464b      	mov	r3, r9
 80053f6:	eb45 0303 	adc.w	r3, r5, r3
 80053fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80053fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800540a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800540e:	f04f 0200 	mov.w	r2, #0
 8005412:	f04f 0300 	mov.w	r3, #0
 8005416:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800541a:	4629      	mov	r1, r5
 800541c:	008b      	lsls	r3, r1, #2
 800541e:	4621      	mov	r1, r4
 8005420:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005424:	4621      	mov	r1, r4
 8005426:	008a      	lsls	r2, r1, #2
 8005428:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800542c:	f7fa ff90 	bl	8000350 <__aeabi_uldivmod>
 8005430:	4602      	mov	r2, r0
 8005432:	460b      	mov	r3, r1
 8005434:	4b60      	ldr	r3, [pc, #384]	; (80055b8 <UART_SetConfig+0x4e4>)
 8005436:	fba3 2302 	umull	r2, r3, r3, r2
 800543a:	095b      	lsrs	r3, r3, #5
 800543c:	011c      	lsls	r4, r3, #4
 800543e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005442:	2200      	movs	r2, #0
 8005444:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005448:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800544c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005450:	4642      	mov	r2, r8
 8005452:	464b      	mov	r3, r9
 8005454:	1891      	adds	r1, r2, r2
 8005456:	61b9      	str	r1, [r7, #24]
 8005458:	415b      	adcs	r3, r3
 800545a:	61fb      	str	r3, [r7, #28]
 800545c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005460:	4641      	mov	r1, r8
 8005462:	1851      	adds	r1, r2, r1
 8005464:	6139      	str	r1, [r7, #16]
 8005466:	4649      	mov	r1, r9
 8005468:	414b      	adcs	r3, r1
 800546a:	617b      	str	r3, [r7, #20]
 800546c:	f04f 0200 	mov.w	r2, #0
 8005470:	f04f 0300 	mov.w	r3, #0
 8005474:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005478:	4659      	mov	r1, fp
 800547a:	00cb      	lsls	r3, r1, #3
 800547c:	4651      	mov	r1, sl
 800547e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005482:	4651      	mov	r1, sl
 8005484:	00ca      	lsls	r2, r1, #3
 8005486:	4610      	mov	r0, r2
 8005488:	4619      	mov	r1, r3
 800548a:	4603      	mov	r3, r0
 800548c:	4642      	mov	r2, r8
 800548e:	189b      	adds	r3, r3, r2
 8005490:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005494:	464b      	mov	r3, r9
 8005496:	460a      	mov	r2, r1
 8005498:	eb42 0303 	adc.w	r3, r2, r3
 800549c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80054a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80054aa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80054ac:	f04f 0200 	mov.w	r2, #0
 80054b0:	f04f 0300 	mov.w	r3, #0
 80054b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80054b8:	4649      	mov	r1, r9
 80054ba:	008b      	lsls	r3, r1, #2
 80054bc:	4641      	mov	r1, r8
 80054be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054c2:	4641      	mov	r1, r8
 80054c4:	008a      	lsls	r2, r1, #2
 80054c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80054ca:	f7fa ff41 	bl	8000350 <__aeabi_uldivmod>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	4b39      	ldr	r3, [pc, #228]	; (80055b8 <UART_SetConfig+0x4e4>)
 80054d4:	fba3 1302 	umull	r1, r3, r3, r2
 80054d8:	095b      	lsrs	r3, r3, #5
 80054da:	2164      	movs	r1, #100	; 0x64
 80054dc:	fb01 f303 	mul.w	r3, r1, r3
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	011b      	lsls	r3, r3, #4
 80054e4:	3332      	adds	r3, #50	; 0x32
 80054e6:	4a34      	ldr	r2, [pc, #208]	; (80055b8 <UART_SetConfig+0x4e4>)
 80054e8:	fba2 2303 	umull	r2, r3, r2, r3
 80054ec:	095b      	lsrs	r3, r3, #5
 80054ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054f2:	441c      	add	r4, r3
 80054f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054f8:	2200      	movs	r2, #0
 80054fa:	673b      	str	r3, [r7, #112]	; 0x70
 80054fc:	677a      	str	r2, [r7, #116]	; 0x74
 80054fe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005502:	4642      	mov	r2, r8
 8005504:	464b      	mov	r3, r9
 8005506:	1891      	adds	r1, r2, r2
 8005508:	60b9      	str	r1, [r7, #8]
 800550a:	415b      	adcs	r3, r3
 800550c:	60fb      	str	r3, [r7, #12]
 800550e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005512:	4641      	mov	r1, r8
 8005514:	1851      	adds	r1, r2, r1
 8005516:	6039      	str	r1, [r7, #0]
 8005518:	4649      	mov	r1, r9
 800551a:	414b      	adcs	r3, r1
 800551c:	607b      	str	r3, [r7, #4]
 800551e:	f04f 0200 	mov.w	r2, #0
 8005522:	f04f 0300 	mov.w	r3, #0
 8005526:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800552a:	4659      	mov	r1, fp
 800552c:	00cb      	lsls	r3, r1, #3
 800552e:	4651      	mov	r1, sl
 8005530:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005534:	4651      	mov	r1, sl
 8005536:	00ca      	lsls	r2, r1, #3
 8005538:	4610      	mov	r0, r2
 800553a:	4619      	mov	r1, r3
 800553c:	4603      	mov	r3, r0
 800553e:	4642      	mov	r2, r8
 8005540:	189b      	adds	r3, r3, r2
 8005542:	66bb      	str	r3, [r7, #104]	; 0x68
 8005544:	464b      	mov	r3, r9
 8005546:	460a      	mov	r2, r1
 8005548:	eb42 0303 	adc.w	r3, r2, r3
 800554c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800554e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	663b      	str	r3, [r7, #96]	; 0x60
 8005558:	667a      	str	r2, [r7, #100]	; 0x64
 800555a:	f04f 0200 	mov.w	r2, #0
 800555e:	f04f 0300 	mov.w	r3, #0
 8005562:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005566:	4649      	mov	r1, r9
 8005568:	008b      	lsls	r3, r1, #2
 800556a:	4641      	mov	r1, r8
 800556c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005570:	4641      	mov	r1, r8
 8005572:	008a      	lsls	r2, r1, #2
 8005574:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005578:	f7fa feea 	bl	8000350 <__aeabi_uldivmod>
 800557c:	4602      	mov	r2, r0
 800557e:	460b      	mov	r3, r1
 8005580:	4b0d      	ldr	r3, [pc, #52]	; (80055b8 <UART_SetConfig+0x4e4>)
 8005582:	fba3 1302 	umull	r1, r3, r3, r2
 8005586:	095b      	lsrs	r3, r3, #5
 8005588:	2164      	movs	r1, #100	; 0x64
 800558a:	fb01 f303 	mul.w	r3, r1, r3
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	011b      	lsls	r3, r3, #4
 8005592:	3332      	adds	r3, #50	; 0x32
 8005594:	4a08      	ldr	r2, [pc, #32]	; (80055b8 <UART_SetConfig+0x4e4>)
 8005596:	fba2 2303 	umull	r2, r3, r2, r3
 800559a:	095b      	lsrs	r3, r3, #5
 800559c:	f003 020f 	and.w	r2, r3, #15
 80055a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4422      	add	r2, r4
 80055a8:	609a      	str	r2, [r3, #8]
}
 80055aa:	bf00      	nop
 80055ac:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80055b0:	46bd      	mov	sp, r7
 80055b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055b6:	bf00      	nop
 80055b8:	51eb851f 	.word	0x51eb851f

080055bc <__errno>:
 80055bc:	4b01      	ldr	r3, [pc, #4]	; (80055c4 <__errno+0x8>)
 80055be:	6818      	ldr	r0, [r3, #0]
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	200000c0 	.word	0x200000c0

080055c8 <__libc_init_array>:
 80055c8:	b570      	push	{r4, r5, r6, lr}
 80055ca:	4d0d      	ldr	r5, [pc, #52]	; (8005600 <__libc_init_array+0x38>)
 80055cc:	4c0d      	ldr	r4, [pc, #52]	; (8005604 <__libc_init_array+0x3c>)
 80055ce:	1b64      	subs	r4, r4, r5
 80055d0:	10a4      	asrs	r4, r4, #2
 80055d2:	2600      	movs	r6, #0
 80055d4:	42a6      	cmp	r6, r4
 80055d6:	d109      	bne.n	80055ec <__libc_init_array+0x24>
 80055d8:	4d0b      	ldr	r5, [pc, #44]	; (8005608 <__libc_init_array+0x40>)
 80055da:	4c0c      	ldr	r4, [pc, #48]	; (800560c <__libc_init_array+0x44>)
 80055dc:	f002 fb46 	bl	8007c6c <_init>
 80055e0:	1b64      	subs	r4, r4, r5
 80055e2:	10a4      	asrs	r4, r4, #2
 80055e4:	2600      	movs	r6, #0
 80055e6:	42a6      	cmp	r6, r4
 80055e8:	d105      	bne.n	80055f6 <__libc_init_array+0x2e>
 80055ea:	bd70      	pop	{r4, r5, r6, pc}
 80055ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80055f0:	4798      	blx	r3
 80055f2:	3601      	adds	r6, #1
 80055f4:	e7ee      	b.n	80055d4 <__libc_init_array+0xc>
 80055f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80055fa:	4798      	blx	r3
 80055fc:	3601      	adds	r6, #1
 80055fe:	e7f2      	b.n	80055e6 <__libc_init_array+0x1e>
 8005600:	08008bdc 	.word	0x08008bdc
 8005604:	08008bdc 	.word	0x08008bdc
 8005608:	08008bdc 	.word	0x08008bdc
 800560c:	08008be0 	.word	0x08008be0

08005610 <localtime>:
 8005610:	b538      	push	{r3, r4, r5, lr}
 8005612:	4b0b      	ldr	r3, [pc, #44]	; (8005640 <localtime+0x30>)
 8005614:	681d      	ldr	r5, [r3, #0]
 8005616:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005618:	4604      	mov	r4, r0
 800561a:	b953      	cbnz	r3, 8005632 <localtime+0x22>
 800561c:	2024      	movs	r0, #36	; 0x24
 800561e:	f000 f909 	bl	8005834 <malloc>
 8005622:	4602      	mov	r2, r0
 8005624:	63e8      	str	r0, [r5, #60]	; 0x3c
 8005626:	b920      	cbnz	r0, 8005632 <localtime+0x22>
 8005628:	4b06      	ldr	r3, [pc, #24]	; (8005644 <localtime+0x34>)
 800562a:	4807      	ldr	r0, [pc, #28]	; (8005648 <localtime+0x38>)
 800562c:	2132      	movs	r1, #50	; 0x32
 800562e:	f000 fd99 	bl	8006164 <__assert_func>
 8005632:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8005634:	4620      	mov	r0, r4
 8005636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800563a:	f000 b807 	b.w	800564c <localtime_r>
 800563e:	bf00      	nop
 8005640:	200000c0 	.word	0x200000c0
 8005644:	080088d8 	.word	0x080088d8
 8005648:	080088ef 	.word	0x080088ef

0800564c <localtime_r>:
 800564c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005650:	4680      	mov	r8, r0
 8005652:	9101      	str	r1, [sp, #4]
 8005654:	f000 fe0a 	bl	800626c <__gettzinfo>
 8005658:	9901      	ldr	r1, [sp, #4]
 800565a:	4605      	mov	r5, r0
 800565c:	4640      	mov	r0, r8
 800565e:	f000 fe09 	bl	8006274 <gmtime_r>
 8005662:	6943      	ldr	r3, [r0, #20]
 8005664:	0799      	lsls	r1, r3, #30
 8005666:	4604      	mov	r4, r0
 8005668:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 800566c:	d105      	bne.n	800567a <localtime_r+0x2e>
 800566e:	2264      	movs	r2, #100	; 0x64
 8005670:	fb97 f3f2 	sdiv	r3, r7, r2
 8005674:	fb02 7313 	mls	r3, r2, r3, r7
 8005678:	bb73      	cbnz	r3, 80056d8 <localtime_r+0x8c>
 800567a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800567e:	fb97 f6f3 	sdiv	r6, r7, r3
 8005682:	fb03 7616 	mls	r6, r3, r6, r7
 8005686:	fab6 f386 	clz	r3, r6
 800568a:	095b      	lsrs	r3, r3, #5
 800568c:	4e67      	ldr	r6, [pc, #412]	; (800582c <localtime_r+0x1e0>)
 800568e:	2230      	movs	r2, #48	; 0x30
 8005690:	fb02 6603 	mla	r6, r2, r3, r6
 8005694:	f000 fbc2 	bl	8005e1c <__tz_lock>
 8005698:	f000 fbcc 	bl	8005e34 <_tzset_unlocked>
 800569c:	4b64      	ldr	r3, [pc, #400]	; (8005830 <localtime_r+0x1e4>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	b34b      	cbz	r3, 80056f6 <localtime_r+0xaa>
 80056a2:	686b      	ldr	r3, [r5, #4]
 80056a4:	42bb      	cmp	r3, r7
 80056a6:	d119      	bne.n	80056dc <localtime_r+0x90>
 80056a8:	682f      	ldr	r7, [r5, #0]
 80056aa:	e9d8 2300 	ldrd	r2, r3, [r8]
 80056ae:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 80056b2:	b9df      	cbnz	r7, 80056ec <localtime_r+0xa0>
 80056b4:	4282      	cmp	r2, r0
 80056b6:	eb73 0101 	sbcs.w	r1, r3, r1
 80056ba:	da23      	bge.n	8005704 <localtime_r+0xb8>
 80056bc:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 80056c0:	4282      	cmp	r2, r0
 80056c2:	eb73 0701 	sbcs.w	r7, r3, r1
 80056c6:	bfb4      	ite	lt
 80056c8:	2701      	movlt	r7, #1
 80056ca:	2700      	movge	r7, #0
 80056cc:	4282      	cmp	r2, r0
 80056ce:	418b      	sbcs	r3, r1
 80056d0:	6227      	str	r7, [r4, #32]
 80056d2:	db19      	blt.n	8005708 <localtime_r+0xbc>
 80056d4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80056d6:	e018      	b.n	800570a <localtime_r+0xbe>
 80056d8:	2301      	movs	r3, #1
 80056da:	e7d7      	b.n	800568c <localtime_r+0x40>
 80056dc:	4638      	mov	r0, r7
 80056de:	f000 faf3 	bl	8005cc8 <__tzcalc_limits>
 80056e2:	2800      	cmp	r0, #0
 80056e4:	d1e0      	bne.n	80056a8 <localtime_r+0x5c>
 80056e6:	f04f 33ff 	mov.w	r3, #4294967295
 80056ea:	e004      	b.n	80056f6 <localtime_r+0xaa>
 80056ec:	4282      	cmp	r2, r0
 80056ee:	eb73 0101 	sbcs.w	r1, r3, r1
 80056f2:	da02      	bge.n	80056fa <localtime_r+0xae>
 80056f4:	2300      	movs	r3, #0
 80056f6:	6223      	str	r3, [r4, #32]
 80056f8:	e7ec      	b.n	80056d4 <localtime_r+0x88>
 80056fa:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 80056fe:	4282      	cmp	r2, r0
 8005700:	418b      	sbcs	r3, r1
 8005702:	daf7      	bge.n	80056f4 <localtime_r+0xa8>
 8005704:	2301      	movs	r3, #1
 8005706:	6223      	str	r3, [r4, #32]
 8005708:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800570a:	6861      	ldr	r1, [r4, #4]
 800570c:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8005710:	203c      	movs	r0, #60	; 0x3c
 8005712:	fb93 f5f2 	sdiv	r5, r3, r2
 8005716:	fb02 3315 	mls	r3, r2, r5, r3
 800571a:	fb93 f2f0 	sdiv	r2, r3, r0
 800571e:	fb00 3012 	mls	r0, r0, r2, r3
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	1a89      	subs	r1, r1, r2
 8005726:	68a2      	ldr	r2, [r4, #8]
 8005728:	6061      	str	r1, [r4, #4]
 800572a:	1a1b      	subs	r3, r3, r0
 800572c:	1b52      	subs	r2, r2, r5
 800572e:	2b3b      	cmp	r3, #59	; 0x3b
 8005730:	6023      	str	r3, [r4, #0]
 8005732:	60a2      	str	r2, [r4, #8]
 8005734:	dd35      	ble.n	80057a2 <localtime_r+0x156>
 8005736:	3101      	adds	r1, #1
 8005738:	6061      	str	r1, [r4, #4]
 800573a:	3b3c      	subs	r3, #60	; 0x3c
 800573c:	6023      	str	r3, [r4, #0]
 800573e:	6863      	ldr	r3, [r4, #4]
 8005740:	2b3b      	cmp	r3, #59	; 0x3b
 8005742:	dd34      	ble.n	80057ae <localtime_r+0x162>
 8005744:	3201      	adds	r2, #1
 8005746:	60a2      	str	r2, [r4, #8]
 8005748:	3b3c      	subs	r3, #60	; 0x3c
 800574a:	6063      	str	r3, [r4, #4]
 800574c:	68a3      	ldr	r3, [r4, #8]
 800574e:	2b17      	cmp	r3, #23
 8005750:	dd33      	ble.n	80057ba <localtime_r+0x16e>
 8005752:	69e2      	ldr	r2, [r4, #28]
 8005754:	3201      	adds	r2, #1
 8005756:	61e2      	str	r2, [r4, #28]
 8005758:	69a2      	ldr	r2, [r4, #24]
 800575a:	3201      	adds	r2, #1
 800575c:	2a06      	cmp	r2, #6
 800575e:	bfc8      	it	gt
 8005760:	2200      	movgt	r2, #0
 8005762:	61a2      	str	r2, [r4, #24]
 8005764:	68e2      	ldr	r2, [r4, #12]
 8005766:	3b18      	subs	r3, #24
 8005768:	3201      	adds	r2, #1
 800576a:	60a3      	str	r3, [r4, #8]
 800576c:	6923      	ldr	r3, [r4, #16]
 800576e:	60e2      	str	r2, [r4, #12]
 8005770:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8005774:	428a      	cmp	r2, r1
 8005776:	dd0e      	ble.n	8005796 <localtime_r+0x14a>
 8005778:	2b0b      	cmp	r3, #11
 800577a:	eba2 0201 	sub.w	r2, r2, r1
 800577e:	60e2      	str	r2, [r4, #12]
 8005780:	f103 0201 	add.w	r2, r3, #1
 8005784:	bf09      	itett	eq
 8005786:	6963      	ldreq	r3, [r4, #20]
 8005788:	6122      	strne	r2, [r4, #16]
 800578a:	2200      	moveq	r2, #0
 800578c:	3301      	addeq	r3, #1
 800578e:	bf02      	ittt	eq
 8005790:	6122      	streq	r2, [r4, #16]
 8005792:	6163      	streq	r3, [r4, #20]
 8005794:	61e2      	streq	r2, [r4, #28]
 8005796:	f000 fb47 	bl	8005e28 <__tz_unlock>
 800579a:	4620      	mov	r0, r4
 800579c:	b002      	add	sp, #8
 800579e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	dacb      	bge.n	800573e <localtime_r+0xf2>
 80057a6:	3901      	subs	r1, #1
 80057a8:	6061      	str	r1, [r4, #4]
 80057aa:	333c      	adds	r3, #60	; 0x3c
 80057ac:	e7c6      	b.n	800573c <localtime_r+0xf0>
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	dacc      	bge.n	800574c <localtime_r+0x100>
 80057b2:	3a01      	subs	r2, #1
 80057b4:	60a2      	str	r2, [r4, #8]
 80057b6:	333c      	adds	r3, #60	; 0x3c
 80057b8:	e7c7      	b.n	800574a <localtime_r+0xfe>
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	daeb      	bge.n	8005796 <localtime_r+0x14a>
 80057be:	69e2      	ldr	r2, [r4, #28]
 80057c0:	3a01      	subs	r2, #1
 80057c2:	61e2      	str	r2, [r4, #28]
 80057c4:	69a2      	ldr	r2, [r4, #24]
 80057c6:	3a01      	subs	r2, #1
 80057c8:	bf48      	it	mi
 80057ca:	2206      	movmi	r2, #6
 80057cc:	61a2      	str	r2, [r4, #24]
 80057ce:	68e2      	ldr	r2, [r4, #12]
 80057d0:	3318      	adds	r3, #24
 80057d2:	3a01      	subs	r2, #1
 80057d4:	60e2      	str	r2, [r4, #12]
 80057d6:	60a3      	str	r3, [r4, #8]
 80057d8:	2a00      	cmp	r2, #0
 80057da:	d1dc      	bne.n	8005796 <localtime_r+0x14a>
 80057dc:	6923      	ldr	r3, [r4, #16]
 80057de:	3b01      	subs	r3, #1
 80057e0:	d405      	bmi.n	80057ee <localtime_r+0x1a2>
 80057e2:	6123      	str	r3, [r4, #16]
 80057e4:	6923      	ldr	r3, [r4, #16]
 80057e6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 80057ea:	60e3      	str	r3, [r4, #12]
 80057ec:	e7d3      	b.n	8005796 <localtime_r+0x14a>
 80057ee:	230b      	movs	r3, #11
 80057f0:	6123      	str	r3, [r4, #16]
 80057f2:	6963      	ldr	r3, [r4, #20]
 80057f4:	1e5a      	subs	r2, r3, #1
 80057f6:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80057fa:	6162      	str	r2, [r4, #20]
 80057fc:	079a      	lsls	r2, r3, #30
 80057fe:	d105      	bne.n	800580c <localtime_r+0x1c0>
 8005800:	2164      	movs	r1, #100	; 0x64
 8005802:	fb93 f2f1 	sdiv	r2, r3, r1
 8005806:	fb01 3212 	mls	r2, r1, r2, r3
 800580a:	b962      	cbnz	r2, 8005826 <localtime_r+0x1da>
 800580c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005810:	fb93 f1f2 	sdiv	r1, r3, r2
 8005814:	fb02 3311 	mls	r3, r2, r1, r3
 8005818:	fab3 f383 	clz	r3, r3
 800581c:	095b      	lsrs	r3, r3, #5
 800581e:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8005822:	61e3      	str	r3, [r4, #28]
 8005824:	e7de      	b.n	80057e4 <localtime_r+0x198>
 8005826:	2301      	movs	r3, #1
 8005828:	e7f9      	b.n	800581e <localtime_r+0x1d2>
 800582a:	bf00      	nop
 800582c:	0800894c 	.word	0x0800894c
 8005830:	2000178c 	.word	0x2000178c

08005834 <malloc>:
 8005834:	4b02      	ldr	r3, [pc, #8]	; (8005840 <malloc+0xc>)
 8005836:	4601      	mov	r1, r0
 8005838:	6818      	ldr	r0, [r3, #0]
 800583a:	f000 b88d 	b.w	8005958 <_malloc_r>
 800583e:	bf00      	nop
 8005840:	200000c0 	.word	0x200000c0

08005844 <free>:
 8005844:	4b02      	ldr	r3, [pc, #8]	; (8005850 <free+0xc>)
 8005846:	4601      	mov	r1, r0
 8005848:	6818      	ldr	r0, [r3, #0]
 800584a:	f000 b819 	b.w	8005880 <_free_r>
 800584e:	bf00      	nop
 8005850:	200000c0 	.word	0x200000c0

08005854 <memcpy>:
 8005854:	440a      	add	r2, r1
 8005856:	4291      	cmp	r1, r2
 8005858:	f100 33ff 	add.w	r3, r0, #4294967295
 800585c:	d100      	bne.n	8005860 <memcpy+0xc>
 800585e:	4770      	bx	lr
 8005860:	b510      	push	{r4, lr}
 8005862:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005866:	f803 4f01 	strb.w	r4, [r3, #1]!
 800586a:	4291      	cmp	r1, r2
 800586c:	d1f9      	bne.n	8005862 <memcpy+0xe>
 800586e:	bd10      	pop	{r4, pc}

08005870 <memset>:
 8005870:	4402      	add	r2, r0
 8005872:	4603      	mov	r3, r0
 8005874:	4293      	cmp	r3, r2
 8005876:	d100      	bne.n	800587a <memset+0xa>
 8005878:	4770      	bx	lr
 800587a:	f803 1b01 	strb.w	r1, [r3], #1
 800587e:	e7f9      	b.n	8005874 <memset+0x4>

08005880 <_free_r>:
 8005880:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005882:	2900      	cmp	r1, #0
 8005884:	d044      	beq.n	8005910 <_free_r+0x90>
 8005886:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800588a:	9001      	str	r0, [sp, #4]
 800588c:	2b00      	cmp	r3, #0
 800588e:	f1a1 0404 	sub.w	r4, r1, #4
 8005892:	bfb8      	it	lt
 8005894:	18e4      	addlt	r4, r4, r3
 8005896:	f000 fdb1 	bl	80063fc <__malloc_lock>
 800589a:	4a1e      	ldr	r2, [pc, #120]	; (8005914 <_free_r+0x94>)
 800589c:	9801      	ldr	r0, [sp, #4]
 800589e:	6813      	ldr	r3, [r2, #0]
 80058a0:	b933      	cbnz	r3, 80058b0 <_free_r+0x30>
 80058a2:	6063      	str	r3, [r4, #4]
 80058a4:	6014      	str	r4, [r2, #0]
 80058a6:	b003      	add	sp, #12
 80058a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80058ac:	f000 bdac 	b.w	8006408 <__malloc_unlock>
 80058b0:	42a3      	cmp	r3, r4
 80058b2:	d908      	bls.n	80058c6 <_free_r+0x46>
 80058b4:	6825      	ldr	r5, [r4, #0]
 80058b6:	1961      	adds	r1, r4, r5
 80058b8:	428b      	cmp	r3, r1
 80058ba:	bf01      	itttt	eq
 80058bc:	6819      	ldreq	r1, [r3, #0]
 80058be:	685b      	ldreq	r3, [r3, #4]
 80058c0:	1949      	addeq	r1, r1, r5
 80058c2:	6021      	streq	r1, [r4, #0]
 80058c4:	e7ed      	b.n	80058a2 <_free_r+0x22>
 80058c6:	461a      	mov	r2, r3
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	b10b      	cbz	r3, 80058d0 <_free_r+0x50>
 80058cc:	42a3      	cmp	r3, r4
 80058ce:	d9fa      	bls.n	80058c6 <_free_r+0x46>
 80058d0:	6811      	ldr	r1, [r2, #0]
 80058d2:	1855      	adds	r5, r2, r1
 80058d4:	42a5      	cmp	r5, r4
 80058d6:	d10b      	bne.n	80058f0 <_free_r+0x70>
 80058d8:	6824      	ldr	r4, [r4, #0]
 80058da:	4421      	add	r1, r4
 80058dc:	1854      	adds	r4, r2, r1
 80058de:	42a3      	cmp	r3, r4
 80058e0:	6011      	str	r1, [r2, #0]
 80058e2:	d1e0      	bne.n	80058a6 <_free_r+0x26>
 80058e4:	681c      	ldr	r4, [r3, #0]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	6053      	str	r3, [r2, #4]
 80058ea:	4421      	add	r1, r4
 80058ec:	6011      	str	r1, [r2, #0]
 80058ee:	e7da      	b.n	80058a6 <_free_r+0x26>
 80058f0:	d902      	bls.n	80058f8 <_free_r+0x78>
 80058f2:	230c      	movs	r3, #12
 80058f4:	6003      	str	r3, [r0, #0]
 80058f6:	e7d6      	b.n	80058a6 <_free_r+0x26>
 80058f8:	6825      	ldr	r5, [r4, #0]
 80058fa:	1961      	adds	r1, r4, r5
 80058fc:	428b      	cmp	r3, r1
 80058fe:	bf04      	itt	eq
 8005900:	6819      	ldreq	r1, [r3, #0]
 8005902:	685b      	ldreq	r3, [r3, #4]
 8005904:	6063      	str	r3, [r4, #4]
 8005906:	bf04      	itt	eq
 8005908:	1949      	addeq	r1, r1, r5
 800590a:	6021      	streq	r1, [r4, #0]
 800590c:	6054      	str	r4, [r2, #4]
 800590e:	e7ca      	b.n	80058a6 <_free_r+0x26>
 8005910:	b003      	add	sp, #12
 8005912:	bd30      	pop	{r4, r5, pc}
 8005914:	20001768 	.word	0x20001768

08005918 <sbrk_aligned>:
 8005918:	b570      	push	{r4, r5, r6, lr}
 800591a:	4e0e      	ldr	r6, [pc, #56]	; (8005954 <sbrk_aligned+0x3c>)
 800591c:	460c      	mov	r4, r1
 800591e:	6831      	ldr	r1, [r6, #0]
 8005920:	4605      	mov	r5, r0
 8005922:	b911      	cbnz	r1, 800592a <sbrk_aligned+0x12>
 8005924:	f000 f88c 	bl	8005a40 <_sbrk_r>
 8005928:	6030      	str	r0, [r6, #0]
 800592a:	4621      	mov	r1, r4
 800592c:	4628      	mov	r0, r5
 800592e:	f000 f887 	bl	8005a40 <_sbrk_r>
 8005932:	1c43      	adds	r3, r0, #1
 8005934:	d00a      	beq.n	800594c <sbrk_aligned+0x34>
 8005936:	1cc4      	adds	r4, r0, #3
 8005938:	f024 0403 	bic.w	r4, r4, #3
 800593c:	42a0      	cmp	r0, r4
 800593e:	d007      	beq.n	8005950 <sbrk_aligned+0x38>
 8005940:	1a21      	subs	r1, r4, r0
 8005942:	4628      	mov	r0, r5
 8005944:	f000 f87c 	bl	8005a40 <_sbrk_r>
 8005948:	3001      	adds	r0, #1
 800594a:	d101      	bne.n	8005950 <sbrk_aligned+0x38>
 800594c:	f04f 34ff 	mov.w	r4, #4294967295
 8005950:	4620      	mov	r0, r4
 8005952:	bd70      	pop	{r4, r5, r6, pc}
 8005954:	2000176c 	.word	0x2000176c

08005958 <_malloc_r>:
 8005958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800595c:	1ccd      	adds	r5, r1, #3
 800595e:	f025 0503 	bic.w	r5, r5, #3
 8005962:	3508      	adds	r5, #8
 8005964:	2d0c      	cmp	r5, #12
 8005966:	bf38      	it	cc
 8005968:	250c      	movcc	r5, #12
 800596a:	2d00      	cmp	r5, #0
 800596c:	4607      	mov	r7, r0
 800596e:	db01      	blt.n	8005974 <_malloc_r+0x1c>
 8005970:	42a9      	cmp	r1, r5
 8005972:	d905      	bls.n	8005980 <_malloc_r+0x28>
 8005974:	230c      	movs	r3, #12
 8005976:	603b      	str	r3, [r7, #0]
 8005978:	2600      	movs	r6, #0
 800597a:	4630      	mov	r0, r6
 800597c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005980:	4e2e      	ldr	r6, [pc, #184]	; (8005a3c <_malloc_r+0xe4>)
 8005982:	f000 fd3b 	bl	80063fc <__malloc_lock>
 8005986:	6833      	ldr	r3, [r6, #0]
 8005988:	461c      	mov	r4, r3
 800598a:	bb34      	cbnz	r4, 80059da <_malloc_r+0x82>
 800598c:	4629      	mov	r1, r5
 800598e:	4638      	mov	r0, r7
 8005990:	f7ff ffc2 	bl	8005918 <sbrk_aligned>
 8005994:	1c43      	adds	r3, r0, #1
 8005996:	4604      	mov	r4, r0
 8005998:	d14d      	bne.n	8005a36 <_malloc_r+0xde>
 800599a:	6834      	ldr	r4, [r6, #0]
 800599c:	4626      	mov	r6, r4
 800599e:	2e00      	cmp	r6, #0
 80059a0:	d140      	bne.n	8005a24 <_malloc_r+0xcc>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	4631      	mov	r1, r6
 80059a6:	4638      	mov	r0, r7
 80059a8:	eb04 0803 	add.w	r8, r4, r3
 80059ac:	f000 f848 	bl	8005a40 <_sbrk_r>
 80059b0:	4580      	cmp	r8, r0
 80059b2:	d13a      	bne.n	8005a2a <_malloc_r+0xd2>
 80059b4:	6821      	ldr	r1, [r4, #0]
 80059b6:	3503      	adds	r5, #3
 80059b8:	1a6d      	subs	r5, r5, r1
 80059ba:	f025 0503 	bic.w	r5, r5, #3
 80059be:	3508      	adds	r5, #8
 80059c0:	2d0c      	cmp	r5, #12
 80059c2:	bf38      	it	cc
 80059c4:	250c      	movcc	r5, #12
 80059c6:	4629      	mov	r1, r5
 80059c8:	4638      	mov	r0, r7
 80059ca:	f7ff ffa5 	bl	8005918 <sbrk_aligned>
 80059ce:	3001      	adds	r0, #1
 80059d0:	d02b      	beq.n	8005a2a <_malloc_r+0xd2>
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	442b      	add	r3, r5
 80059d6:	6023      	str	r3, [r4, #0]
 80059d8:	e00e      	b.n	80059f8 <_malloc_r+0xa0>
 80059da:	6822      	ldr	r2, [r4, #0]
 80059dc:	1b52      	subs	r2, r2, r5
 80059de:	d41e      	bmi.n	8005a1e <_malloc_r+0xc6>
 80059e0:	2a0b      	cmp	r2, #11
 80059e2:	d916      	bls.n	8005a12 <_malloc_r+0xba>
 80059e4:	1961      	adds	r1, r4, r5
 80059e6:	42a3      	cmp	r3, r4
 80059e8:	6025      	str	r5, [r4, #0]
 80059ea:	bf18      	it	ne
 80059ec:	6059      	strne	r1, [r3, #4]
 80059ee:	6863      	ldr	r3, [r4, #4]
 80059f0:	bf08      	it	eq
 80059f2:	6031      	streq	r1, [r6, #0]
 80059f4:	5162      	str	r2, [r4, r5]
 80059f6:	604b      	str	r3, [r1, #4]
 80059f8:	4638      	mov	r0, r7
 80059fa:	f104 060b 	add.w	r6, r4, #11
 80059fe:	f000 fd03 	bl	8006408 <__malloc_unlock>
 8005a02:	f026 0607 	bic.w	r6, r6, #7
 8005a06:	1d23      	adds	r3, r4, #4
 8005a08:	1af2      	subs	r2, r6, r3
 8005a0a:	d0b6      	beq.n	800597a <_malloc_r+0x22>
 8005a0c:	1b9b      	subs	r3, r3, r6
 8005a0e:	50a3      	str	r3, [r4, r2]
 8005a10:	e7b3      	b.n	800597a <_malloc_r+0x22>
 8005a12:	6862      	ldr	r2, [r4, #4]
 8005a14:	42a3      	cmp	r3, r4
 8005a16:	bf0c      	ite	eq
 8005a18:	6032      	streq	r2, [r6, #0]
 8005a1a:	605a      	strne	r2, [r3, #4]
 8005a1c:	e7ec      	b.n	80059f8 <_malloc_r+0xa0>
 8005a1e:	4623      	mov	r3, r4
 8005a20:	6864      	ldr	r4, [r4, #4]
 8005a22:	e7b2      	b.n	800598a <_malloc_r+0x32>
 8005a24:	4634      	mov	r4, r6
 8005a26:	6876      	ldr	r6, [r6, #4]
 8005a28:	e7b9      	b.n	800599e <_malloc_r+0x46>
 8005a2a:	230c      	movs	r3, #12
 8005a2c:	603b      	str	r3, [r7, #0]
 8005a2e:	4638      	mov	r0, r7
 8005a30:	f000 fcea 	bl	8006408 <__malloc_unlock>
 8005a34:	e7a1      	b.n	800597a <_malloc_r+0x22>
 8005a36:	6025      	str	r5, [r4, #0]
 8005a38:	e7de      	b.n	80059f8 <_malloc_r+0xa0>
 8005a3a:	bf00      	nop
 8005a3c:	20001768 	.word	0x20001768

08005a40 <_sbrk_r>:
 8005a40:	b538      	push	{r3, r4, r5, lr}
 8005a42:	4d06      	ldr	r5, [pc, #24]	; (8005a5c <_sbrk_r+0x1c>)
 8005a44:	2300      	movs	r3, #0
 8005a46:	4604      	mov	r4, r0
 8005a48:	4608      	mov	r0, r1
 8005a4a:	602b      	str	r3, [r5, #0]
 8005a4c:	f7fc fc50 	bl	80022f0 <_sbrk>
 8005a50:	1c43      	adds	r3, r0, #1
 8005a52:	d102      	bne.n	8005a5a <_sbrk_r+0x1a>
 8005a54:	682b      	ldr	r3, [r5, #0]
 8005a56:	b103      	cbz	r3, 8005a5a <_sbrk_r+0x1a>
 8005a58:	6023      	str	r3, [r4, #0]
 8005a5a:	bd38      	pop	{r3, r4, r5, pc}
 8005a5c:	2000179c 	.word	0x2000179c

08005a60 <siprintf>:
 8005a60:	b40e      	push	{r1, r2, r3}
 8005a62:	b500      	push	{lr}
 8005a64:	b09c      	sub	sp, #112	; 0x70
 8005a66:	ab1d      	add	r3, sp, #116	; 0x74
 8005a68:	9002      	str	r0, [sp, #8]
 8005a6a:	9006      	str	r0, [sp, #24]
 8005a6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005a70:	4809      	ldr	r0, [pc, #36]	; (8005a98 <siprintf+0x38>)
 8005a72:	9107      	str	r1, [sp, #28]
 8005a74:	9104      	str	r1, [sp, #16]
 8005a76:	4909      	ldr	r1, [pc, #36]	; (8005a9c <siprintf+0x3c>)
 8005a78:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a7c:	9105      	str	r1, [sp, #20]
 8005a7e:	6800      	ldr	r0, [r0, #0]
 8005a80:	9301      	str	r3, [sp, #4]
 8005a82:	a902      	add	r1, sp, #8
 8005a84:	f000 fd22 	bl	80064cc <_svfiprintf_r>
 8005a88:	9b02      	ldr	r3, [sp, #8]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	701a      	strb	r2, [r3, #0]
 8005a8e:	b01c      	add	sp, #112	; 0x70
 8005a90:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a94:	b003      	add	sp, #12
 8005a96:	4770      	bx	lr
 8005a98:	200000c0 	.word	0x200000c0
 8005a9c:	ffff0208 	.word	0xffff0208

08005aa0 <siscanf>:
 8005aa0:	b40e      	push	{r1, r2, r3}
 8005aa2:	b510      	push	{r4, lr}
 8005aa4:	b09f      	sub	sp, #124	; 0x7c
 8005aa6:	ac21      	add	r4, sp, #132	; 0x84
 8005aa8:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005aac:	f854 2b04 	ldr.w	r2, [r4], #4
 8005ab0:	9201      	str	r2, [sp, #4]
 8005ab2:	f8ad 101c 	strh.w	r1, [sp, #28]
 8005ab6:	9004      	str	r0, [sp, #16]
 8005ab8:	9008      	str	r0, [sp, #32]
 8005aba:	f7fa fb91 	bl	80001e0 <strlen>
 8005abe:	4b0c      	ldr	r3, [pc, #48]	; (8005af0 <siscanf+0x50>)
 8005ac0:	9005      	str	r0, [sp, #20]
 8005ac2:	9009      	str	r0, [sp, #36]	; 0x24
 8005ac4:	930d      	str	r3, [sp, #52]	; 0x34
 8005ac6:	480b      	ldr	r0, [pc, #44]	; (8005af4 <siscanf+0x54>)
 8005ac8:	9a01      	ldr	r2, [sp, #4]
 8005aca:	6800      	ldr	r0, [r0, #0]
 8005acc:	9403      	str	r4, [sp, #12]
 8005ace:	2300      	movs	r3, #0
 8005ad0:	9311      	str	r3, [sp, #68]	; 0x44
 8005ad2:	9316      	str	r3, [sp, #88]	; 0x58
 8005ad4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005ad8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005adc:	a904      	add	r1, sp, #16
 8005ade:	4623      	mov	r3, r4
 8005ae0:	f000 fe4e 	bl	8006780 <__ssvfiscanf_r>
 8005ae4:	b01f      	add	sp, #124	; 0x7c
 8005ae6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aea:	b003      	add	sp, #12
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	08005b1b 	.word	0x08005b1b
 8005af4:	200000c0 	.word	0x200000c0

08005af8 <__sread>:
 8005af8:	b510      	push	{r4, lr}
 8005afa:	460c      	mov	r4, r1
 8005afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b00:	f001 fbf6 	bl	80072f0 <_read_r>
 8005b04:	2800      	cmp	r0, #0
 8005b06:	bfab      	itete	ge
 8005b08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005b0a:	89a3      	ldrhlt	r3, [r4, #12]
 8005b0c:	181b      	addge	r3, r3, r0
 8005b0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005b12:	bfac      	ite	ge
 8005b14:	6563      	strge	r3, [r4, #84]	; 0x54
 8005b16:	81a3      	strhlt	r3, [r4, #12]
 8005b18:	bd10      	pop	{r4, pc}

08005b1a <__seofread>:
 8005b1a:	2000      	movs	r0, #0
 8005b1c:	4770      	bx	lr

08005b1e <__swrite>:
 8005b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b22:	461f      	mov	r7, r3
 8005b24:	898b      	ldrh	r3, [r1, #12]
 8005b26:	05db      	lsls	r3, r3, #23
 8005b28:	4605      	mov	r5, r0
 8005b2a:	460c      	mov	r4, r1
 8005b2c:	4616      	mov	r6, r2
 8005b2e:	d505      	bpl.n	8005b3c <__swrite+0x1e>
 8005b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b34:	2302      	movs	r3, #2
 8005b36:	2200      	movs	r2, #0
 8005b38:	f000 fc4e 	bl	80063d8 <_lseek_r>
 8005b3c:	89a3      	ldrh	r3, [r4, #12]
 8005b3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b46:	81a3      	strh	r3, [r4, #12]
 8005b48:	4632      	mov	r2, r6
 8005b4a:	463b      	mov	r3, r7
 8005b4c:	4628      	mov	r0, r5
 8005b4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b52:	f000 baf5 	b.w	8006140 <_write_r>

08005b56 <__sseek>:
 8005b56:	b510      	push	{r4, lr}
 8005b58:	460c      	mov	r4, r1
 8005b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b5e:	f000 fc3b 	bl	80063d8 <_lseek_r>
 8005b62:	1c43      	adds	r3, r0, #1
 8005b64:	89a3      	ldrh	r3, [r4, #12]
 8005b66:	bf15      	itete	ne
 8005b68:	6560      	strne	r0, [r4, #84]	; 0x54
 8005b6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b72:	81a3      	strheq	r3, [r4, #12]
 8005b74:	bf18      	it	ne
 8005b76:	81a3      	strhne	r3, [r4, #12]
 8005b78:	bd10      	pop	{r4, pc}

08005b7a <__sclose>:
 8005b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b7e:	f000 bb0f 	b.w	80061a0 <_close_r>

08005b82 <strcpy>:
 8005b82:	4603      	mov	r3, r0
 8005b84:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b88:	f803 2b01 	strb.w	r2, [r3], #1
 8005b8c:	2a00      	cmp	r2, #0
 8005b8e:	d1f9      	bne.n	8005b84 <strcpy+0x2>
 8005b90:	4770      	bx	lr

08005b92 <strstr>:
 8005b92:	780a      	ldrb	r2, [r1, #0]
 8005b94:	b570      	push	{r4, r5, r6, lr}
 8005b96:	b96a      	cbnz	r2, 8005bb4 <strstr+0x22>
 8005b98:	bd70      	pop	{r4, r5, r6, pc}
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d109      	bne.n	8005bb2 <strstr+0x20>
 8005b9e:	460c      	mov	r4, r1
 8005ba0:	4605      	mov	r5, r0
 8005ba2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d0f6      	beq.n	8005b98 <strstr+0x6>
 8005baa:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005bae:	429e      	cmp	r6, r3
 8005bb0:	d0f7      	beq.n	8005ba2 <strstr+0x10>
 8005bb2:	3001      	adds	r0, #1
 8005bb4:	7803      	ldrb	r3, [r0, #0]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1ef      	bne.n	8005b9a <strstr+0x8>
 8005bba:	4618      	mov	r0, r3
 8005bbc:	e7ec      	b.n	8005b98 <strstr+0x6>
	...

08005bc0 <_strtol_l.constprop.0>:
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc6:	d001      	beq.n	8005bcc <_strtol_l.constprop.0+0xc>
 8005bc8:	2b24      	cmp	r3, #36	; 0x24
 8005bca:	d906      	bls.n	8005bda <_strtol_l.constprop.0+0x1a>
 8005bcc:	f7ff fcf6 	bl	80055bc <__errno>
 8005bd0:	2316      	movs	r3, #22
 8005bd2:	6003      	str	r3, [r0, #0]
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bda:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005cc0 <_strtol_l.constprop.0+0x100>
 8005bde:	460d      	mov	r5, r1
 8005be0:	462e      	mov	r6, r5
 8005be2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005be6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005bea:	f017 0708 	ands.w	r7, r7, #8
 8005bee:	d1f7      	bne.n	8005be0 <_strtol_l.constprop.0+0x20>
 8005bf0:	2c2d      	cmp	r4, #45	; 0x2d
 8005bf2:	d132      	bne.n	8005c5a <_strtol_l.constprop.0+0x9a>
 8005bf4:	782c      	ldrb	r4, [r5, #0]
 8005bf6:	2701      	movs	r7, #1
 8005bf8:	1cb5      	adds	r5, r6, #2
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d05b      	beq.n	8005cb6 <_strtol_l.constprop.0+0xf6>
 8005bfe:	2b10      	cmp	r3, #16
 8005c00:	d109      	bne.n	8005c16 <_strtol_l.constprop.0+0x56>
 8005c02:	2c30      	cmp	r4, #48	; 0x30
 8005c04:	d107      	bne.n	8005c16 <_strtol_l.constprop.0+0x56>
 8005c06:	782c      	ldrb	r4, [r5, #0]
 8005c08:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005c0c:	2c58      	cmp	r4, #88	; 0x58
 8005c0e:	d14d      	bne.n	8005cac <_strtol_l.constprop.0+0xec>
 8005c10:	786c      	ldrb	r4, [r5, #1]
 8005c12:	2310      	movs	r3, #16
 8005c14:	3502      	adds	r5, #2
 8005c16:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005c1a:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c1e:	f04f 0c00 	mov.w	ip, #0
 8005c22:	fbb8 f9f3 	udiv	r9, r8, r3
 8005c26:	4666      	mov	r6, ip
 8005c28:	fb03 8a19 	mls	sl, r3, r9, r8
 8005c2c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005c30:	f1be 0f09 	cmp.w	lr, #9
 8005c34:	d816      	bhi.n	8005c64 <_strtol_l.constprop.0+0xa4>
 8005c36:	4674      	mov	r4, lr
 8005c38:	42a3      	cmp	r3, r4
 8005c3a:	dd24      	ble.n	8005c86 <_strtol_l.constprop.0+0xc6>
 8005c3c:	f1bc 0f00 	cmp.w	ip, #0
 8005c40:	db1e      	blt.n	8005c80 <_strtol_l.constprop.0+0xc0>
 8005c42:	45b1      	cmp	r9, r6
 8005c44:	d31c      	bcc.n	8005c80 <_strtol_l.constprop.0+0xc0>
 8005c46:	d101      	bne.n	8005c4c <_strtol_l.constprop.0+0x8c>
 8005c48:	45a2      	cmp	sl, r4
 8005c4a:	db19      	blt.n	8005c80 <_strtol_l.constprop.0+0xc0>
 8005c4c:	fb06 4603 	mla	r6, r6, r3, r4
 8005c50:	f04f 0c01 	mov.w	ip, #1
 8005c54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c58:	e7e8      	b.n	8005c2c <_strtol_l.constprop.0+0x6c>
 8005c5a:	2c2b      	cmp	r4, #43	; 0x2b
 8005c5c:	bf04      	itt	eq
 8005c5e:	782c      	ldrbeq	r4, [r5, #0]
 8005c60:	1cb5      	addeq	r5, r6, #2
 8005c62:	e7ca      	b.n	8005bfa <_strtol_l.constprop.0+0x3a>
 8005c64:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005c68:	f1be 0f19 	cmp.w	lr, #25
 8005c6c:	d801      	bhi.n	8005c72 <_strtol_l.constprop.0+0xb2>
 8005c6e:	3c37      	subs	r4, #55	; 0x37
 8005c70:	e7e2      	b.n	8005c38 <_strtol_l.constprop.0+0x78>
 8005c72:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005c76:	f1be 0f19 	cmp.w	lr, #25
 8005c7a:	d804      	bhi.n	8005c86 <_strtol_l.constprop.0+0xc6>
 8005c7c:	3c57      	subs	r4, #87	; 0x57
 8005c7e:	e7db      	b.n	8005c38 <_strtol_l.constprop.0+0x78>
 8005c80:	f04f 3cff 	mov.w	ip, #4294967295
 8005c84:	e7e6      	b.n	8005c54 <_strtol_l.constprop.0+0x94>
 8005c86:	f1bc 0f00 	cmp.w	ip, #0
 8005c8a:	da05      	bge.n	8005c98 <_strtol_l.constprop.0+0xd8>
 8005c8c:	2322      	movs	r3, #34	; 0x22
 8005c8e:	6003      	str	r3, [r0, #0]
 8005c90:	4646      	mov	r6, r8
 8005c92:	b942      	cbnz	r2, 8005ca6 <_strtol_l.constprop.0+0xe6>
 8005c94:	4630      	mov	r0, r6
 8005c96:	e79e      	b.n	8005bd6 <_strtol_l.constprop.0+0x16>
 8005c98:	b107      	cbz	r7, 8005c9c <_strtol_l.constprop.0+0xdc>
 8005c9a:	4276      	negs	r6, r6
 8005c9c:	2a00      	cmp	r2, #0
 8005c9e:	d0f9      	beq.n	8005c94 <_strtol_l.constprop.0+0xd4>
 8005ca0:	f1bc 0f00 	cmp.w	ip, #0
 8005ca4:	d000      	beq.n	8005ca8 <_strtol_l.constprop.0+0xe8>
 8005ca6:	1e69      	subs	r1, r5, #1
 8005ca8:	6011      	str	r1, [r2, #0]
 8005caa:	e7f3      	b.n	8005c94 <_strtol_l.constprop.0+0xd4>
 8005cac:	2430      	movs	r4, #48	; 0x30
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d1b1      	bne.n	8005c16 <_strtol_l.constprop.0+0x56>
 8005cb2:	2308      	movs	r3, #8
 8005cb4:	e7af      	b.n	8005c16 <_strtol_l.constprop.0+0x56>
 8005cb6:	2c30      	cmp	r4, #48	; 0x30
 8005cb8:	d0a5      	beq.n	8005c06 <_strtol_l.constprop.0+0x46>
 8005cba:	230a      	movs	r3, #10
 8005cbc:	e7ab      	b.n	8005c16 <_strtol_l.constprop.0+0x56>
 8005cbe:	bf00      	nop
 8005cc0:	08008a25 	.word	0x08008a25

08005cc4 <_strtol_r>:
 8005cc4:	f7ff bf7c 	b.w	8005bc0 <_strtol_l.constprop.0>

08005cc8 <__tzcalc_limits>:
 8005cc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ccc:	4605      	mov	r5, r0
 8005cce:	f000 facd 	bl	800626c <__gettzinfo>
 8005cd2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8005cd6:	429d      	cmp	r5, r3
 8005cd8:	f340 8099 	ble.w	8005e0e <__tzcalc_limits+0x146>
 8005cdc:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 8005ce0:	18ac      	adds	r4, r5, r2
 8005ce2:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 8005ce6:	f240 126d 	movw	r2, #365	; 0x16d
 8005cea:	10a4      	asrs	r4, r4, #2
 8005cec:	fb02 4403 	mla	r4, r2, r3, r4
 8005cf0:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8005cf4:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 8005cf8:	fb93 f3f2 	sdiv	r3, r3, r2
 8005cfc:	441c      	add	r4, r3
 8005cfe:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8005d02:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 8005d06:	fb95 fcf3 	sdiv	ip, r5, r3
 8005d0a:	fb03 5c1c 	mls	ip, r3, ip, r5
 8005d0e:	186a      	adds	r2, r5, r1
 8005d10:	fabc f68c 	clz	r6, ip
 8005d14:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d18:	f005 0303 	and.w	r3, r5, #3
 8005d1c:	4414      	add	r4, r2
 8005d1e:	2264      	movs	r2, #100	; 0x64
 8005d20:	6045      	str	r5, [r0, #4]
 8005d22:	fb95 f7f2 	sdiv	r7, r5, r2
 8005d26:	0976      	lsrs	r6, r6, #5
 8005d28:	fb02 5717 	mls	r7, r2, r7, r5
 8005d2c:	4601      	mov	r1, r0
 8005d2e:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8005d32:	9300      	str	r3, [sp, #0]
 8005d34:	f04f 0a07 	mov.w	sl, #7
 8005d38:	7a0d      	ldrb	r5, [r1, #8]
 8005d3a:	694b      	ldr	r3, [r1, #20]
 8005d3c:	2d4a      	cmp	r5, #74	; 0x4a
 8005d3e:	d12d      	bne.n	8005d9c <__tzcalc_limits+0xd4>
 8005d40:	9a00      	ldr	r2, [sp, #0]
 8005d42:	eb04 0e03 	add.w	lr, r4, r3
 8005d46:	b902      	cbnz	r2, 8005d4a <__tzcalc_limits+0x82>
 8005d48:	b917      	cbnz	r7, 8005d50 <__tzcalc_limits+0x88>
 8005d4a:	f1bc 0f00 	cmp.w	ip, #0
 8005d4e:	d123      	bne.n	8005d98 <__tzcalc_limits+0xd0>
 8005d50:	2b3b      	cmp	r3, #59	; 0x3b
 8005d52:	bfd4      	ite	le
 8005d54:	2300      	movle	r3, #0
 8005d56:	2301      	movgt	r3, #1
 8005d58:	4473      	add	r3, lr
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	698d      	ldr	r5, [r1, #24]
 8005d5e:	4a2d      	ldr	r2, [pc, #180]	; (8005e14 <__tzcalc_limits+0x14c>)
 8005d60:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 8005d64:	fbc3 5e02 	smlal	r5, lr, r3, r2
 8005d68:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8005d6a:	18ed      	adds	r5, r5, r3
 8005d6c:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 8005d70:	e9c1 5308 	strd	r5, r3, [r1, #32]
 8005d74:	3128      	adds	r1, #40	; 0x28
 8005d76:	458b      	cmp	fp, r1
 8005d78:	d1de      	bne.n	8005d38 <__tzcalc_limits+0x70>
 8005d7a:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 8005d7e:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 8005d82:	428c      	cmp	r4, r1
 8005d84:	eb72 0303 	sbcs.w	r3, r2, r3
 8005d88:	bfb4      	ite	lt
 8005d8a:	2301      	movlt	r3, #1
 8005d8c:	2300      	movge	r3, #0
 8005d8e:	6003      	str	r3, [r0, #0]
 8005d90:	2001      	movs	r0, #1
 8005d92:	b003      	add	sp, #12
 8005d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d98:	2300      	movs	r3, #0
 8005d9a:	e7dd      	b.n	8005d58 <__tzcalc_limits+0x90>
 8005d9c:	2d44      	cmp	r5, #68	; 0x44
 8005d9e:	d101      	bne.n	8005da4 <__tzcalc_limits+0xdc>
 8005da0:	4423      	add	r3, r4
 8005da2:	e7db      	b.n	8005d5c <__tzcalc_limits+0x94>
 8005da4:	9a00      	ldr	r2, [sp, #0]
 8005da6:	bb62      	cbnz	r2, 8005e02 <__tzcalc_limits+0x13a>
 8005da8:	2f00      	cmp	r7, #0
 8005daa:	bf0c      	ite	eq
 8005dac:	4635      	moveq	r5, r6
 8005dae:	2501      	movne	r5, #1
 8005db0:	68ca      	ldr	r2, [r1, #12]
 8005db2:	9201      	str	r2, [sp, #4]
 8005db4:	4a18      	ldr	r2, [pc, #96]	; (8005e18 <__tzcalc_limits+0x150>)
 8005db6:	f04f 0930 	mov.w	r9, #48	; 0x30
 8005dba:	fb09 2505 	mla	r5, r9, r5, r2
 8005dbe:	46a6      	mov	lr, r4
 8005dc0:	f04f 0800 	mov.w	r8, #0
 8005dc4:	3d04      	subs	r5, #4
 8005dc6:	9a01      	ldr	r2, [sp, #4]
 8005dc8:	f108 0801 	add.w	r8, r8, #1
 8005dcc:	4542      	cmp	r2, r8
 8005dce:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 8005dd2:	dc18      	bgt.n	8005e06 <__tzcalc_limits+0x13e>
 8005dd4:	f10e 0504 	add.w	r5, lr, #4
 8005dd8:	fb95 f8fa 	sdiv	r8, r5, sl
 8005ddc:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 8005de0:	eba5 0808 	sub.w	r8, r5, r8
 8005de4:	ebb3 0808 	subs.w	r8, r3, r8
 8005de8:	690b      	ldr	r3, [r1, #16]
 8005dea:	f103 33ff 	add.w	r3, r3, #4294967295
 8005dee:	bf48      	it	mi
 8005df0:	f108 0807 	addmi.w	r8, r8, #7
 8005df4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005df8:	4443      	add	r3, r8
 8005dfa:	454b      	cmp	r3, r9
 8005dfc:	da05      	bge.n	8005e0a <__tzcalc_limits+0x142>
 8005dfe:	4473      	add	r3, lr
 8005e00:	e7ac      	b.n	8005d5c <__tzcalc_limits+0x94>
 8005e02:	4635      	mov	r5, r6
 8005e04:	e7d4      	b.n	8005db0 <__tzcalc_limits+0xe8>
 8005e06:	44ce      	add	lr, r9
 8005e08:	e7dd      	b.n	8005dc6 <__tzcalc_limits+0xfe>
 8005e0a:	3b07      	subs	r3, #7
 8005e0c:	e7f5      	b.n	8005dfa <__tzcalc_limits+0x132>
 8005e0e:	2000      	movs	r0, #0
 8005e10:	e7bf      	b.n	8005d92 <__tzcalc_limits+0xca>
 8005e12:	bf00      	nop
 8005e14:	00015180 	.word	0x00015180
 8005e18:	0800894c 	.word	0x0800894c

08005e1c <__tz_lock>:
 8005e1c:	4801      	ldr	r0, [pc, #4]	; (8005e24 <__tz_lock+0x8>)
 8005e1e:	f000 bad6 	b.w	80063ce <__retarget_lock_acquire>
 8005e22:	bf00      	nop
 8005e24:	20001798 	.word	0x20001798

08005e28 <__tz_unlock>:
 8005e28:	4801      	ldr	r0, [pc, #4]	; (8005e30 <__tz_unlock+0x8>)
 8005e2a:	f000 bad2 	b.w	80063d2 <__retarget_lock_release>
 8005e2e:	bf00      	nop
 8005e30:	20001798 	.word	0x20001798

08005e34 <_tzset_unlocked>:
 8005e34:	4b01      	ldr	r3, [pc, #4]	; (8005e3c <_tzset_unlocked+0x8>)
 8005e36:	6818      	ldr	r0, [r3, #0]
 8005e38:	f000 b802 	b.w	8005e40 <_tzset_unlocked_r>
 8005e3c:	200000c0 	.word	0x200000c0

08005e40 <_tzset_unlocked_r>:
 8005e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e44:	b08d      	sub	sp, #52	; 0x34
 8005e46:	4607      	mov	r7, r0
 8005e48:	f000 fa10 	bl	800626c <__gettzinfo>
 8005e4c:	49b0      	ldr	r1, [pc, #704]	; (8006110 <_tzset_unlocked_r+0x2d0>)
 8005e4e:	4eb1      	ldr	r6, [pc, #708]	; (8006114 <_tzset_unlocked_r+0x2d4>)
 8005e50:	4605      	mov	r5, r0
 8005e52:	4638      	mov	r0, r7
 8005e54:	f000 fa02 	bl	800625c <_getenv_r>
 8005e58:	4604      	mov	r4, r0
 8005e5a:	b970      	cbnz	r0, 8005e7a <_tzset_unlocked_r+0x3a>
 8005e5c:	4bae      	ldr	r3, [pc, #696]	; (8006118 <_tzset_unlocked_r+0x2d8>)
 8005e5e:	4aaf      	ldr	r2, [pc, #700]	; (800611c <_tzset_unlocked_r+0x2dc>)
 8005e60:	6018      	str	r0, [r3, #0]
 8005e62:	4baf      	ldr	r3, [pc, #700]	; (8006120 <_tzset_unlocked_r+0x2e0>)
 8005e64:	6018      	str	r0, [r3, #0]
 8005e66:	4baf      	ldr	r3, [pc, #700]	; (8006124 <_tzset_unlocked_r+0x2e4>)
 8005e68:	6830      	ldr	r0, [r6, #0]
 8005e6a:	e9c3 2200 	strd	r2, r2, [r3]
 8005e6e:	f7ff fce9 	bl	8005844 <free>
 8005e72:	6034      	str	r4, [r6, #0]
 8005e74:	b00d      	add	sp, #52	; 0x34
 8005e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e7a:	6831      	ldr	r1, [r6, #0]
 8005e7c:	2900      	cmp	r1, #0
 8005e7e:	d162      	bne.n	8005f46 <_tzset_unlocked_r+0x106>
 8005e80:	6830      	ldr	r0, [r6, #0]
 8005e82:	f7ff fcdf 	bl	8005844 <free>
 8005e86:	4620      	mov	r0, r4
 8005e88:	f7fa f9aa 	bl	80001e0 <strlen>
 8005e8c:	1c41      	adds	r1, r0, #1
 8005e8e:	4638      	mov	r0, r7
 8005e90:	f7ff fd62 	bl	8005958 <_malloc_r>
 8005e94:	6030      	str	r0, [r6, #0]
 8005e96:	2800      	cmp	r0, #0
 8005e98:	d15a      	bne.n	8005f50 <_tzset_unlocked_r+0x110>
 8005e9a:	7823      	ldrb	r3, [r4, #0]
 8005e9c:	4aa2      	ldr	r2, [pc, #648]	; (8006128 <_tzset_unlocked_r+0x2e8>)
 8005e9e:	49a3      	ldr	r1, [pc, #652]	; (800612c <_tzset_unlocked_r+0x2ec>)
 8005ea0:	2b3a      	cmp	r3, #58	; 0x3a
 8005ea2:	bf08      	it	eq
 8005ea4:	3401      	addeq	r4, #1
 8005ea6:	ae0a      	add	r6, sp, #40	; 0x28
 8005ea8:	4633      	mov	r3, r6
 8005eaa:	4620      	mov	r0, r4
 8005eac:	f7ff fdf8 	bl	8005aa0 <siscanf>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	dddf      	ble.n	8005e74 <_tzset_unlocked_r+0x34>
 8005eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb6:	18e7      	adds	r7, r4, r3
 8005eb8:	5ce3      	ldrb	r3, [r4, r3]
 8005eba:	2b2d      	cmp	r3, #45	; 0x2d
 8005ebc:	d14c      	bne.n	8005f58 <_tzset_unlocked_r+0x118>
 8005ebe:	3701      	adds	r7, #1
 8005ec0:	f04f 38ff 	mov.w	r8, #4294967295
 8005ec4:	f10d 0a20 	add.w	sl, sp, #32
 8005ec8:	f10d 0b1e 	add.w	fp, sp, #30
 8005ecc:	2400      	movs	r4, #0
 8005ece:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8005ed2:	4997      	ldr	r1, [pc, #604]	; (8006130 <_tzset_unlocked_r+0x2f0>)
 8005ed4:	9603      	str	r6, [sp, #12]
 8005ed6:	f8cd b000 	str.w	fp, [sp]
 8005eda:	4633      	mov	r3, r6
 8005edc:	aa07      	add	r2, sp, #28
 8005ede:	4638      	mov	r0, r7
 8005ee0:	f8ad 401e 	strh.w	r4, [sp, #30]
 8005ee4:	f8ad 4020 	strh.w	r4, [sp, #32]
 8005ee8:	f7ff fdda 	bl	8005aa0 <siscanf>
 8005eec:	42a0      	cmp	r0, r4
 8005eee:	ddc1      	ble.n	8005e74 <_tzset_unlocked_r+0x34>
 8005ef0:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8005ef4:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8005ef8:	f8df 9240 	ldr.w	r9, [pc, #576]	; 800613c <_tzset_unlocked_r+0x2fc>
 8005efc:	213c      	movs	r1, #60	; 0x3c
 8005efe:	fb01 3302 	mla	r3, r1, r2, r3
 8005f02:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8005f06:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005f0a:	fb01 3302 	mla	r3, r1, r2, r3
 8005f0e:	fb08 f303 	mul.w	r3, r8, r3
 8005f12:	f8df 8210 	ldr.w	r8, [pc, #528]	; 8006124 <_tzset_unlocked_r+0x2e4>
 8005f16:	62ab      	str	r3, [r5, #40]	; 0x28
 8005f18:	4b83      	ldr	r3, [pc, #524]	; (8006128 <_tzset_unlocked_r+0x2e8>)
 8005f1a:	f8c8 3000 	str.w	r3, [r8]
 8005f1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f20:	4982      	ldr	r1, [pc, #520]	; (800612c <_tzset_unlocked_r+0x2ec>)
 8005f22:	441f      	add	r7, r3
 8005f24:	464a      	mov	r2, r9
 8005f26:	4633      	mov	r3, r6
 8005f28:	4638      	mov	r0, r7
 8005f2a:	f7ff fdb9 	bl	8005aa0 <siscanf>
 8005f2e:	42a0      	cmp	r0, r4
 8005f30:	dc18      	bgt.n	8005f64 <_tzset_unlocked_r+0x124>
 8005f32:	f8d8 3000 	ldr.w	r3, [r8]
 8005f36:	f8c8 3004 	str.w	r3, [r8, #4]
 8005f3a:	4b77      	ldr	r3, [pc, #476]	; (8006118 <_tzset_unlocked_r+0x2d8>)
 8005f3c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8005f3e:	601a      	str	r2, [r3, #0]
 8005f40:	4b77      	ldr	r3, [pc, #476]	; (8006120 <_tzset_unlocked_r+0x2e0>)
 8005f42:	601c      	str	r4, [r3, #0]
 8005f44:	e796      	b.n	8005e74 <_tzset_unlocked_r+0x34>
 8005f46:	f7fa f953 	bl	80001f0 <strcmp>
 8005f4a:	2800      	cmp	r0, #0
 8005f4c:	d198      	bne.n	8005e80 <_tzset_unlocked_r+0x40>
 8005f4e:	e791      	b.n	8005e74 <_tzset_unlocked_r+0x34>
 8005f50:	4621      	mov	r1, r4
 8005f52:	f7ff fe16 	bl	8005b82 <strcpy>
 8005f56:	e7a0      	b.n	8005e9a <_tzset_unlocked_r+0x5a>
 8005f58:	2b2b      	cmp	r3, #43	; 0x2b
 8005f5a:	bf08      	it	eq
 8005f5c:	3701      	addeq	r7, #1
 8005f5e:	f04f 0801 	mov.w	r8, #1
 8005f62:	e7af      	b.n	8005ec4 <_tzset_unlocked_r+0x84>
 8005f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f66:	f8c8 9004 	str.w	r9, [r8, #4]
 8005f6a:	18fc      	adds	r4, r7, r3
 8005f6c:	5cfb      	ldrb	r3, [r7, r3]
 8005f6e:	2b2d      	cmp	r3, #45	; 0x2d
 8005f70:	f040 808b 	bne.w	800608a <_tzset_unlocked_r+0x24a>
 8005f74:	3401      	adds	r4, #1
 8005f76:	f04f 37ff 	mov.w	r7, #4294967295
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8005f80:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005f84:	f8ad 3020 	strh.w	r3, [sp, #32]
 8005f88:	930a      	str	r3, [sp, #40]	; 0x28
 8005f8a:	e9cd a602 	strd	sl, r6, [sp, #8]
 8005f8e:	e9cd b600 	strd	fp, r6, [sp]
 8005f92:	4967      	ldr	r1, [pc, #412]	; (8006130 <_tzset_unlocked_r+0x2f0>)
 8005f94:	4633      	mov	r3, r6
 8005f96:	aa07      	add	r2, sp, #28
 8005f98:	4620      	mov	r0, r4
 8005f9a:	f7ff fd81 	bl	8005aa0 <siscanf>
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	dc78      	bgt.n	8006094 <_tzset_unlocked_r+0x254>
 8005fa2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005fa4:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8005fa8:	652b      	str	r3, [r5, #80]	; 0x50
 8005faa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fac:	462f      	mov	r7, r5
 8005fae:	441c      	add	r4, r3
 8005fb0:	f04f 0900 	mov.w	r9, #0
 8005fb4:	7823      	ldrb	r3, [r4, #0]
 8005fb6:	2b2c      	cmp	r3, #44	; 0x2c
 8005fb8:	bf08      	it	eq
 8005fba:	3401      	addeq	r4, #1
 8005fbc:	f894 8000 	ldrb.w	r8, [r4]
 8005fc0:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8005fc4:	d178      	bne.n	80060b8 <_tzset_unlocked_r+0x278>
 8005fc6:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8005fca:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8005fce:	ab09      	add	r3, sp, #36	; 0x24
 8005fd0:	9300      	str	r3, [sp, #0]
 8005fd2:	4958      	ldr	r1, [pc, #352]	; (8006134 <_tzset_unlocked_r+0x2f4>)
 8005fd4:	9603      	str	r6, [sp, #12]
 8005fd6:	4633      	mov	r3, r6
 8005fd8:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8005fdc:	4620      	mov	r0, r4
 8005fde:	f7ff fd5f 	bl	8005aa0 <siscanf>
 8005fe2:	2803      	cmp	r0, #3
 8005fe4:	f47f af46 	bne.w	8005e74 <_tzset_unlocked_r+0x34>
 8005fe8:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8005fec:	1e4b      	subs	r3, r1, #1
 8005fee:	2b0b      	cmp	r3, #11
 8005ff0:	f63f af40 	bhi.w	8005e74 <_tzset_unlocked_r+0x34>
 8005ff4:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8005ff8:	1e53      	subs	r3, r2, #1
 8005ffa:	2b04      	cmp	r3, #4
 8005ffc:	f63f af3a 	bhi.w	8005e74 <_tzset_unlocked_r+0x34>
 8006000:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8006004:	2b06      	cmp	r3, #6
 8006006:	f63f af35 	bhi.w	8005e74 <_tzset_unlocked_r+0x34>
 800600a:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800600e:	f887 8008 	strb.w	r8, [r7, #8]
 8006012:	617b      	str	r3, [r7, #20]
 8006014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006016:	eb04 0803 	add.w	r8, r4, r3
 800601a:	2302      	movs	r3, #2
 800601c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8006020:	2300      	movs	r3, #0
 8006022:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006026:	f8ad 3020 	strh.w	r3, [sp, #32]
 800602a:	930a      	str	r3, [sp, #40]	; 0x28
 800602c:	f898 3000 	ldrb.w	r3, [r8]
 8006030:	2b2f      	cmp	r3, #47	; 0x2f
 8006032:	d109      	bne.n	8006048 <_tzset_unlocked_r+0x208>
 8006034:	e9cd a602 	strd	sl, r6, [sp, #8]
 8006038:	e9cd b600 	strd	fp, r6, [sp]
 800603c:	493e      	ldr	r1, [pc, #248]	; (8006138 <_tzset_unlocked_r+0x2f8>)
 800603e:	4633      	mov	r3, r6
 8006040:	aa07      	add	r2, sp, #28
 8006042:	4640      	mov	r0, r8
 8006044:	f7ff fd2c 	bl	8005aa0 <siscanf>
 8006048:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800604c:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8006050:	213c      	movs	r1, #60	; 0x3c
 8006052:	fb01 3302 	mla	r3, r1, r2, r3
 8006056:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800605a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800605e:	fb01 3302 	mla	r3, r1, r2, r3
 8006062:	61bb      	str	r3, [r7, #24]
 8006064:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006066:	3728      	adds	r7, #40	; 0x28
 8006068:	4444      	add	r4, r8
 800606a:	f1b9 0f00 	cmp.w	r9, #0
 800606e:	d020      	beq.n	80060b2 <_tzset_unlocked_r+0x272>
 8006070:	6868      	ldr	r0, [r5, #4]
 8006072:	f7ff fe29 	bl	8005cc8 <__tzcalc_limits>
 8006076:	4b28      	ldr	r3, [pc, #160]	; (8006118 <_tzset_unlocked_r+0x2d8>)
 8006078:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800607a:	601a      	str	r2, [r3, #0]
 800607c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800607e:	1a9b      	subs	r3, r3, r2
 8006080:	4a27      	ldr	r2, [pc, #156]	; (8006120 <_tzset_unlocked_r+0x2e0>)
 8006082:	bf18      	it	ne
 8006084:	2301      	movne	r3, #1
 8006086:	6013      	str	r3, [r2, #0]
 8006088:	e6f4      	b.n	8005e74 <_tzset_unlocked_r+0x34>
 800608a:	2b2b      	cmp	r3, #43	; 0x2b
 800608c:	bf08      	it	eq
 800608e:	3401      	addeq	r4, #1
 8006090:	2701      	movs	r7, #1
 8006092:	e772      	b.n	8005f7a <_tzset_unlocked_r+0x13a>
 8006094:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8006098:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800609c:	213c      	movs	r1, #60	; 0x3c
 800609e:	fb01 3302 	mla	r3, r1, r2, r3
 80060a2:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80060a6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80060aa:	fb01 3302 	mla	r3, r1, r2, r3
 80060ae:	437b      	muls	r3, r7
 80060b0:	e77a      	b.n	8005fa8 <_tzset_unlocked_r+0x168>
 80060b2:	f04f 0901 	mov.w	r9, #1
 80060b6:	e77d      	b.n	8005fb4 <_tzset_unlocked_r+0x174>
 80060b8:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80060bc:	bf06      	itte	eq
 80060be:	3401      	addeq	r4, #1
 80060c0:	4643      	moveq	r3, r8
 80060c2:	2344      	movne	r3, #68	; 0x44
 80060c4:	220a      	movs	r2, #10
 80060c6:	a90b      	add	r1, sp, #44	; 0x2c
 80060c8:	4620      	mov	r0, r4
 80060ca:	9305      	str	r3, [sp, #20]
 80060cc:	f001 f9e2 	bl	8007494 <strtoul>
 80060d0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80060d4:	9b05      	ldr	r3, [sp, #20]
 80060d6:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 80060da:	45a0      	cmp	r8, r4
 80060dc:	d114      	bne.n	8006108 <_tzset_unlocked_r+0x2c8>
 80060de:	234d      	movs	r3, #77	; 0x4d
 80060e0:	f1b9 0f00 	cmp.w	r9, #0
 80060e4:	d107      	bne.n	80060f6 <_tzset_unlocked_r+0x2b6>
 80060e6:	722b      	strb	r3, [r5, #8]
 80060e8:	2103      	movs	r1, #3
 80060ea:	2302      	movs	r3, #2
 80060ec:	e9c5 1303 	strd	r1, r3, [r5, #12]
 80060f0:	f8c5 9014 	str.w	r9, [r5, #20]
 80060f4:	e791      	b.n	800601a <_tzset_unlocked_r+0x1da>
 80060f6:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 80060fa:	220b      	movs	r2, #11
 80060fc:	2301      	movs	r3, #1
 80060fe:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8006102:	2300      	movs	r3, #0
 8006104:	63eb      	str	r3, [r5, #60]	; 0x3c
 8006106:	e788      	b.n	800601a <_tzset_unlocked_r+0x1da>
 8006108:	b280      	uxth	r0, r0
 800610a:	723b      	strb	r3, [r7, #8]
 800610c:	6178      	str	r0, [r7, #20]
 800610e:	e784      	b.n	800601a <_tzset_unlocked_r+0x1da>
 8006110:	080089ac 	.word	0x080089ac
 8006114:	20001788 	.word	0x20001788
 8006118:	20001790 	.word	0x20001790
 800611c:	080089af 	.word	0x080089af
 8006120:	2000178c 	.word	0x2000178c
 8006124:	20000124 	.word	0x20000124
 8006128:	2000177b 	.word	0x2000177b
 800612c:	080089b3 	.word	0x080089b3
 8006130:	080089d6 	.word	0x080089d6
 8006134:	080089c2 	.word	0x080089c2
 8006138:	080089d5 	.word	0x080089d5
 800613c:	20001770 	.word	0x20001770

08006140 <_write_r>:
 8006140:	b538      	push	{r3, r4, r5, lr}
 8006142:	4d07      	ldr	r5, [pc, #28]	; (8006160 <_write_r+0x20>)
 8006144:	4604      	mov	r4, r0
 8006146:	4608      	mov	r0, r1
 8006148:	4611      	mov	r1, r2
 800614a:	2200      	movs	r2, #0
 800614c:	602a      	str	r2, [r5, #0]
 800614e:	461a      	mov	r2, r3
 8006150:	f7fb fde4 	bl	8001d1c <_write>
 8006154:	1c43      	adds	r3, r0, #1
 8006156:	d102      	bne.n	800615e <_write_r+0x1e>
 8006158:	682b      	ldr	r3, [r5, #0]
 800615a:	b103      	cbz	r3, 800615e <_write_r+0x1e>
 800615c:	6023      	str	r3, [r4, #0]
 800615e:	bd38      	pop	{r3, r4, r5, pc}
 8006160:	2000179c 	.word	0x2000179c

08006164 <__assert_func>:
 8006164:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006166:	4614      	mov	r4, r2
 8006168:	461a      	mov	r2, r3
 800616a:	4b09      	ldr	r3, [pc, #36]	; (8006190 <__assert_func+0x2c>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4605      	mov	r5, r0
 8006170:	68d8      	ldr	r0, [r3, #12]
 8006172:	b14c      	cbz	r4, 8006188 <__assert_func+0x24>
 8006174:	4b07      	ldr	r3, [pc, #28]	; (8006194 <__assert_func+0x30>)
 8006176:	9100      	str	r1, [sp, #0]
 8006178:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800617c:	4906      	ldr	r1, [pc, #24]	; (8006198 <__assert_func+0x34>)
 800617e:	462b      	mov	r3, r5
 8006180:	f000 f81e 	bl	80061c0 <fiprintf>
 8006184:	f001 fa8a 	bl	800769c <abort>
 8006188:	4b04      	ldr	r3, [pc, #16]	; (800619c <__assert_func+0x38>)
 800618a:	461c      	mov	r4, r3
 800618c:	e7f3      	b.n	8006176 <__assert_func+0x12>
 800618e:	bf00      	nop
 8006190:	200000c0 	.word	0x200000c0
 8006194:	080089e8 	.word	0x080089e8
 8006198:	080089f5 	.word	0x080089f5
 800619c:	08008a23 	.word	0x08008a23

080061a0 <_close_r>:
 80061a0:	b538      	push	{r3, r4, r5, lr}
 80061a2:	4d06      	ldr	r5, [pc, #24]	; (80061bc <_close_r+0x1c>)
 80061a4:	2300      	movs	r3, #0
 80061a6:	4604      	mov	r4, r0
 80061a8:	4608      	mov	r0, r1
 80061aa:	602b      	str	r3, [r5, #0]
 80061ac:	f7fc f86b 	bl	8002286 <_close>
 80061b0:	1c43      	adds	r3, r0, #1
 80061b2:	d102      	bne.n	80061ba <_close_r+0x1a>
 80061b4:	682b      	ldr	r3, [r5, #0]
 80061b6:	b103      	cbz	r3, 80061ba <_close_r+0x1a>
 80061b8:	6023      	str	r3, [r4, #0]
 80061ba:	bd38      	pop	{r3, r4, r5, pc}
 80061bc:	2000179c 	.word	0x2000179c

080061c0 <fiprintf>:
 80061c0:	b40e      	push	{r1, r2, r3}
 80061c2:	b503      	push	{r0, r1, lr}
 80061c4:	4601      	mov	r1, r0
 80061c6:	ab03      	add	r3, sp, #12
 80061c8:	4805      	ldr	r0, [pc, #20]	; (80061e0 <fiprintf+0x20>)
 80061ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80061ce:	6800      	ldr	r0, [r0, #0]
 80061d0:	9301      	str	r3, [sp, #4]
 80061d2:	f000 fc77 	bl	8006ac4 <_vfiprintf_r>
 80061d6:	b002      	add	sp, #8
 80061d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80061dc:	b003      	add	sp, #12
 80061de:	4770      	bx	lr
 80061e0:	200000c0 	.word	0x200000c0

080061e4 <_findenv_r>:
 80061e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e8:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8006258 <_findenv_r+0x74>
 80061ec:	4607      	mov	r7, r0
 80061ee:	4689      	mov	r9, r1
 80061f0:	4616      	mov	r6, r2
 80061f2:	f001 fa5b 	bl	80076ac <__env_lock>
 80061f6:	f8da 4000 	ldr.w	r4, [sl]
 80061fa:	b134      	cbz	r4, 800620a <_findenv_r+0x26>
 80061fc:	464b      	mov	r3, r9
 80061fe:	4698      	mov	r8, r3
 8006200:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006204:	b13a      	cbz	r2, 8006216 <_findenv_r+0x32>
 8006206:	2a3d      	cmp	r2, #61	; 0x3d
 8006208:	d1f9      	bne.n	80061fe <_findenv_r+0x1a>
 800620a:	4638      	mov	r0, r7
 800620c:	f001 fa54 	bl	80076b8 <__env_unlock>
 8006210:	2000      	movs	r0, #0
 8006212:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006216:	eba8 0809 	sub.w	r8, r8, r9
 800621a:	46a3      	mov	fp, r4
 800621c:	f854 0b04 	ldr.w	r0, [r4], #4
 8006220:	2800      	cmp	r0, #0
 8006222:	d0f2      	beq.n	800620a <_findenv_r+0x26>
 8006224:	4642      	mov	r2, r8
 8006226:	4649      	mov	r1, r9
 8006228:	f001 f8ac 	bl	8007384 <strncmp>
 800622c:	2800      	cmp	r0, #0
 800622e:	d1f4      	bne.n	800621a <_findenv_r+0x36>
 8006230:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006234:	eb03 0508 	add.w	r5, r3, r8
 8006238:	f813 3008 	ldrb.w	r3, [r3, r8]
 800623c:	2b3d      	cmp	r3, #61	; 0x3d
 800623e:	d1ec      	bne.n	800621a <_findenv_r+0x36>
 8006240:	f8da 3000 	ldr.w	r3, [sl]
 8006244:	ebab 0303 	sub.w	r3, fp, r3
 8006248:	109b      	asrs	r3, r3, #2
 800624a:	4638      	mov	r0, r7
 800624c:	6033      	str	r3, [r6, #0]
 800624e:	f001 fa33 	bl	80076b8 <__env_unlock>
 8006252:	1c68      	adds	r0, r5, #1
 8006254:	e7dd      	b.n	8006212 <_findenv_r+0x2e>
 8006256:	bf00      	nop
 8006258:	200000b0 	.word	0x200000b0

0800625c <_getenv_r>:
 800625c:	b507      	push	{r0, r1, r2, lr}
 800625e:	aa01      	add	r2, sp, #4
 8006260:	f7ff ffc0 	bl	80061e4 <_findenv_r>
 8006264:	b003      	add	sp, #12
 8006266:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800626c <__gettzinfo>:
 800626c:	4800      	ldr	r0, [pc, #0]	; (8006270 <__gettzinfo+0x4>)
 800626e:	4770      	bx	lr
 8006270:	20000130 	.word	0x20000130

08006274 <gmtime_r>:
 8006274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006278:	e9d0 6700 	ldrd	r6, r7, [r0]
 800627c:	460c      	mov	r4, r1
 800627e:	4a4f      	ldr	r2, [pc, #316]	; (80063bc <gmtime_r+0x148>)
 8006280:	2300      	movs	r3, #0
 8006282:	4630      	mov	r0, r6
 8006284:	4639      	mov	r1, r7
 8006286:	f7fa f813 	bl	80002b0 <__aeabi_ldivmod>
 800628a:	4639      	mov	r1, r7
 800628c:	4605      	mov	r5, r0
 800628e:	4a4b      	ldr	r2, [pc, #300]	; (80063bc <gmtime_r+0x148>)
 8006290:	4630      	mov	r0, r6
 8006292:	2300      	movs	r3, #0
 8006294:	f7fa f80c 	bl	80002b0 <__aeabi_ldivmod>
 8006298:	2a00      	cmp	r2, #0
 800629a:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800629e:	bfb7      	itett	lt
 80062a0:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 80062a4:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 80062a8:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 80062ac:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 80062b0:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 80062b4:	fbb2 f1f0 	udiv	r1, r2, r0
 80062b8:	fb00 2211 	mls	r2, r0, r1, r2
 80062bc:	203c      	movs	r0, #60	; 0x3c
 80062be:	60a1      	str	r1, [r4, #8]
 80062c0:	fbb2 f1f0 	udiv	r1, r2, r0
 80062c4:	fb00 2211 	mls	r2, r0, r1, r2
 80062c8:	6061      	str	r1, [r4, #4]
 80062ca:	6022      	str	r2, [r4, #0]
 80062cc:	2107      	movs	r1, #7
 80062ce:	1cda      	adds	r2, r3, #3
 80062d0:	fb92 f1f1 	sdiv	r1, r2, r1
 80062d4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80062d8:	1a52      	subs	r2, r2, r1
 80062da:	bf48      	it	mi
 80062dc:	3207      	addmi	r2, #7
 80062de:	4d38      	ldr	r5, [pc, #224]	; (80063c0 <gmtime_r+0x14c>)
 80062e0:	4838      	ldr	r0, [pc, #224]	; (80063c4 <gmtime_r+0x150>)
 80062e2:	61a2      	str	r2, [r4, #24]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	bfb7      	itett	lt
 80062e8:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 80062ec:	fb93 f5f5 	sdivge	r5, r3, r5
 80062f0:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 80062f4:	fb92 f5f5 	sdivlt	r5, r2, r5
 80062f8:	fb00 3005 	mla	r0, r0, r5, r3
 80062fc:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8006300:	fbb0 f2f2 	udiv	r2, r0, r2
 8006304:	4402      	add	r2, r0
 8006306:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800630a:	fbb0 f1f3 	udiv	r1, r0, r3
 800630e:	1a52      	subs	r2, r2, r1
 8006310:	f240 1c6d 	movw	ip, #365	; 0x16d
 8006314:	492c      	ldr	r1, [pc, #176]	; (80063c8 <gmtime_r+0x154>)
 8006316:	fbb0 f1f1 	udiv	r1, r0, r1
 800631a:	2764      	movs	r7, #100	; 0x64
 800631c:	1a52      	subs	r2, r2, r1
 800631e:	fbb2 f1fc 	udiv	r1, r2, ip
 8006322:	fbb2 f3f3 	udiv	r3, r2, r3
 8006326:	fbb1 f6f7 	udiv	r6, r1, r7
 800632a:	1af3      	subs	r3, r6, r3
 800632c:	4403      	add	r3, r0
 800632e:	fb0c 3311 	mls	r3, ip, r1, r3
 8006332:	2299      	movs	r2, #153	; 0x99
 8006334:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8006338:	f10e 0e02 	add.w	lr, lr, #2
 800633c:	f103 0c01 	add.w	ip, r3, #1
 8006340:	fbbe f0f2 	udiv	r0, lr, r2
 8006344:	4342      	muls	r2, r0
 8006346:	3202      	adds	r2, #2
 8006348:	f04f 0805 	mov.w	r8, #5
 800634c:	fbb2 f2f8 	udiv	r2, r2, r8
 8006350:	ebac 0c02 	sub.w	ip, ip, r2
 8006354:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8006358:	4596      	cmp	lr, r2
 800635a:	bf94      	ite	ls
 800635c:	2202      	movls	r2, #2
 800635e:	f06f 0209 	mvnhi.w	r2, #9
 8006362:	4410      	add	r0, r2
 8006364:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8006368:	fb02 1505 	mla	r5, r2, r5, r1
 800636c:	2801      	cmp	r0, #1
 800636e:	bf98      	it	ls
 8006370:	3501      	addls	r5, #1
 8006372:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8006376:	d30d      	bcc.n	8006394 <gmtime_r+0x120>
 8006378:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800637c:	61e3      	str	r3, [r4, #28]
 800637e:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 8006382:	2300      	movs	r3, #0
 8006384:	e9c4 0504 	strd	r0, r5, [r4, #16]
 8006388:	f8c4 c00c 	str.w	ip, [r4, #12]
 800638c:	6223      	str	r3, [r4, #32]
 800638e:	4620      	mov	r0, r4
 8006390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006394:	078a      	lsls	r2, r1, #30
 8006396:	d102      	bne.n	800639e <gmtime_r+0x12a>
 8006398:	fb07 1616 	mls	r6, r7, r6, r1
 800639c:	b95e      	cbnz	r6, 80063b6 <gmtime_r+0x142>
 800639e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80063a2:	fbb1 f6f2 	udiv	r6, r1, r2
 80063a6:	fb02 1216 	mls	r2, r2, r6, r1
 80063aa:	fab2 f282 	clz	r2, r2
 80063ae:	0952      	lsrs	r2, r2, #5
 80063b0:	333b      	adds	r3, #59	; 0x3b
 80063b2:	4413      	add	r3, r2
 80063b4:	e7e2      	b.n	800637c <gmtime_r+0x108>
 80063b6:	2201      	movs	r2, #1
 80063b8:	e7fa      	b.n	80063b0 <gmtime_r+0x13c>
 80063ba:	bf00      	nop
 80063bc:	00015180 	.word	0x00015180
 80063c0:	00023ab1 	.word	0x00023ab1
 80063c4:	fffdc54f 	.word	0xfffdc54f
 80063c8:	00023ab0 	.word	0x00023ab0

080063cc <__retarget_lock_init_recursive>:
 80063cc:	4770      	bx	lr

080063ce <__retarget_lock_acquire>:
 80063ce:	4770      	bx	lr

080063d0 <__retarget_lock_acquire_recursive>:
 80063d0:	4770      	bx	lr

080063d2 <__retarget_lock_release>:
 80063d2:	4770      	bx	lr

080063d4 <__retarget_lock_release_recursive>:
 80063d4:	4770      	bx	lr
	...

080063d8 <_lseek_r>:
 80063d8:	b538      	push	{r3, r4, r5, lr}
 80063da:	4d07      	ldr	r5, [pc, #28]	; (80063f8 <_lseek_r+0x20>)
 80063dc:	4604      	mov	r4, r0
 80063de:	4608      	mov	r0, r1
 80063e0:	4611      	mov	r1, r2
 80063e2:	2200      	movs	r2, #0
 80063e4:	602a      	str	r2, [r5, #0]
 80063e6:	461a      	mov	r2, r3
 80063e8:	f7fb ff74 	bl	80022d4 <_lseek>
 80063ec:	1c43      	adds	r3, r0, #1
 80063ee:	d102      	bne.n	80063f6 <_lseek_r+0x1e>
 80063f0:	682b      	ldr	r3, [r5, #0]
 80063f2:	b103      	cbz	r3, 80063f6 <_lseek_r+0x1e>
 80063f4:	6023      	str	r3, [r4, #0]
 80063f6:	bd38      	pop	{r3, r4, r5, pc}
 80063f8:	2000179c 	.word	0x2000179c

080063fc <__malloc_lock>:
 80063fc:	4801      	ldr	r0, [pc, #4]	; (8006404 <__malloc_lock+0x8>)
 80063fe:	f7ff bfe7 	b.w	80063d0 <__retarget_lock_acquire_recursive>
 8006402:	bf00      	nop
 8006404:	20001795 	.word	0x20001795

08006408 <__malloc_unlock>:
 8006408:	4801      	ldr	r0, [pc, #4]	; (8006410 <__malloc_unlock+0x8>)
 800640a:	f7ff bfe3 	b.w	80063d4 <__retarget_lock_release_recursive>
 800640e:	bf00      	nop
 8006410:	20001795 	.word	0x20001795

08006414 <__ssputs_r>:
 8006414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006418:	688e      	ldr	r6, [r1, #8]
 800641a:	429e      	cmp	r6, r3
 800641c:	4682      	mov	sl, r0
 800641e:	460c      	mov	r4, r1
 8006420:	4690      	mov	r8, r2
 8006422:	461f      	mov	r7, r3
 8006424:	d838      	bhi.n	8006498 <__ssputs_r+0x84>
 8006426:	898a      	ldrh	r2, [r1, #12]
 8006428:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800642c:	d032      	beq.n	8006494 <__ssputs_r+0x80>
 800642e:	6825      	ldr	r5, [r4, #0]
 8006430:	6909      	ldr	r1, [r1, #16]
 8006432:	eba5 0901 	sub.w	r9, r5, r1
 8006436:	6965      	ldr	r5, [r4, #20]
 8006438:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800643c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006440:	3301      	adds	r3, #1
 8006442:	444b      	add	r3, r9
 8006444:	106d      	asrs	r5, r5, #1
 8006446:	429d      	cmp	r5, r3
 8006448:	bf38      	it	cc
 800644a:	461d      	movcc	r5, r3
 800644c:	0553      	lsls	r3, r2, #21
 800644e:	d531      	bpl.n	80064b4 <__ssputs_r+0xa0>
 8006450:	4629      	mov	r1, r5
 8006452:	f7ff fa81 	bl	8005958 <_malloc_r>
 8006456:	4606      	mov	r6, r0
 8006458:	b950      	cbnz	r0, 8006470 <__ssputs_r+0x5c>
 800645a:	230c      	movs	r3, #12
 800645c:	f8ca 3000 	str.w	r3, [sl]
 8006460:	89a3      	ldrh	r3, [r4, #12]
 8006462:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006466:	81a3      	strh	r3, [r4, #12]
 8006468:	f04f 30ff 	mov.w	r0, #4294967295
 800646c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006470:	6921      	ldr	r1, [r4, #16]
 8006472:	464a      	mov	r2, r9
 8006474:	f7ff f9ee 	bl	8005854 <memcpy>
 8006478:	89a3      	ldrh	r3, [r4, #12]
 800647a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800647e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006482:	81a3      	strh	r3, [r4, #12]
 8006484:	6126      	str	r6, [r4, #16]
 8006486:	6165      	str	r5, [r4, #20]
 8006488:	444e      	add	r6, r9
 800648a:	eba5 0509 	sub.w	r5, r5, r9
 800648e:	6026      	str	r6, [r4, #0]
 8006490:	60a5      	str	r5, [r4, #8]
 8006492:	463e      	mov	r6, r7
 8006494:	42be      	cmp	r6, r7
 8006496:	d900      	bls.n	800649a <__ssputs_r+0x86>
 8006498:	463e      	mov	r6, r7
 800649a:	6820      	ldr	r0, [r4, #0]
 800649c:	4632      	mov	r2, r6
 800649e:	4641      	mov	r1, r8
 80064a0:	f001 fb2c 	bl	8007afc <memmove>
 80064a4:	68a3      	ldr	r3, [r4, #8]
 80064a6:	1b9b      	subs	r3, r3, r6
 80064a8:	60a3      	str	r3, [r4, #8]
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	4433      	add	r3, r6
 80064ae:	6023      	str	r3, [r4, #0]
 80064b0:	2000      	movs	r0, #0
 80064b2:	e7db      	b.n	800646c <__ssputs_r+0x58>
 80064b4:	462a      	mov	r2, r5
 80064b6:	f001 fb3b 	bl	8007b30 <_realloc_r>
 80064ba:	4606      	mov	r6, r0
 80064bc:	2800      	cmp	r0, #0
 80064be:	d1e1      	bne.n	8006484 <__ssputs_r+0x70>
 80064c0:	6921      	ldr	r1, [r4, #16]
 80064c2:	4650      	mov	r0, sl
 80064c4:	f7ff f9dc 	bl	8005880 <_free_r>
 80064c8:	e7c7      	b.n	800645a <__ssputs_r+0x46>
	...

080064cc <_svfiprintf_r>:
 80064cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064d0:	4698      	mov	r8, r3
 80064d2:	898b      	ldrh	r3, [r1, #12]
 80064d4:	061b      	lsls	r3, r3, #24
 80064d6:	b09d      	sub	sp, #116	; 0x74
 80064d8:	4607      	mov	r7, r0
 80064da:	460d      	mov	r5, r1
 80064dc:	4614      	mov	r4, r2
 80064de:	d50e      	bpl.n	80064fe <_svfiprintf_r+0x32>
 80064e0:	690b      	ldr	r3, [r1, #16]
 80064e2:	b963      	cbnz	r3, 80064fe <_svfiprintf_r+0x32>
 80064e4:	2140      	movs	r1, #64	; 0x40
 80064e6:	f7ff fa37 	bl	8005958 <_malloc_r>
 80064ea:	6028      	str	r0, [r5, #0]
 80064ec:	6128      	str	r0, [r5, #16]
 80064ee:	b920      	cbnz	r0, 80064fa <_svfiprintf_r+0x2e>
 80064f0:	230c      	movs	r3, #12
 80064f2:	603b      	str	r3, [r7, #0]
 80064f4:	f04f 30ff 	mov.w	r0, #4294967295
 80064f8:	e0d1      	b.n	800669e <_svfiprintf_r+0x1d2>
 80064fa:	2340      	movs	r3, #64	; 0x40
 80064fc:	616b      	str	r3, [r5, #20]
 80064fe:	2300      	movs	r3, #0
 8006500:	9309      	str	r3, [sp, #36]	; 0x24
 8006502:	2320      	movs	r3, #32
 8006504:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006508:	f8cd 800c 	str.w	r8, [sp, #12]
 800650c:	2330      	movs	r3, #48	; 0x30
 800650e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80066b8 <_svfiprintf_r+0x1ec>
 8006512:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006516:	f04f 0901 	mov.w	r9, #1
 800651a:	4623      	mov	r3, r4
 800651c:	469a      	mov	sl, r3
 800651e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006522:	b10a      	cbz	r2, 8006528 <_svfiprintf_r+0x5c>
 8006524:	2a25      	cmp	r2, #37	; 0x25
 8006526:	d1f9      	bne.n	800651c <_svfiprintf_r+0x50>
 8006528:	ebba 0b04 	subs.w	fp, sl, r4
 800652c:	d00b      	beq.n	8006546 <_svfiprintf_r+0x7a>
 800652e:	465b      	mov	r3, fp
 8006530:	4622      	mov	r2, r4
 8006532:	4629      	mov	r1, r5
 8006534:	4638      	mov	r0, r7
 8006536:	f7ff ff6d 	bl	8006414 <__ssputs_r>
 800653a:	3001      	adds	r0, #1
 800653c:	f000 80aa 	beq.w	8006694 <_svfiprintf_r+0x1c8>
 8006540:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006542:	445a      	add	r2, fp
 8006544:	9209      	str	r2, [sp, #36]	; 0x24
 8006546:	f89a 3000 	ldrb.w	r3, [sl]
 800654a:	2b00      	cmp	r3, #0
 800654c:	f000 80a2 	beq.w	8006694 <_svfiprintf_r+0x1c8>
 8006550:	2300      	movs	r3, #0
 8006552:	f04f 32ff 	mov.w	r2, #4294967295
 8006556:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800655a:	f10a 0a01 	add.w	sl, sl, #1
 800655e:	9304      	str	r3, [sp, #16]
 8006560:	9307      	str	r3, [sp, #28]
 8006562:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006566:	931a      	str	r3, [sp, #104]	; 0x68
 8006568:	4654      	mov	r4, sl
 800656a:	2205      	movs	r2, #5
 800656c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006570:	4851      	ldr	r0, [pc, #324]	; (80066b8 <_svfiprintf_r+0x1ec>)
 8006572:	f7f9 fe4d 	bl	8000210 <memchr>
 8006576:	9a04      	ldr	r2, [sp, #16]
 8006578:	b9d8      	cbnz	r0, 80065b2 <_svfiprintf_r+0xe6>
 800657a:	06d0      	lsls	r0, r2, #27
 800657c:	bf44      	itt	mi
 800657e:	2320      	movmi	r3, #32
 8006580:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006584:	0711      	lsls	r1, r2, #28
 8006586:	bf44      	itt	mi
 8006588:	232b      	movmi	r3, #43	; 0x2b
 800658a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800658e:	f89a 3000 	ldrb.w	r3, [sl]
 8006592:	2b2a      	cmp	r3, #42	; 0x2a
 8006594:	d015      	beq.n	80065c2 <_svfiprintf_r+0xf6>
 8006596:	9a07      	ldr	r2, [sp, #28]
 8006598:	4654      	mov	r4, sl
 800659a:	2000      	movs	r0, #0
 800659c:	f04f 0c0a 	mov.w	ip, #10
 80065a0:	4621      	mov	r1, r4
 80065a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065a6:	3b30      	subs	r3, #48	; 0x30
 80065a8:	2b09      	cmp	r3, #9
 80065aa:	d94e      	bls.n	800664a <_svfiprintf_r+0x17e>
 80065ac:	b1b0      	cbz	r0, 80065dc <_svfiprintf_r+0x110>
 80065ae:	9207      	str	r2, [sp, #28]
 80065b0:	e014      	b.n	80065dc <_svfiprintf_r+0x110>
 80065b2:	eba0 0308 	sub.w	r3, r0, r8
 80065b6:	fa09 f303 	lsl.w	r3, r9, r3
 80065ba:	4313      	orrs	r3, r2
 80065bc:	9304      	str	r3, [sp, #16]
 80065be:	46a2      	mov	sl, r4
 80065c0:	e7d2      	b.n	8006568 <_svfiprintf_r+0x9c>
 80065c2:	9b03      	ldr	r3, [sp, #12]
 80065c4:	1d19      	adds	r1, r3, #4
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	9103      	str	r1, [sp, #12]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	bfbb      	ittet	lt
 80065ce:	425b      	neglt	r3, r3
 80065d0:	f042 0202 	orrlt.w	r2, r2, #2
 80065d4:	9307      	strge	r3, [sp, #28]
 80065d6:	9307      	strlt	r3, [sp, #28]
 80065d8:	bfb8      	it	lt
 80065da:	9204      	strlt	r2, [sp, #16]
 80065dc:	7823      	ldrb	r3, [r4, #0]
 80065de:	2b2e      	cmp	r3, #46	; 0x2e
 80065e0:	d10c      	bne.n	80065fc <_svfiprintf_r+0x130>
 80065e2:	7863      	ldrb	r3, [r4, #1]
 80065e4:	2b2a      	cmp	r3, #42	; 0x2a
 80065e6:	d135      	bne.n	8006654 <_svfiprintf_r+0x188>
 80065e8:	9b03      	ldr	r3, [sp, #12]
 80065ea:	1d1a      	adds	r2, r3, #4
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	9203      	str	r2, [sp, #12]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	bfb8      	it	lt
 80065f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80065f8:	3402      	adds	r4, #2
 80065fa:	9305      	str	r3, [sp, #20]
 80065fc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80066c8 <_svfiprintf_r+0x1fc>
 8006600:	7821      	ldrb	r1, [r4, #0]
 8006602:	2203      	movs	r2, #3
 8006604:	4650      	mov	r0, sl
 8006606:	f7f9 fe03 	bl	8000210 <memchr>
 800660a:	b140      	cbz	r0, 800661e <_svfiprintf_r+0x152>
 800660c:	2340      	movs	r3, #64	; 0x40
 800660e:	eba0 000a 	sub.w	r0, r0, sl
 8006612:	fa03 f000 	lsl.w	r0, r3, r0
 8006616:	9b04      	ldr	r3, [sp, #16]
 8006618:	4303      	orrs	r3, r0
 800661a:	3401      	adds	r4, #1
 800661c:	9304      	str	r3, [sp, #16]
 800661e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006622:	4826      	ldr	r0, [pc, #152]	; (80066bc <_svfiprintf_r+0x1f0>)
 8006624:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006628:	2206      	movs	r2, #6
 800662a:	f7f9 fdf1 	bl	8000210 <memchr>
 800662e:	2800      	cmp	r0, #0
 8006630:	d038      	beq.n	80066a4 <_svfiprintf_r+0x1d8>
 8006632:	4b23      	ldr	r3, [pc, #140]	; (80066c0 <_svfiprintf_r+0x1f4>)
 8006634:	bb1b      	cbnz	r3, 800667e <_svfiprintf_r+0x1b2>
 8006636:	9b03      	ldr	r3, [sp, #12]
 8006638:	3307      	adds	r3, #7
 800663a:	f023 0307 	bic.w	r3, r3, #7
 800663e:	3308      	adds	r3, #8
 8006640:	9303      	str	r3, [sp, #12]
 8006642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006644:	4433      	add	r3, r6
 8006646:	9309      	str	r3, [sp, #36]	; 0x24
 8006648:	e767      	b.n	800651a <_svfiprintf_r+0x4e>
 800664a:	fb0c 3202 	mla	r2, ip, r2, r3
 800664e:	460c      	mov	r4, r1
 8006650:	2001      	movs	r0, #1
 8006652:	e7a5      	b.n	80065a0 <_svfiprintf_r+0xd4>
 8006654:	2300      	movs	r3, #0
 8006656:	3401      	adds	r4, #1
 8006658:	9305      	str	r3, [sp, #20]
 800665a:	4619      	mov	r1, r3
 800665c:	f04f 0c0a 	mov.w	ip, #10
 8006660:	4620      	mov	r0, r4
 8006662:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006666:	3a30      	subs	r2, #48	; 0x30
 8006668:	2a09      	cmp	r2, #9
 800666a:	d903      	bls.n	8006674 <_svfiprintf_r+0x1a8>
 800666c:	2b00      	cmp	r3, #0
 800666e:	d0c5      	beq.n	80065fc <_svfiprintf_r+0x130>
 8006670:	9105      	str	r1, [sp, #20]
 8006672:	e7c3      	b.n	80065fc <_svfiprintf_r+0x130>
 8006674:	fb0c 2101 	mla	r1, ip, r1, r2
 8006678:	4604      	mov	r4, r0
 800667a:	2301      	movs	r3, #1
 800667c:	e7f0      	b.n	8006660 <_svfiprintf_r+0x194>
 800667e:	ab03      	add	r3, sp, #12
 8006680:	9300      	str	r3, [sp, #0]
 8006682:	462a      	mov	r2, r5
 8006684:	4b0f      	ldr	r3, [pc, #60]	; (80066c4 <_svfiprintf_r+0x1f8>)
 8006686:	a904      	add	r1, sp, #16
 8006688:	4638      	mov	r0, r7
 800668a:	f3af 8000 	nop.w
 800668e:	1c42      	adds	r2, r0, #1
 8006690:	4606      	mov	r6, r0
 8006692:	d1d6      	bne.n	8006642 <_svfiprintf_r+0x176>
 8006694:	89ab      	ldrh	r3, [r5, #12]
 8006696:	065b      	lsls	r3, r3, #25
 8006698:	f53f af2c 	bmi.w	80064f4 <_svfiprintf_r+0x28>
 800669c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800669e:	b01d      	add	sp, #116	; 0x74
 80066a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066a4:	ab03      	add	r3, sp, #12
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	462a      	mov	r2, r5
 80066aa:	4b06      	ldr	r3, [pc, #24]	; (80066c4 <_svfiprintf_r+0x1f8>)
 80066ac:	a904      	add	r1, sp, #16
 80066ae:	4638      	mov	r0, r7
 80066b0:	f000 fba6 	bl	8006e00 <_printf_i>
 80066b4:	e7eb      	b.n	800668e <_svfiprintf_r+0x1c2>
 80066b6:	bf00      	nop
 80066b8:	08008b25 	.word	0x08008b25
 80066bc:	08008b2f 	.word	0x08008b2f
 80066c0:	00000000 	.word	0x00000000
 80066c4:	08006415 	.word	0x08006415
 80066c8:	08008b2b 	.word	0x08008b2b

080066cc <_sungetc_r>:
 80066cc:	b538      	push	{r3, r4, r5, lr}
 80066ce:	1c4b      	adds	r3, r1, #1
 80066d0:	4614      	mov	r4, r2
 80066d2:	d103      	bne.n	80066dc <_sungetc_r+0x10>
 80066d4:	f04f 35ff 	mov.w	r5, #4294967295
 80066d8:	4628      	mov	r0, r5
 80066da:	bd38      	pop	{r3, r4, r5, pc}
 80066dc:	8993      	ldrh	r3, [r2, #12]
 80066de:	f023 0320 	bic.w	r3, r3, #32
 80066e2:	8193      	strh	r3, [r2, #12]
 80066e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066e6:	6852      	ldr	r2, [r2, #4]
 80066e8:	b2cd      	uxtb	r5, r1
 80066ea:	b18b      	cbz	r3, 8006710 <_sungetc_r+0x44>
 80066ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80066ee:	4293      	cmp	r3, r2
 80066f0:	dd08      	ble.n	8006704 <_sungetc_r+0x38>
 80066f2:	6823      	ldr	r3, [r4, #0]
 80066f4:	1e5a      	subs	r2, r3, #1
 80066f6:	6022      	str	r2, [r4, #0]
 80066f8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80066fc:	6863      	ldr	r3, [r4, #4]
 80066fe:	3301      	adds	r3, #1
 8006700:	6063      	str	r3, [r4, #4]
 8006702:	e7e9      	b.n	80066d8 <_sungetc_r+0xc>
 8006704:	4621      	mov	r1, r4
 8006706:	f000 fecf 	bl	80074a8 <__submore>
 800670a:	2800      	cmp	r0, #0
 800670c:	d0f1      	beq.n	80066f2 <_sungetc_r+0x26>
 800670e:	e7e1      	b.n	80066d4 <_sungetc_r+0x8>
 8006710:	6921      	ldr	r1, [r4, #16]
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	b151      	cbz	r1, 800672c <_sungetc_r+0x60>
 8006716:	4299      	cmp	r1, r3
 8006718:	d208      	bcs.n	800672c <_sungetc_r+0x60>
 800671a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800671e:	42a9      	cmp	r1, r5
 8006720:	d104      	bne.n	800672c <_sungetc_r+0x60>
 8006722:	3b01      	subs	r3, #1
 8006724:	3201      	adds	r2, #1
 8006726:	6023      	str	r3, [r4, #0]
 8006728:	6062      	str	r2, [r4, #4]
 800672a:	e7d5      	b.n	80066d8 <_sungetc_r+0xc>
 800672c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8006730:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006734:	6363      	str	r3, [r4, #52]	; 0x34
 8006736:	2303      	movs	r3, #3
 8006738:	63a3      	str	r3, [r4, #56]	; 0x38
 800673a:	4623      	mov	r3, r4
 800673c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006740:	6023      	str	r3, [r4, #0]
 8006742:	2301      	movs	r3, #1
 8006744:	e7dc      	b.n	8006700 <_sungetc_r+0x34>

08006746 <__ssrefill_r>:
 8006746:	b510      	push	{r4, lr}
 8006748:	460c      	mov	r4, r1
 800674a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800674c:	b169      	cbz	r1, 800676a <__ssrefill_r+0x24>
 800674e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006752:	4299      	cmp	r1, r3
 8006754:	d001      	beq.n	800675a <__ssrefill_r+0x14>
 8006756:	f7ff f893 	bl	8005880 <_free_r>
 800675a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800675c:	6063      	str	r3, [r4, #4]
 800675e:	2000      	movs	r0, #0
 8006760:	6360      	str	r0, [r4, #52]	; 0x34
 8006762:	b113      	cbz	r3, 800676a <__ssrefill_r+0x24>
 8006764:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006766:	6023      	str	r3, [r4, #0]
 8006768:	bd10      	pop	{r4, pc}
 800676a:	6923      	ldr	r3, [r4, #16]
 800676c:	6023      	str	r3, [r4, #0]
 800676e:	2300      	movs	r3, #0
 8006770:	6063      	str	r3, [r4, #4]
 8006772:	89a3      	ldrh	r3, [r4, #12]
 8006774:	f043 0320 	orr.w	r3, r3, #32
 8006778:	81a3      	strh	r3, [r4, #12]
 800677a:	f04f 30ff 	mov.w	r0, #4294967295
 800677e:	e7f3      	b.n	8006768 <__ssrefill_r+0x22>

08006780 <__ssvfiscanf_r>:
 8006780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006784:	460c      	mov	r4, r1
 8006786:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800678a:	2100      	movs	r1, #0
 800678c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8006790:	49a6      	ldr	r1, [pc, #664]	; (8006a2c <__ssvfiscanf_r+0x2ac>)
 8006792:	91a0      	str	r1, [sp, #640]	; 0x280
 8006794:	f10d 0804 	add.w	r8, sp, #4
 8006798:	49a5      	ldr	r1, [pc, #660]	; (8006a30 <__ssvfiscanf_r+0x2b0>)
 800679a:	4fa6      	ldr	r7, [pc, #664]	; (8006a34 <__ssvfiscanf_r+0x2b4>)
 800679c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8006a38 <__ssvfiscanf_r+0x2b8>
 80067a0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80067a4:	4606      	mov	r6, r0
 80067a6:	91a1      	str	r1, [sp, #644]	; 0x284
 80067a8:	9300      	str	r3, [sp, #0]
 80067aa:	7813      	ldrb	r3, [r2, #0]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f000 815a 	beq.w	8006a66 <__ssvfiscanf_r+0x2e6>
 80067b2:	5dd9      	ldrb	r1, [r3, r7]
 80067b4:	f011 0108 	ands.w	r1, r1, #8
 80067b8:	f102 0501 	add.w	r5, r2, #1
 80067bc:	d019      	beq.n	80067f2 <__ssvfiscanf_r+0x72>
 80067be:	6863      	ldr	r3, [r4, #4]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	dd0f      	ble.n	80067e4 <__ssvfiscanf_r+0x64>
 80067c4:	6823      	ldr	r3, [r4, #0]
 80067c6:	781a      	ldrb	r2, [r3, #0]
 80067c8:	5cba      	ldrb	r2, [r7, r2]
 80067ca:	0712      	lsls	r2, r2, #28
 80067cc:	d401      	bmi.n	80067d2 <__ssvfiscanf_r+0x52>
 80067ce:	462a      	mov	r2, r5
 80067d0:	e7eb      	b.n	80067aa <__ssvfiscanf_r+0x2a>
 80067d2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80067d4:	3201      	adds	r2, #1
 80067d6:	9245      	str	r2, [sp, #276]	; 0x114
 80067d8:	6862      	ldr	r2, [r4, #4]
 80067da:	3301      	adds	r3, #1
 80067dc:	3a01      	subs	r2, #1
 80067de:	6062      	str	r2, [r4, #4]
 80067e0:	6023      	str	r3, [r4, #0]
 80067e2:	e7ec      	b.n	80067be <__ssvfiscanf_r+0x3e>
 80067e4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80067e6:	4621      	mov	r1, r4
 80067e8:	4630      	mov	r0, r6
 80067ea:	4798      	blx	r3
 80067ec:	2800      	cmp	r0, #0
 80067ee:	d0e9      	beq.n	80067c4 <__ssvfiscanf_r+0x44>
 80067f0:	e7ed      	b.n	80067ce <__ssvfiscanf_r+0x4e>
 80067f2:	2b25      	cmp	r3, #37	; 0x25
 80067f4:	d012      	beq.n	800681c <__ssvfiscanf_r+0x9c>
 80067f6:	469a      	mov	sl, r3
 80067f8:	6863      	ldr	r3, [r4, #4]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f340 8091 	ble.w	8006922 <__ssvfiscanf_r+0x1a2>
 8006800:	6822      	ldr	r2, [r4, #0]
 8006802:	7813      	ldrb	r3, [r2, #0]
 8006804:	4553      	cmp	r3, sl
 8006806:	f040 812e 	bne.w	8006a66 <__ssvfiscanf_r+0x2e6>
 800680a:	6863      	ldr	r3, [r4, #4]
 800680c:	3b01      	subs	r3, #1
 800680e:	6063      	str	r3, [r4, #4]
 8006810:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8006812:	3201      	adds	r2, #1
 8006814:	3301      	adds	r3, #1
 8006816:	6022      	str	r2, [r4, #0]
 8006818:	9345      	str	r3, [sp, #276]	; 0x114
 800681a:	e7d8      	b.n	80067ce <__ssvfiscanf_r+0x4e>
 800681c:	9141      	str	r1, [sp, #260]	; 0x104
 800681e:	9143      	str	r1, [sp, #268]	; 0x10c
 8006820:	7853      	ldrb	r3, [r2, #1]
 8006822:	2b2a      	cmp	r3, #42	; 0x2a
 8006824:	bf02      	ittt	eq
 8006826:	2310      	moveq	r3, #16
 8006828:	1c95      	addeq	r5, r2, #2
 800682a:	9341      	streq	r3, [sp, #260]	; 0x104
 800682c:	220a      	movs	r2, #10
 800682e:	46aa      	mov	sl, r5
 8006830:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8006834:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8006838:	2b09      	cmp	r3, #9
 800683a:	d91d      	bls.n	8006878 <__ssvfiscanf_r+0xf8>
 800683c:	487e      	ldr	r0, [pc, #504]	; (8006a38 <__ssvfiscanf_r+0x2b8>)
 800683e:	2203      	movs	r2, #3
 8006840:	f7f9 fce6 	bl	8000210 <memchr>
 8006844:	b140      	cbz	r0, 8006858 <__ssvfiscanf_r+0xd8>
 8006846:	2301      	movs	r3, #1
 8006848:	eba0 0009 	sub.w	r0, r0, r9
 800684c:	fa03 f000 	lsl.w	r0, r3, r0
 8006850:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006852:	4318      	orrs	r0, r3
 8006854:	9041      	str	r0, [sp, #260]	; 0x104
 8006856:	4655      	mov	r5, sl
 8006858:	f815 3b01 	ldrb.w	r3, [r5], #1
 800685c:	2b78      	cmp	r3, #120	; 0x78
 800685e:	d806      	bhi.n	800686e <__ssvfiscanf_r+0xee>
 8006860:	2b57      	cmp	r3, #87	; 0x57
 8006862:	d810      	bhi.n	8006886 <__ssvfiscanf_r+0x106>
 8006864:	2b25      	cmp	r3, #37	; 0x25
 8006866:	d0c6      	beq.n	80067f6 <__ssvfiscanf_r+0x76>
 8006868:	d856      	bhi.n	8006918 <__ssvfiscanf_r+0x198>
 800686a:	2b00      	cmp	r3, #0
 800686c:	d064      	beq.n	8006938 <__ssvfiscanf_r+0x1b8>
 800686e:	2303      	movs	r3, #3
 8006870:	9347      	str	r3, [sp, #284]	; 0x11c
 8006872:	230a      	movs	r3, #10
 8006874:	9342      	str	r3, [sp, #264]	; 0x108
 8006876:	e071      	b.n	800695c <__ssvfiscanf_r+0x1dc>
 8006878:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800687a:	fb02 1103 	mla	r1, r2, r3, r1
 800687e:	3930      	subs	r1, #48	; 0x30
 8006880:	9143      	str	r1, [sp, #268]	; 0x10c
 8006882:	4655      	mov	r5, sl
 8006884:	e7d3      	b.n	800682e <__ssvfiscanf_r+0xae>
 8006886:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800688a:	2a20      	cmp	r2, #32
 800688c:	d8ef      	bhi.n	800686e <__ssvfiscanf_r+0xee>
 800688e:	a101      	add	r1, pc, #4	; (adr r1, 8006894 <__ssvfiscanf_r+0x114>)
 8006890:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006894:	08006947 	.word	0x08006947
 8006898:	0800686f 	.word	0x0800686f
 800689c:	0800686f 	.word	0x0800686f
 80068a0:	080069a5 	.word	0x080069a5
 80068a4:	0800686f 	.word	0x0800686f
 80068a8:	0800686f 	.word	0x0800686f
 80068ac:	0800686f 	.word	0x0800686f
 80068b0:	0800686f 	.word	0x0800686f
 80068b4:	0800686f 	.word	0x0800686f
 80068b8:	0800686f 	.word	0x0800686f
 80068bc:	0800686f 	.word	0x0800686f
 80068c0:	080069bb 	.word	0x080069bb
 80068c4:	08006991 	.word	0x08006991
 80068c8:	0800691f 	.word	0x0800691f
 80068cc:	0800691f 	.word	0x0800691f
 80068d0:	0800691f 	.word	0x0800691f
 80068d4:	0800686f 	.word	0x0800686f
 80068d8:	08006995 	.word	0x08006995
 80068dc:	0800686f 	.word	0x0800686f
 80068e0:	0800686f 	.word	0x0800686f
 80068e4:	0800686f 	.word	0x0800686f
 80068e8:	0800686f 	.word	0x0800686f
 80068ec:	080069cb 	.word	0x080069cb
 80068f0:	0800699d 	.word	0x0800699d
 80068f4:	0800693f 	.word	0x0800693f
 80068f8:	0800686f 	.word	0x0800686f
 80068fc:	0800686f 	.word	0x0800686f
 8006900:	080069c7 	.word	0x080069c7
 8006904:	0800686f 	.word	0x0800686f
 8006908:	08006991 	.word	0x08006991
 800690c:	0800686f 	.word	0x0800686f
 8006910:	0800686f 	.word	0x0800686f
 8006914:	08006947 	.word	0x08006947
 8006918:	3b45      	subs	r3, #69	; 0x45
 800691a:	2b02      	cmp	r3, #2
 800691c:	d8a7      	bhi.n	800686e <__ssvfiscanf_r+0xee>
 800691e:	2305      	movs	r3, #5
 8006920:	e01b      	b.n	800695a <__ssvfiscanf_r+0x1da>
 8006922:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006924:	4621      	mov	r1, r4
 8006926:	4630      	mov	r0, r6
 8006928:	4798      	blx	r3
 800692a:	2800      	cmp	r0, #0
 800692c:	f43f af68 	beq.w	8006800 <__ssvfiscanf_r+0x80>
 8006930:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006932:	2800      	cmp	r0, #0
 8006934:	f040 808d 	bne.w	8006a52 <__ssvfiscanf_r+0x2d2>
 8006938:	f04f 30ff 	mov.w	r0, #4294967295
 800693c:	e08f      	b.n	8006a5e <__ssvfiscanf_r+0x2de>
 800693e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006940:	f042 0220 	orr.w	r2, r2, #32
 8006944:	9241      	str	r2, [sp, #260]	; 0x104
 8006946:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800694c:	9241      	str	r2, [sp, #260]	; 0x104
 800694e:	2210      	movs	r2, #16
 8006950:	2b6f      	cmp	r3, #111	; 0x6f
 8006952:	9242      	str	r2, [sp, #264]	; 0x108
 8006954:	bf34      	ite	cc
 8006956:	2303      	movcc	r3, #3
 8006958:	2304      	movcs	r3, #4
 800695a:	9347      	str	r3, [sp, #284]	; 0x11c
 800695c:	6863      	ldr	r3, [r4, #4]
 800695e:	2b00      	cmp	r3, #0
 8006960:	dd42      	ble.n	80069e8 <__ssvfiscanf_r+0x268>
 8006962:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006964:	0659      	lsls	r1, r3, #25
 8006966:	d404      	bmi.n	8006972 <__ssvfiscanf_r+0x1f2>
 8006968:	6823      	ldr	r3, [r4, #0]
 800696a:	781a      	ldrb	r2, [r3, #0]
 800696c:	5cba      	ldrb	r2, [r7, r2]
 800696e:	0712      	lsls	r2, r2, #28
 8006970:	d441      	bmi.n	80069f6 <__ssvfiscanf_r+0x276>
 8006972:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8006974:	2b02      	cmp	r3, #2
 8006976:	dc50      	bgt.n	8006a1a <__ssvfiscanf_r+0x29a>
 8006978:	466b      	mov	r3, sp
 800697a:	4622      	mov	r2, r4
 800697c:	a941      	add	r1, sp, #260	; 0x104
 800697e:	4630      	mov	r0, r6
 8006980:	f000 fb64 	bl	800704c <_scanf_chars>
 8006984:	2801      	cmp	r0, #1
 8006986:	d06e      	beq.n	8006a66 <__ssvfiscanf_r+0x2e6>
 8006988:	2802      	cmp	r0, #2
 800698a:	f47f af20 	bne.w	80067ce <__ssvfiscanf_r+0x4e>
 800698e:	e7cf      	b.n	8006930 <__ssvfiscanf_r+0x1b0>
 8006990:	220a      	movs	r2, #10
 8006992:	e7dd      	b.n	8006950 <__ssvfiscanf_r+0x1d0>
 8006994:	2300      	movs	r3, #0
 8006996:	9342      	str	r3, [sp, #264]	; 0x108
 8006998:	2303      	movs	r3, #3
 800699a:	e7de      	b.n	800695a <__ssvfiscanf_r+0x1da>
 800699c:	2308      	movs	r3, #8
 800699e:	9342      	str	r3, [sp, #264]	; 0x108
 80069a0:	2304      	movs	r3, #4
 80069a2:	e7da      	b.n	800695a <__ssvfiscanf_r+0x1da>
 80069a4:	4629      	mov	r1, r5
 80069a6:	4640      	mov	r0, r8
 80069a8:	f000 fcb4 	bl	8007314 <__sccl>
 80069ac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80069ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069b2:	9341      	str	r3, [sp, #260]	; 0x104
 80069b4:	4605      	mov	r5, r0
 80069b6:	2301      	movs	r3, #1
 80069b8:	e7cf      	b.n	800695a <__ssvfiscanf_r+0x1da>
 80069ba:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80069bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069c0:	9341      	str	r3, [sp, #260]	; 0x104
 80069c2:	2300      	movs	r3, #0
 80069c4:	e7c9      	b.n	800695a <__ssvfiscanf_r+0x1da>
 80069c6:	2302      	movs	r3, #2
 80069c8:	e7c7      	b.n	800695a <__ssvfiscanf_r+0x1da>
 80069ca:	9841      	ldr	r0, [sp, #260]	; 0x104
 80069cc:	06c3      	lsls	r3, r0, #27
 80069ce:	f53f aefe 	bmi.w	80067ce <__ssvfiscanf_r+0x4e>
 80069d2:	9b00      	ldr	r3, [sp, #0]
 80069d4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80069d6:	1d19      	adds	r1, r3, #4
 80069d8:	9100      	str	r1, [sp, #0]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f010 0f01 	tst.w	r0, #1
 80069e0:	bf14      	ite	ne
 80069e2:	801a      	strhne	r2, [r3, #0]
 80069e4:	601a      	streq	r2, [r3, #0]
 80069e6:	e6f2      	b.n	80067ce <__ssvfiscanf_r+0x4e>
 80069e8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80069ea:	4621      	mov	r1, r4
 80069ec:	4630      	mov	r0, r6
 80069ee:	4798      	blx	r3
 80069f0:	2800      	cmp	r0, #0
 80069f2:	d0b6      	beq.n	8006962 <__ssvfiscanf_r+0x1e2>
 80069f4:	e79c      	b.n	8006930 <__ssvfiscanf_r+0x1b0>
 80069f6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80069f8:	3201      	adds	r2, #1
 80069fa:	9245      	str	r2, [sp, #276]	; 0x114
 80069fc:	6862      	ldr	r2, [r4, #4]
 80069fe:	3a01      	subs	r2, #1
 8006a00:	2a00      	cmp	r2, #0
 8006a02:	6062      	str	r2, [r4, #4]
 8006a04:	dd02      	ble.n	8006a0c <__ssvfiscanf_r+0x28c>
 8006a06:	3301      	adds	r3, #1
 8006a08:	6023      	str	r3, [r4, #0]
 8006a0a:	e7ad      	b.n	8006968 <__ssvfiscanf_r+0x1e8>
 8006a0c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006a0e:	4621      	mov	r1, r4
 8006a10:	4630      	mov	r0, r6
 8006a12:	4798      	blx	r3
 8006a14:	2800      	cmp	r0, #0
 8006a16:	d0a7      	beq.n	8006968 <__ssvfiscanf_r+0x1e8>
 8006a18:	e78a      	b.n	8006930 <__ssvfiscanf_r+0x1b0>
 8006a1a:	2b04      	cmp	r3, #4
 8006a1c:	dc0e      	bgt.n	8006a3c <__ssvfiscanf_r+0x2bc>
 8006a1e:	466b      	mov	r3, sp
 8006a20:	4622      	mov	r2, r4
 8006a22:	a941      	add	r1, sp, #260	; 0x104
 8006a24:	4630      	mov	r0, r6
 8006a26:	f000 fb6b 	bl	8007100 <_scanf_i>
 8006a2a:	e7ab      	b.n	8006984 <__ssvfiscanf_r+0x204>
 8006a2c:	080066cd 	.word	0x080066cd
 8006a30:	08006747 	.word	0x08006747
 8006a34:	08008a25 	.word	0x08008a25
 8006a38:	08008b2b 	.word	0x08008b2b
 8006a3c:	4b0b      	ldr	r3, [pc, #44]	; (8006a6c <__ssvfiscanf_r+0x2ec>)
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	f43f aec5 	beq.w	80067ce <__ssvfiscanf_r+0x4e>
 8006a44:	466b      	mov	r3, sp
 8006a46:	4622      	mov	r2, r4
 8006a48:	a941      	add	r1, sp, #260	; 0x104
 8006a4a:	4630      	mov	r0, r6
 8006a4c:	f3af 8000 	nop.w
 8006a50:	e798      	b.n	8006984 <__ssvfiscanf_r+0x204>
 8006a52:	89a3      	ldrh	r3, [r4, #12]
 8006a54:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006a58:	bf18      	it	ne
 8006a5a:	f04f 30ff 	movne.w	r0, #4294967295
 8006a5e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8006a62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a66:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006a68:	e7f9      	b.n	8006a5e <__ssvfiscanf_r+0x2de>
 8006a6a:	bf00      	nop
 8006a6c:	00000000 	.word	0x00000000

08006a70 <__sfputc_r>:
 8006a70:	6893      	ldr	r3, [r2, #8]
 8006a72:	3b01      	subs	r3, #1
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	b410      	push	{r4}
 8006a78:	6093      	str	r3, [r2, #8]
 8006a7a:	da08      	bge.n	8006a8e <__sfputc_r+0x1e>
 8006a7c:	6994      	ldr	r4, [r2, #24]
 8006a7e:	42a3      	cmp	r3, r4
 8006a80:	db01      	blt.n	8006a86 <__sfputc_r+0x16>
 8006a82:	290a      	cmp	r1, #10
 8006a84:	d103      	bne.n	8006a8e <__sfputc_r+0x1e>
 8006a86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a8a:	f000 bd47 	b.w	800751c <__swbuf_r>
 8006a8e:	6813      	ldr	r3, [r2, #0]
 8006a90:	1c58      	adds	r0, r3, #1
 8006a92:	6010      	str	r0, [r2, #0]
 8006a94:	7019      	strb	r1, [r3, #0]
 8006a96:	4608      	mov	r0, r1
 8006a98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a9c:	4770      	bx	lr

08006a9e <__sfputs_r>:
 8006a9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aa0:	4606      	mov	r6, r0
 8006aa2:	460f      	mov	r7, r1
 8006aa4:	4614      	mov	r4, r2
 8006aa6:	18d5      	adds	r5, r2, r3
 8006aa8:	42ac      	cmp	r4, r5
 8006aaa:	d101      	bne.n	8006ab0 <__sfputs_r+0x12>
 8006aac:	2000      	movs	r0, #0
 8006aae:	e007      	b.n	8006ac0 <__sfputs_r+0x22>
 8006ab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ab4:	463a      	mov	r2, r7
 8006ab6:	4630      	mov	r0, r6
 8006ab8:	f7ff ffda 	bl	8006a70 <__sfputc_r>
 8006abc:	1c43      	adds	r3, r0, #1
 8006abe:	d1f3      	bne.n	8006aa8 <__sfputs_r+0xa>
 8006ac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006ac4 <_vfiprintf_r>:
 8006ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ac8:	460d      	mov	r5, r1
 8006aca:	b09d      	sub	sp, #116	; 0x74
 8006acc:	4614      	mov	r4, r2
 8006ace:	4698      	mov	r8, r3
 8006ad0:	4606      	mov	r6, r0
 8006ad2:	b118      	cbz	r0, 8006adc <_vfiprintf_r+0x18>
 8006ad4:	6983      	ldr	r3, [r0, #24]
 8006ad6:	b90b      	cbnz	r3, 8006adc <_vfiprintf_r+0x18>
 8006ad8:	f000 ff0e 	bl	80078f8 <__sinit>
 8006adc:	4b89      	ldr	r3, [pc, #548]	; (8006d04 <_vfiprintf_r+0x240>)
 8006ade:	429d      	cmp	r5, r3
 8006ae0:	d11b      	bne.n	8006b1a <_vfiprintf_r+0x56>
 8006ae2:	6875      	ldr	r5, [r6, #4]
 8006ae4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ae6:	07d9      	lsls	r1, r3, #31
 8006ae8:	d405      	bmi.n	8006af6 <_vfiprintf_r+0x32>
 8006aea:	89ab      	ldrh	r3, [r5, #12]
 8006aec:	059a      	lsls	r2, r3, #22
 8006aee:	d402      	bmi.n	8006af6 <_vfiprintf_r+0x32>
 8006af0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006af2:	f7ff fc6d 	bl	80063d0 <__retarget_lock_acquire_recursive>
 8006af6:	89ab      	ldrh	r3, [r5, #12]
 8006af8:	071b      	lsls	r3, r3, #28
 8006afa:	d501      	bpl.n	8006b00 <_vfiprintf_r+0x3c>
 8006afc:	692b      	ldr	r3, [r5, #16]
 8006afe:	b9eb      	cbnz	r3, 8006b3c <_vfiprintf_r+0x78>
 8006b00:	4629      	mov	r1, r5
 8006b02:	4630      	mov	r0, r6
 8006b04:	f000 fd5c 	bl	80075c0 <__swsetup_r>
 8006b08:	b1c0      	cbz	r0, 8006b3c <_vfiprintf_r+0x78>
 8006b0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b0c:	07dc      	lsls	r4, r3, #31
 8006b0e:	d50e      	bpl.n	8006b2e <_vfiprintf_r+0x6a>
 8006b10:	f04f 30ff 	mov.w	r0, #4294967295
 8006b14:	b01d      	add	sp, #116	; 0x74
 8006b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b1a:	4b7b      	ldr	r3, [pc, #492]	; (8006d08 <_vfiprintf_r+0x244>)
 8006b1c:	429d      	cmp	r5, r3
 8006b1e:	d101      	bne.n	8006b24 <_vfiprintf_r+0x60>
 8006b20:	68b5      	ldr	r5, [r6, #8]
 8006b22:	e7df      	b.n	8006ae4 <_vfiprintf_r+0x20>
 8006b24:	4b79      	ldr	r3, [pc, #484]	; (8006d0c <_vfiprintf_r+0x248>)
 8006b26:	429d      	cmp	r5, r3
 8006b28:	bf08      	it	eq
 8006b2a:	68f5      	ldreq	r5, [r6, #12]
 8006b2c:	e7da      	b.n	8006ae4 <_vfiprintf_r+0x20>
 8006b2e:	89ab      	ldrh	r3, [r5, #12]
 8006b30:	0598      	lsls	r0, r3, #22
 8006b32:	d4ed      	bmi.n	8006b10 <_vfiprintf_r+0x4c>
 8006b34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b36:	f7ff fc4d 	bl	80063d4 <__retarget_lock_release_recursive>
 8006b3a:	e7e9      	b.n	8006b10 <_vfiprintf_r+0x4c>
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b40:	2320      	movs	r3, #32
 8006b42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b46:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b4a:	2330      	movs	r3, #48	; 0x30
 8006b4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006d10 <_vfiprintf_r+0x24c>
 8006b50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b54:	f04f 0901 	mov.w	r9, #1
 8006b58:	4623      	mov	r3, r4
 8006b5a:	469a      	mov	sl, r3
 8006b5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b60:	b10a      	cbz	r2, 8006b66 <_vfiprintf_r+0xa2>
 8006b62:	2a25      	cmp	r2, #37	; 0x25
 8006b64:	d1f9      	bne.n	8006b5a <_vfiprintf_r+0x96>
 8006b66:	ebba 0b04 	subs.w	fp, sl, r4
 8006b6a:	d00b      	beq.n	8006b84 <_vfiprintf_r+0xc0>
 8006b6c:	465b      	mov	r3, fp
 8006b6e:	4622      	mov	r2, r4
 8006b70:	4629      	mov	r1, r5
 8006b72:	4630      	mov	r0, r6
 8006b74:	f7ff ff93 	bl	8006a9e <__sfputs_r>
 8006b78:	3001      	adds	r0, #1
 8006b7a:	f000 80aa 	beq.w	8006cd2 <_vfiprintf_r+0x20e>
 8006b7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b80:	445a      	add	r2, fp
 8006b82:	9209      	str	r2, [sp, #36]	; 0x24
 8006b84:	f89a 3000 	ldrb.w	r3, [sl]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	f000 80a2 	beq.w	8006cd2 <_vfiprintf_r+0x20e>
 8006b8e:	2300      	movs	r3, #0
 8006b90:	f04f 32ff 	mov.w	r2, #4294967295
 8006b94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b98:	f10a 0a01 	add.w	sl, sl, #1
 8006b9c:	9304      	str	r3, [sp, #16]
 8006b9e:	9307      	str	r3, [sp, #28]
 8006ba0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ba4:	931a      	str	r3, [sp, #104]	; 0x68
 8006ba6:	4654      	mov	r4, sl
 8006ba8:	2205      	movs	r2, #5
 8006baa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bae:	4858      	ldr	r0, [pc, #352]	; (8006d10 <_vfiprintf_r+0x24c>)
 8006bb0:	f7f9 fb2e 	bl	8000210 <memchr>
 8006bb4:	9a04      	ldr	r2, [sp, #16]
 8006bb6:	b9d8      	cbnz	r0, 8006bf0 <_vfiprintf_r+0x12c>
 8006bb8:	06d1      	lsls	r1, r2, #27
 8006bba:	bf44      	itt	mi
 8006bbc:	2320      	movmi	r3, #32
 8006bbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006bc2:	0713      	lsls	r3, r2, #28
 8006bc4:	bf44      	itt	mi
 8006bc6:	232b      	movmi	r3, #43	; 0x2b
 8006bc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006bcc:	f89a 3000 	ldrb.w	r3, [sl]
 8006bd0:	2b2a      	cmp	r3, #42	; 0x2a
 8006bd2:	d015      	beq.n	8006c00 <_vfiprintf_r+0x13c>
 8006bd4:	9a07      	ldr	r2, [sp, #28]
 8006bd6:	4654      	mov	r4, sl
 8006bd8:	2000      	movs	r0, #0
 8006bda:	f04f 0c0a 	mov.w	ip, #10
 8006bde:	4621      	mov	r1, r4
 8006be0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006be4:	3b30      	subs	r3, #48	; 0x30
 8006be6:	2b09      	cmp	r3, #9
 8006be8:	d94e      	bls.n	8006c88 <_vfiprintf_r+0x1c4>
 8006bea:	b1b0      	cbz	r0, 8006c1a <_vfiprintf_r+0x156>
 8006bec:	9207      	str	r2, [sp, #28]
 8006bee:	e014      	b.n	8006c1a <_vfiprintf_r+0x156>
 8006bf0:	eba0 0308 	sub.w	r3, r0, r8
 8006bf4:	fa09 f303 	lsl.w	r3, r9, r3
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	9304      	str	r3, [sp, #16]
 8006bfc:	46a2      	mov	sl, r4
 8006bfe:	e7d2      	b.n	8006ba6 <_vfiprintf_r+0xe2>
 8006c00:	9b03      	ldr	r3, [sp, #12]
 8006c02:	1d19      	adds	r1, r3, #4
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	9103      	str	r1, [sp, #12]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	bfbb      	ittet	lt
 8006c0c:	425b      	neglt	r3, r3
 8006c0e:	f042 0202 	orrlt.w	r2, r2, #2
 8006c12:	9307      	strge	r3, [sp, #28]
 8006c14:	9307      	strlt	r3, [sp, #28]
 8006c16:	bfb8      	it	lt
 8006c18:	9204      	strlt	r2, [sp, #16]
 8006c1a:	7823      	ldrb	r3, [r4, #0]
 8006c1c:	2b2e      	cmp	r3, #46	; 0x2e
 8006c1e:	d10c      	bne.n	8006c3a <_vfiprintf_r+0x176>
 8006c20:	7863      	ldrb	r3, [r4, #1]
 8006c22:	2b2a      	cmp	r3, #42	; 0x2a
 8006c24:	d135      	bne.n	8006c92 <_vfiprintf_r+0x1ce>
 8006c26:	9b03      	ldr	r3, [sp, #12]
 8006c28:	1d1a      	adds	r2, r3, #4
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	9203      	str	r2, [sp, #12]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	bfb8      	it	lt
 8006c32:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c36:	3402      	adds	r4, #2
 8006c38:	9305      	str	r3, [sp, #20]
 8006c3a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006d20 <_vfiprintf_r+0x25c>
 8006c3e:	7821      	ldrb	r1, [r4, #0]
 8006c40:	2203      	movs	r2, #3
 8006c42:	4650      	mov	r0, sl
 8006c44:	f7f9 fae4 	bl	8000210 <memchr>
 8006c48:	b140      	cbz	r0, 8006c5c <_vfiprintf_r+0x198>
 8006c4a:	2340      	movs	r3, #64	; 0x40
 8006c4c:	eba0 000a 	sub.w	r0, r0, sl
 8006c50:	fa03 f000 	lsl.w	r0, r3, r0
 8006c54:	9b04      	ldr	r3, [sp, #16]
 8006c56:	4303      	orrs	r3, r0
 8006c58:	3401      	adds	r4, #1
 8006c5a:	9304      	str	r3, [sp, #16]
 8006c5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c60:	482c      	ldr	r0, [pc, #176]	; (8006d14 <_vfiprintf_r+0x250>)
 8006c62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c66:	2206      	movs	r2, #6
 8006c68:	f7f9 fad2 	bl	8000210 <memchr>
 8006c6c:	2800      	cmp	r0, #0
 8006c6e:	d03f      	beq.n	8006cf0 <_vfiprintf_r+0x22c>
 8006c70:	4b29      	ldr	r3, [pc, #164]	; (8006d18 <_vfiprintf_r+0x254>)
 8006c72:	bb1b      	cbnz	r3, 8006cbc <_vfiprintf_r+0x1f8>
 8006c74:	9b03      	ldr	r3, [sp, #12]
 8006c76:	3307      	adds	r3, #7
 8006c78:	f023 0307 	bic.w	r3, r3, #7
 8006c7c:	3308      	adds	r3, #8
 8006c7e:	9303      	str	r3, [sp, #12]
 8006c80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c82:	443b      	add	r3, r7
 8006c84:	9309      	str	r3, [sp, #36]	; 0x24
 8006c86:	e767      	b.n	8006b58 <_vfiprintf_r+0x94>
 8006c88:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c8c:	460c      	mov	r4, r1
 8006c8e:	2001      	movs	r0, #1
 8006c90:	e7a5      	b.n	8006bde <_vfiprintf_r+0x11a>
 8006c92:	2300      	movs	r3, #0
 8006c94:	3401      	adds	r4, #1
 8006c96:	9305      	str	r3, [sp, #20]
 8006c98:	4619      	mov	r1, r3
 8006c9a:	f04f 0c0a 	mov.w	ip, #10
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ca4:	3a30      	subs	r2, #48	; 0x30
 8006ca6:	2a09      	cmp	r2, #9
 8006ca8:	d903      	bls.n	8006cb2 <_vfiprintf_r+0x1ee>
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d0c5      	beq.n	8006c3a <_vfiprintf_r+0x176>
 8006cae:	9105      	str	r1, [sp, #20]
 8006cb0:	e7c3      	b.n	8006c3a <_vfiprintf_r+0x176>
 8006cb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cb6:	4604      	mov	r4, r0
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e7f0      	b.n	8006c9e <_vfiprintf_r+0x1da>
 8006cbc:	ab03      	add	r3, sp, #12
 8006cbe:	9300      	str	r3, [sp, #0]
 8006cc0:	462a      	mov	r2, r5
 8006cc2:	4b16      	ldr	r3, [pc, #88]	; (8006d1c <_vfiprintf_r+0x258>)
 8006cc4:	a904      	add	r1, sp, #16
 8006cc6:	4630      	mov	r0, r6
 8006cc8:	f3af 8000 	nop.w
 8006ccc:	4607      	mov	r7, r0
 8006cce:	1c78      	adds	r0, r7, #1
 8006cd0:	d1d6      	bne.n	8006c80 <_vfiprintf_r+0x1bc>
 8006cd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006cd4:	07d9      	lsls	r1, r3, #31
 8006cd6:	d405      	bmi.n	8006ce4 <_vfiprintf_r+0x220>
 8006cd8:	89ab      	ldrh	r3, [r5, #12]
 8006cda:	059a      	lsls	r2, r3, #22
 8006cdc:	d402      	bmi.n	8006ce4 <_vfiprintf_r+0x220>
 8006cde:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ce0:	f7ff fb78 	bl	80063d4 <__retarget_lock_release_recursive>
 8006ce4:	89ab      	ldrh	r3, [r5, #12]
 8006ce6:	065b      	lsls	r3, r3, #25
 8006ce8:	f53f af12 	bmi.w	8006b10 <_vfiprintf_r+0x4c>
 8006cec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006cee:	e711      	b.n	8006b14 <_vfiprintf_r+0x50>
 8006cf0:	ab03      	add	r3, sp, #12
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	462a      	mov	r2, r5
 8006cf6:	4b09      	ldr	r3, [pc, #36]	; (8006d1c <_vfiprintf_r+0x258>)
 8006cf8:	a904      	add	r1, sp, #16
 8006cfa:	4630      	mov	r0, r6
 8006cfc:	f000 f880 	bl	8006e00 <_printf_i>
 8006d00:	e7e4      	b.n	8006ccc <_vfiprintf_r+0x208>
 8006d02:	bf00      	nop
 8006d04:	08008b94 	.word	0x08008b94
 8006d08:	08008bb4 	.word	0x08008bb4
 8006d0c:	08008b74 	.word	0x08008b74
 8006d10:	08008b25 	.word	0x08008b25
 8006d14:	08008b2f 	.word	0x08008b2f
 8006d18:	00000000 	.word	0x00000000
 8006d1c:	08006a9f 	.word	0x08006a9f
 8006d20:	08008b2b 	.word	0x08008b2b

08006d24 <_printf_common>:
 8006d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d28:	4616      	mov	r6, r2
 8006d2a:	4699      	mov	r9, r3
 8006d2c:	688a      	ldr	r2, [r1, #8]
 8006d2e:	690b      	ldr	r3, [r1, #16]
 8006d30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d34:	4293      	cmp	r3, r2
 8006d36:	bfb8      	it	lt
 8006d38:	4613      	movlt	r3, r2
 8006d3a:	6033      	str	r3, [r6, #0]
 8006d3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d40:	4607      	mov	r7, r0
 8006d42:	460c      	mov	r4, r1
 8006d44:	b10a      	cbz	r2, 8006d4a <_printf_common+0x26>
 8006d46:	3301      	adds	r3, #1
 8006d48:	6033      	str	r3, [r6, #0]
 8006d4a:	6823      	ldr	r3, [r4, #0]
 8006d4c:	0699      	lsls	r1, r3, #26
 8006d4e:	bf42      	ittt	mi
 8006d50:	6833      	ldrmi	r3, [r6, #0]
 8006d52:	3302      	addmi	r3, #2
 8006d54:	6033      	strmi	r3, [r6, #0]
 8006d56:	6825      	ldr	r5, [r4, #0]
 8006d58:	f015 0506 	ands.w	r5, r5, #6
 8006d5c:	d106      	bne.n	8006d6c <_printf_common+0x48>
 8006d5e:	f104 0a19 	add.w	sl, r4, #25
 8006d62:	68e3      	ldr	r3, [r4, #12]
 8006d64:	6832      	ldr	r2, [r6, #0]
 8006d66:	1a9b      	subs	r3, r3, r2
 8006d68:	42ab      	cmp	r3, r5
 8006d6a:	dc26      	bgt.n	8006dba <_printf_common+0x96>
 8006d6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d70:	1e13      	subs	r3, r2, #0
 8006d72:	6822      	ldr	r2, [r4, #0]
 8006d74:	bf18      	it	ne
 8006d76:	2301      	movne	r3, #1
 8006d78:	0692      	lsls	r2, r2, #26
 8006d7a:	d42b      	bmi.n	8006dd4 <_printf_common+0xb0>
 8006d7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d80:	4649      	mov	r1, r9
 8006d82:	4638      	mov	r0, r7
 8006d84:	47c0      	blx	r8
 8006d86:	3001      	adds	r0, #1
 8006d88:	d01e      	beq.n	8006dc8 <_printf_common+0xa4>
 8006d8a:	6823      	ldr	r3, [r4, #0]
 8006d8c:	68e5      	ldr	r5, [r4, #12]
 8006d8e:	6832      	ldr	r2, [r6, #0]
 8006d90:	f003 0306 	and.w	r3, r3, #6
 8006d94:	2b04      	cmp	r3, #4
 8006d96:	bf08      	it	eq
 8006d98:	1aad      	subeq	r5, r5, r2
 8006d9a:	68a3      	ldr	r3, [r4, #8]
 8006d9c:	6922      	ldr	r2, [r4, #16]
 8006d9e:	bf0c      	ite	eq
 8006da0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006da4:	2500      	movne	r5, #0
 8006da6:	4293      	cmp	r3, r2
 8006da8:	bfc4      	itt	gt
 8006daa:	1a9b      	subgt	r3, r3, r2
 8006dac:	18ed      	addgt	r5, r5, r3
 8006dae:	2600      	movs	r6, #0
 8006db0:	341a      	adds	r4, #26
 8006db2:	42b5      	cmp	r5, r6
 8006db4:	d11a      	bne.n	8006dec <_printf_common+0xc8>
 8006db6:	2000      	movs	r0, #0
 8006db8:	e008      	b.n	8006dcc <_printf_common+0xa8>
 8006dba:	2301      	movs	r3, #1
 8006dbc:	4652      	mov	r2, sl
 8006dbe:	4649      	mov	r1, r9
 8006dc0:	4638      	mov	r0, r7
 8006dc2:	47c0      	blx	r8
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	d103      	bne.n	8006dd0 <_printf_common+0xac>
 8006dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd0:	3501      	adds	r5, #1
 8006dd2:	e7c6      	b.n	8006d62 <_printf_common+0x3e>
 8006dd4:	18e1      	adds	r1, r4, r3
 8006dd6:	1c5a      	adds	r2, r3, #1
 8006dd8:	2030      	movs	r0, #48	; 0x30
 8006dda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006dde:	4422      	add	r2, r4
 8006de0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006de4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006de8:	3302      	adds	r3, #2
 8006dea:	e7c7      	b.n	8006d7c <_printf_common+0x58>
 8006dec:	2301      	movs	r3, #1
 8006dee:	4622      	mov	r2, r4
 8006df0:	4649      	mov	r1, r9
 8006df2:	4638      	mov	r0, r7
 8006df4:	47c0      	blx	r8
 8006df6:	3001      	adds	r0, #1
 8006df8:	d0e6      	beq.n	8006dc8 <_printf_common+0xa4>
 8006dfa:	3601      	adds	r6, #1
 8006dfc:	e7d9      	b.n	8006db2 <_printf_common+0x8e>
	...

08006e00 <_printf_i>:
 8006e00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e04:	7e0f      	ldrb	r7, [r1, #24]
 8006e06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006e08:	2f78      	cmp	r7, #120	; 0x78
 8006e0a:	4691      	mov	r9, r2
 8006e0c:	4680      	mov	r8, r0
 8006e0e:	460c      	mov	r4, r1
 8006e10:	469a      	mov	sl, r3
 8006e12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006e16:	d807      	bhi.n	8006e28 <_printf_i+0x28>
 8006e18:	2f62      	cmp	r7, #98	; 0x62
 8006e1a:	d80a      	bhi.n	8006e32 <_printf_i+0x32>
 8006e1c:	2f00      	cmp	r7, #0
 8006e1e:	f000 80d8 	beq.w	8006fd2 <_printf_i+0x1d2>
 8006e22:	2f58      	cmp	r7, #88	; 0x58
 8006e24:	f000 80a3 	beq.w	8006f6e <_printf_i+0x16e>
 8006e28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e30:	e03a      	b.n	8006ea8 <_printf_i+0xa8>
 8006e32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e36:	2b15      	cmp	r3, #21
 8006e38:	d8f6      	bhi.n	8006e28 <_printf_i+0x28>
 8006e3a:	a101      	add	r1, pc, #4	; (adr r1, 8006e40 <_printf_i+0x40>)
 8006e3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e40:	08006e99 	.word	0x08006e99
 8006e44:	08006ead 	.word	0x08006ead
 8006e48:	08006e29 	.word	0x08006e29
 8006e4c:	08006e29 	.word	0x08006e29
 8006e50:	08006e29 	.word	0x08006e29
 8006e54:	08006e29 	.word	0x08006e29
 8006e58:	08006ead 	.word	0x08006ead
 8006e5c:	08006e29 	.word	0x08006e29
 8006e60:	08006e29 	.word	0x08006e29
 8006e64:	08006e29 	.word	0x08006e29
 8006e68:	08006e29 	.word	0x08006e29
 8006e6c:	08006fb9 	.word	0x08006fb9
 8006e70:	08006edd 	.word	0x08006edd
 8006e74:	08006f9b 	.word	0x08006f9b
 8006e78:	08006e29 	.word	0x08006e29
 8006e7c:	08006e29 	.word	0x08006e29
 8006e80:	08006fdb 	.word	0x08006fdb
 8006e84:	08006e29 	.word	0x08006e29
 8006e88:	08006edd 	.word	0x08006edd
 8006e8c:	08006e29 	.word	0x08006e29
 8006e90:	08006e29 	.word	0x08006e29
 8006e94:	08006fa3 	.word	0x08006fa3
 8006e98:	682b      	ldr	r3, [r5, #0]
 8006e9a:	1d1a      	adds	r2, r3, #4
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	602a      	str	r2, [r5, #0]
 8006ea0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ea4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e0a3      	b.n	8006ff4 <_printf_i+0x1f4>
 8006eac:	6820      	ldr	r0, [r4, #0]
 8006eae:	6829      	ldr	r1, [r5, #0]
 8006eb0:	0606      	lsls	r6, r0, #24
 8006eb2:	f101 0304 	add.w	r3, r1, #4
 8006eb6:	d50a      	bpl.n	8006ece <_printf_i+0xce>
 8006eb8:	680e      	ldr	r6, [r1, #0]
 8006eba:	602b      	str	r3, [r5, #0]
 8006ebc:	2e00      	cmp	r6, #0
 8006ebe:	da03      	bge.n	8006ec8 <_printf_i+0xc8>
 8006ec0:	232d      	movs	r3, #45	; 0x2d
 8006ec2:	4276      	negs	r6, r6
 8006ec4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ec8:	485e      	ldr	r0, [pc, #376]	; (8007044 <_printf_i+0x244>)
 8006eca:	230a      	movs	r3, #10
 8006ecc:	e019      	b.n	8006f02 <_printf_i+0x102>
 8006ece:	680e      	ldr	r6, [r1, #0]
 8006ed0:	602b      	str	r3, [r5, #0]
 8006ed2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006ed6:	bf18      	it	ne
 8006ed8:	b236      	sxthne	r6, r6
 8006eda:	e7ef      	b.n	8006ebc <_printf_i+0xbc>
 8006edc:	682b      	ldr	r3, [r5, #0]
 8006ede:	6820      	ldr	r0, [r4, #0]
 8006ee0:	1d19      	adds	r1, r3, #4
 8006ee2:	6029      	str	r1, [r5, #0]
 8006ee4:	0601      	lsls	r1, r0, #24
 8006ee6:	d501      	bpl.n	8006eec <_printf_i+0xec>
 8006ee8:	681e      	ldr	r6, [r3, #0]
 8006eea:	e002      	b.n	8006ef2 <_printf_i+0xf2>
 8006eec:	0646      	lsls	r6, r0, #25
 8006eee:	d5fb      	bpl.n	8006ee8 <_printf_i+0xe8>
 8006ef0:	881e      	ldrh	r6, [r3, #0]
 8006ef2:	4854      	ldr	r0, [pc, #336]	; (8007044 <_printf_i+0x244>)
 8006ef4:	2f6f      	cmp	r7, #111	; 0x6f
 8006ef6:	bf0c      	ite	eq
 8006ef8:	2308      	moveq	r3, #8
 8006efa:	230a      	movne	r3, #10
 8006efc:	2100      	movs	r1, #0
 8006efe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f02:	6865      	ldr	r5, [r4, #4]
 8006f04:	60a5      	str	r5, [r4, #8]
 8006f06:	2d00      	cmp	r5, #0
 8006f08:	bfa2      	ittt	ge
 8006f0a:	6821      	ldrge	r1, [r4, #0]
 8006f0c:	f021 0104 	bicge.w	r1, r1, #4
 8006f10:	6021      	strge	r1, [r4, #0]
 8006f12:	b90e      	cbnz	r6, 8006f18 <_printf_i+0x118>
 8006f14:	2d00      	cmp	r5, #0
 8006f16:	d04d      	beq.n	8006fb4 <_printf_i+0x1b4>
 8006f18:	4615      	mov	r5, r2
 8006f1a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006f1e:	fb03 6711 	mls	r7, r3, r1, r6
 8006f22:	5dc7      	ldrb	r7, [r0, r7]
 8006f24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006f28:	4637      	mov	r7, r6
 8006f2a:	42bb      	cmp	r3, r7
 8006f2c:	460e      	mov	r6, r1
 8006f2e:	d9f4      	bls.n	8006f1a <_printf_i+0x11a>
 8006f30:	2b08      	cmp	r3, #8
 8006f32:	d10b      	bne.n	8006f4c <_printf_i+0x14c>
 8006f34:	6823      	ldr	r3, [r4, #0]
 8006f36:	07de      	lsls	r6, r3, #31
 8006f38:	d508      	bpl.n	8006f4c <_printf_i+0x14c>
 8006f3a:	6923      	ldr	r3, [r4, #16]
 8006f3c:	6861      	ldr	r1, [r4, #4]
 8006f3e:	4299      	cmp	r1, r3
 8006f40:	bfde      	ittt	le
 8006f42:	2330      	movle	r3, #48	; 0x30
 8006f44:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f48:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006f4c:	1b52      	subs	r2, r2, r5
 8006f4e:	6122      	str	r2, [r4, #16]
 8006f50:	f8cd a000 	str.w	sl, [sp]
 8006f54:	464b      	mov	r3, r9
 8006f56:	aa03      	add	r2, sp, #12
 8006f58:	4621      	mov	r1, r4
 8006f5a:	4640      	mov	r0, r8
 8006f5c:	f7ff fee2 	bl	8006d24 <_printf_common>
 8006f60:	3001      	adds	r0, #1
 8006f62:	d14c      	bne.n	8006ffe <_printf_i+0x1fe>
 8006f64:	f04f 30ff 	mov.w	r0, #4294967295
 8006f68:	b004      	add	sp, #16
 8006f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f6e:	4835      	ldr	r0, [pc, #212]	; (8007044 <_printf_i+0x244>)
 8006f70:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006f74:	6829      	ldr	r1, [r5, #0]
 8006f76:	6823      	ldr	r3, [r4, #0]
 8006f78:	f851 6b04 	ldr.w	r6, [r1], #4
 8006f7c:	6029      	str	r1, [r5, #0]
 8006f7e:	061d      	lsls	r5, r3, #24
 8006f80:	d514      	bpl.n	8006fac <_printf_i+0x1ac>
 8006f82:	07df      	lsls	r7, r3, #31
 8006f84:	bf44      	itt	mi
 8006f86:	f043 0320 	orrmi.w	r3, r3, #32
 8006f8a:	6023      	strmi	r3, [r4, #0]
 8006f8c:	b91e      	cbnz	r6, 8006f96 <_printf_i+0x196>
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	f023 0320 	bic.w	r3, r3, #32
 8006f94:	6023      	str	r3, [r4, #0]
 8006f96:	2310      	movs	r3, #16
 8006f98:	e7b0      	b.n	8006efc <_printf_i+0xfc>
 8006f9a:	6823      	ldr	r3, [r4, #0]
 8006f9c:	f043 0320 	orr.w	r3, r3, #32
 8006fa0:	6023      	str	r3, [r4, #0]
 8006fa2:	2378      	movs	r3, #120	; 0x78
 8006fa4:	4828      	ldr	r0, [pc, #160]	; (8007048 <_printf_i+0x248>)
 8006fa6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006faa:	e7e3      	b.n	8006f74 <_printf_i+0x174>
 8006fac:	0659      	lsls	r1, r3, #25
 8006fae:	bf48      	it	mi
 8006fb0:	b2b6      	uxthmi	r6, r6
 8006fb2:	e7e6      	b.n	8006f82 <_printf_i+0x182>
 8006fb4:	4615      	mov	r5, r2
 8006fb6:	e7bb      	b.n	8006f30 <_printf_i+0x130>
 8006fb8:	682b      	ldr	r3, [r5, #0]
 8006fba:	6826      	ldr	r6, [r4, #0]
 8006fbc:	6961      	ldr	r1, [r4, #20]
 8006fbe:	1d18      	adds	r0, r3, #4
 8006fc0:	6028      	str	r0, [r5, #0]
 8006fc2:	0635      	lsls	r5, r6, #24
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	d501      	bpl.n	8006fcc <_printf_i+0x1cc>
 8006fc8:	6019      	str	r1, [r3, #0]
 8006fca:	e002      	b.n	8006fd2 <_printf_i+0x1d2>
 8006fcc:	0670      	lsls	r0, r6, #25
 8006fce:	d5fb      	bpl.n	8006fc8 <_printf_i+0x1c8>
 8006fd0:	8019      	strh	r1, [r3, #0]
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	6123      	str	r3, [r4, #16]
 8006fd6:	4615      	mov	r5, r2
 8006fd8:	e7ba      	b.n	8006f50 <_printf_i+0x150>
 8006fda:	682b      	ldr	r3, [r5, #0]
 8006fdc:	1d1a      	adds	r2, r3, #4
 8006fde:	602a      	str	r2, [r5, #0]
 8006fe0:	681d      	ldr	r5, [r3, #0]
 8006fe2:	6862      	ldr	r2, [r4, #4]
 8006fe4:	2100      	movs	r1, #0
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	f7f9 f912 	bl	8000210 <memchr>
 8006fec:	b108      	cbz	r0, 8006ff2 <_printf_i+0x1f2>
 8006fee:	1b40      	subs	r0, r0, r5
 8006ff0:	6060      	str	r0, [r4, #4]
 8006ff2:	6863      	ldr	r3, [r4, #4]
 8006ff4:	6123      	str	r3, [r4, #16]
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ffc:	e7a8      	b.n	8006f50 <_printf_i+0x150>
 8006ffe:	6923      	ldr	r3, [r4, #16]
 8007000:	462a      	mov	r2, r5
 8007002:	4649      	mov	r1, r9
 8007004:	4640      	mov	r0, r8
 8007006:	47d0      	blx	sl
 8007008:	3001      	adds	r0, #1
 800700a:	d0ab      	beq.n	8006f64 <_printf_i+0x164>
 800700c:	6823      	ldr	r3, [r4, #0]
 800700e:	079b      	lsls	r3, r3, #30
 8007010:	d413      	bmi.n	800703a <_printf_i+0x23a>
 8007012:	68e0      	ldr	r0, [r4, #12]
 8007014:	9b03      	ldr	r3, [sp, #12]
 8007016:	4298      	cmp	r0, r3
 8007018:	bfb8      	it	lt
 800701a:	4618      	movlt	r0, r3
 800701c:	e7a4      	b.n	8006f68 <_printf_i+0x168>
 800701e:	2301      	movs	r3, #1
 8007020:	4632      	mov	r2, r6
 8007022:	4649      	mov	r1, r9
 8007024:	4640      	mov	r0, r8
 8007026:	47d0      	blx	sl
 8007028:	3001      	adds	r0, #1
 800702a:	d09b      	beq.n	8006f64 <_printf_i+0x164>
 800702c:	3501      	adds	r5, #1
 800702e:	68e3      	ldr	r3, [r4, #12]
 8007030:	9903      	ldr	r1, [sp, #12]
 8007032:	1a5b      	subs	r3, r3, r1
 8007034:	42ab      	cmp	r3, r5
 8007036:	dcf2      	bgt.n	800701e <_printf_i+0x21e>
 8007038:	e7eb      	b.n	8007012 <_printf_i+0x212>
 800703a:	2500      	movs	r5, #0
 800703c:	f104 0619 	add.w	r6, r4, #25
 8007040:	e7f5      	b.n	800702e <_printf_i+0x22e>
 8007042:	bf00      	nop
 8007044:	08008b36 	.word	0x08008b36
 8007048:	08008b47 	.word	0x08008b47

0800704c <_scanf_chars>:
 800704c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007050:	4615      	mov	r5, r2
 8007052:	688a      	ldr	r2, [r1, #8]
 8007054:	4680      	mov	r8, r0
 8007056:	460c      	mov	r4, r1
 8007058:	b932      	cbnz	r2, 8007068 <_scanf_chars+0x1c>
 800705a:	698a      	ldr	r2, [r1, #24]
 800705c:	2a00      	cmp	r2, #0
 800705e:	bf0c      	ite	eq
 8007060:	2201      	moveq	r2, #1
 8007062:	f04f 32ff 	movne.w	r2, #4294967295
 8007066:	608a      	str	r2, [r1, #8]
 8007068:	6822      	ldr	r2, [r4, #0]
 800706a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80070fc <_scanf_chars+0xb0>
 800706e:	06d1      	lsls	r1, r2, #27
 8007070:	bf5f      	itttt	pl
 8007072:	681a      	ldrpl	r2, [r3, #0]
 8007074:	1d11      	addpl	r1, r2, #4
 8007076:	6019      	strpl	r1, [r3, #0]
 8007078:	6816      	ldrpl	r6, [r2, #0]
 800707a:	2700      	movs	r7, #0
 800707c:	69a0      	ldr	r0, [r4, #24]
 800707e:	b188      	cbz	r0, 80070a4 <_scanf_chars+0x58>
 8007080:	2801      	cmp	r0, #1
 8007082:	d107      	bne.n	8007094 <_scanf_chars+0x48>
 8007084:	682a      	ldr	r2, [r5, #0]
 8007086:	7811      	ldrb	r1, [r2, #0]
 8007088:	6962      	ldr	r2, [r4, #20]
 800708a:	5c52      	ldrb	r2, [r2, r1]
 800708c:	b952      	cbnz	r2, 80070a4 <_scanf_chars+0x58>
 800708e:	2f00      	cmp	r7, #0
 8007090:	d031      	beq.n	80070f6 <_scanf_chars+0xaa>
 8007092:	e022      	b.n	80070da <_scanf_chars+0x8e>
 8007094:	2802      	cmp	r0, #2
 8007096:	d120      	bne.n	80070da <_scanf_chars+0x8e>
 8007098:	682b      	ldr	r3, [r5, #0]
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	f813 3009 	ldrb.w	r3, [r3, r9]
 80070a0:	071b      	lsls	r3, r3, #28
 80070a2:	d41a      	bmi.n	80070da <_scanf_chars+0x8e>
 80070a4:	6823      	ldr	r3, [r4, #0]
 80070a6:	06da      	lsls	r2, r3, #27
 80070a8:	bf5e      	ittt	pl
 80070aa:	682b      	ldrpl	r3, [r5, #0]
 80070ac:	781b      	ldrbpl	r3, [r3, #0]
 80070ae:	f806 3b01 	strbpl.w	r3, [r6], #1
 80070b2:	682a      	ldr	r2, [r5, #0]
 80070b4:	686b      	ldr	r3, [r5, #4]
 80070b6:	3201      	adds	r2, #1
 80070b8:	602a      	str	r2, [r5, #0]
 80070ba:	68a2      	ldr	r2, [r4, #8]
 80070bc:	3b01      	subs	r3, #1
 80070be:	3a01      	subs	r2, #1
 80070c0:	606b      	str	r3, [r5, #4]
 80070c2:	3701      	adds	r7, #1
 80070c4:	60a2      	str	r2, [r4, #8]
 80070c6:	b142      	cbz	r2, 80070da <_scanf_chars+0x8e>
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	dcd7      	bgt.n	800707c <_scanf_chars+0x30>
 80070cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80070d0:	4629      	mov	r1, r5
 80070d2:	4640      	mov	r0, r8
 80070d4:	4798      	blx	r3
 80070d6:	2800      	cmp	r0, #0
 80070d8:	d0d0      	beq.n	800707c <_scanf_chars+0x30>
 80070da:	6823      	ldr	r3, [r4, #0]
 80070dc:	f013 0310 	ands.w	r3, r3, #16
 80070e0:	d105      	bne.n	80070ee <_scanf_chars+0xa2>
 80070e2:	68e2      	ldr	r2, [r4, #12]
 80070e4:	3201      	adds	r2, #1
 80070e6:	60e2      	str	r2, [r4, #12]
 80070e8:	69a2      	ldr	r2, [r4, #24]
 80070ea:	b102      	cbz	r2, 80070ee <_scanf_chars+0xa2>
 80070ec:	7033      	strb	r3, [r6, #0]
 80070ee:	6923      	ldr	r3, [r4, #16]
 80070f0:	443b      	add	r3, r7
 80070f2:	6123      	str	r3, [r4, #16]
 80070f4:	2000      	movs	r0, #0
 80070f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070fa:	bf00      	nop
 80070fc:	08008a25 	.word	0x08008a25

08007100 <_scanf_i>:
 8007100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007104:	4698      	mov	r8, r3
 8007106:	4b76      	ldr	r3, [pc, #472]	; (80072e0 <_scanf_i+0x1e0>)
 8007108:	460c      	mov	r4, r1
 800710a:	4682      	mov	sl, r0
 800710c:	4616      	mov	r6, r2
 800710e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007112:	b087      	sub	sp, #28
 8007114:	ab03      	add	r3, sp, #12
 8007116:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800711a:	4b72      	ldr	r3, [pc, #456]	; (80072e4 <_scanf_i+0x1e4>)
 800711c:	69a1      	ldr	r1, [r4, #24]
 800711e:	4a72      	ldr	r2, [pc, #456]	; (80072e8 <_scanf_i+0x1e8>)
 8007120:	2903      	cmp	r1, #3
 8007122:	bf18      	it	ne
 8007124:	461a      	movne	r2, r3
 8007126:	68a3      	ldr	r3, [r4, #8]
 8007128:	9201      	str	r2, [sp, #4]
 800712a:	1e5a      	subs	r2, r3, #1
 800712c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007130:	bf88      	it	hi
 8007132:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007136:	4627      	mov	r7, r4
 8007138:	bf82      	ittt	hi
 800713a:	eb03 0905 	addhi.w	r9, r3, r5
 800713e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007142:	60a3      	strhi	r3, [r4, #8]
 8007144:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007148:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800714c:	bf98      	it	ls
 800714e:	f04f 0900 	movls.w	r9, #0
 8007152:	6023      	str	r3, [r4, #0]
 8007154:	463d      	mov	r5, r7
 8007156:	f04f 0b00 	mov.w	fp, #0
 800715a:	6831      	ldr	r1, [r6, #0]
 800715c:	ab03      	add	r3, sp, #12
 800715e:	7809      	ldrb	r1, [r1, #0]
 8007160:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007164:	2202      	movs	r2, #2
 8007166:	f7f9 f853 	bl	8000210 <memchr>
 800716a:	b328      	cbz	r0, 80071b8 <_scanf_i+0xb8>
 800716c:	f1bb 0f01 	cmp.w	fp, #1
 8007170:	d159      	bne.n	8007226 <_scanf_i+0x126>
 8007172:	6862      	ldr	r2, [r4, #4]
 8007174:	b92a      	cbnz	r2, 8007182 <_scanf_i+0x82>
 8007176:	6822      	ldr	r2, [r4, #0]
 8007178:	2308      	movs	r3, #8
 800717a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800717e:	6063      	str	r3, [r4, #4]
 8007180:	6022      	str	r2, [r4, #0]
 8007182:	6822      	ldr	r2, [r4, #0]
 8007184:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8007188:	6022      	str	r2, [r4, #0]
 800718a:	68a2      	ldr	r2, [r4, #8]
 800718c:	1e51      	subs	r1, r2, #1
 800718e:	60a1      	str	r1, [r4, #8]
 8007190:	b192      	cbz	r2, 80071b8 <_scanf_i+0xb8>
 8007192:	6832      	ldr	r2, [r6, #0]
 8007194:	1c51      	adds	r1, r2, #1
 8007196:	6031      	str	r1, [r6, #0]
 8007198:	7812      	ldrb	r2, [r2, #0]
 800719a:	f805 2b01 	strb.w	r2, [r5], #1
 800719e:	6872      	ldr	r2, [r6, #4]
 80071a0:	3a01      	subs	r2, #1
 80071a2:	2a00      	cmp	r2, #0
 80071a4:	6072      	str	r2, [r6, #4]
 80071a6:	dc07      	bgt.n	80071b8 <_scanf_i+0xb8>
 80071a8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80071ac:	4631      	mov	r1, r6
 80071ae:	4650      	mov	r0, sl
 80071b0:	4790      	blx	r2
 80071b2:	2800      	cmp	r0, #0
 80071b4:	f040 8085 	bne.w	80072c2 <_scanf_i+0x1c2>
 80071b8:	f10b 0b01 	add.w	fp, fp, #1
 80071bc:	f1bb 0f03 	cmp.w	fp, #3
 80071c0:	d1cb      	bne.n	800715a <_scanf_i+0x5a>
 80071c2:	6863      	ldr	r3, [r4, #4]
 80071c4:	b90b      	cbnz	r3, 80071ca <_scanf_i+0xca>
 80071c6:	230a      	movs	r3, #10
 80071c8:	6063      	str	r3, [r4, #4]
 80071ca:	6863      	ldr	r3, [r4, #4]
 80071cc:	4947      	ldr	r1, [pc, #284]	; (80072ec <_scanf_i+0x1ec>)
 80071ce:	6960      	ldr	r0, [r4, #20]
 80071d0:	1ac9      	subs	r1, r1, r3
 80071d2:	f000 f89f 	bl	8007314 <__sccl>
 80071d6:	f04f 0b00 	mov.w	fp, #0
 80071da:	68a3      	ldr	r3, [r4, #8]
 80071dc:	6822      	ldr	r2, [r4, #0]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d03d      	beq.n	800725e <_scanf_i+0x15e>
 80071e2:	6831      	ldr	r1, [r6, #0]
 80071e4:	6960      	ldr	r0, [r4, #20]
 80071e6:	f891 c000 	ldrb.w	ip, [r1]
 80071ea:	f810 000c 	ldrb.w	r0, [r0, ip]
 80071ee:	2800      	cmp	r0, #0
 80071f0:	d035      	beq.n	800725e <_scanf_i+0x15e>
 80071f2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80071f6:	d124      	bne.n	8007242 <_scanf_i+0x142>
 80071f8:	0510      	lsls	r0, r2, #20
 80071fa:	d522      	bpl.n	8007242 <_scanf_i+0x142>
 80071fc:	f10b 0b01 	add.w	fp, fp, #1
 8007200:	f1b9 0f00 	cmp.w	r9, #0
 8007204:	d003      	beq.n	800720e <_scanf_i+0x10e>
 8007206:	3301      	adds	r3, #1
 8007208:	f109 39ff 	add.w	r9, r9, #4294967295
 800720c:	60a3      	str	r3, [r4, #8]
 800720e:	6873      	ldr	r3, [r6, #4]
 8007210:	3b01      	subs	r3, #1
 8007212:	2b00      	cmp	r3, #0
 8007214:	6073      	str	r3, [r6, #4]
 8007216:	dd1b      	ble.n	8007250 <_scanf_i+0x150>
 8007218:	6833      	ldr	r3, [r6, #0]
 800721a:	3301      	adds	r3, #1
 800721c:	6033      	str	r3, [r6, #0]
 800721e:	68a3      	ldr	r3, [r4, #8]
 8007220:	3b01      	subs	r3, #1
 8007222:	60a3      	str	r3, [r4, #8]
 8007224:	e7d9      	b.n	80071da <_scanf_i+0xda>
 8007226:	f1bb 0f02 	cmp.w	fp, #2
 800722a:	d1ae      	bne.n	800718a <_scanf_i+0x8a>
 800722c:	6822      	ldr	r2, [r4, #0]
 800722e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8007232:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007236:	d1bf      	bne.n	80071b8 <_scanf_i+0xb8>
 8007238:	2310      	movs	r3, #16
 800723a:	6063      	str	r3, [r4, #4]
 800723c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007240:	e7a2      	b.n	8007188 <_scanf_i+0x88>
 8007242:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8007246:	6022      	str	r2, [r4, #0]
 8007248:	780b      	ldrb	r3, [r1, #0]
 800724a:	f805 3b01 	strb.w	r3, [r5], #1
 800724e:	e7de      	b.n	800720e <_scanf_i+0x10e>
 8007250:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007254:	4631      	mov	r1, r6
 8007256:	4650      	mov	r0, sl
 8007258:	4798      	blx	r3
 800725a:	2800      	cmp	r0, #0
 800725c:	d0df      	beq.n	800721e <_scanf_i+0x11e>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	05db      	lsls	r3, r3, #23
 8007262:	d50d      	bpl.n	8007280 <_scanf_i+0x180>
 8007264:	42bd      	cmp	r5, r7
 8007266:	d909      	bls.n	800727c <_scanf_i+0x17c>
 8007268:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800726c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007270:	4632      	mov	r2, r6
 8007272:	4650      	mov	r0, sl
 8007274:	4798      	blx	r3
 8007276:	f105 39ff 	add.w	r9, r5, #4294967295
 800727a:	464d      	mov	r5, r9
 800727c:	42bd      	cmp	r5, r7
 800727e:	d02d      	beq.n	80072dc <_scanf_i+0x1dc>
 8007280:	6822      	ldr	r2, [r4, #0]
 8007282:	f012 0210 	ands.w	r2, r2, #16
 8007286:	d113      	bne.n	80072b0 <_scanf_i+0x1b0>
 8007288:	702a      	strb	r2, [r5, #0]
 800728a:	6863      	ldr	r3, [r4, #4]
 800728c:	9e01      	ldr	r6, [sp, #4]
 800728e:	4639      	mov	r1, r7
 8007290:	4650      	mov	r0, sl
 8007292:	47b0      	blx	r6
 8007294:	6821      	ldr	r1, [r4, #0]
 8007296:	f8d8 3000 	ldr.w	r3, [r8]
 800729a:	f011 0f20 	tst.w	r1, #32
 800729e:	d013      	beq.n	80072c8 <_scanf_i+0x1c8>
 80072a0:	1d1a      	adds	r2, r3, #4
 80072a2:	f8c8 2000 	str.w	r2, [r8]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6018      	str	r0, [r3, #0]
 80072aa:	68e3      	ldr	r3, [r4, #12]
 80072ac:	3301      	adds	r3, #1
 80072ae:	60e3      	str	r3, [r4, #12]
 80072b0:	1bed      	subs	r5, r5, r7
 80072b2:	44ab      	add	fp, r5
 80072b4:	6925      	ldr	r5, [r4, #16]
 80072b6:	445d      	add	r5, fp
 80072b8:	6125      	str	r5, [r4, #16]
 80072ba:	2000      	movs	r0, #0
 80072bc:	b007      	add	sp, #28
 80072be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c2:	f04f 0b00 	mov.w	fp, #0
 80072c6:	e7ca      	b.n	800725e <_scanf_i+0x15e>
 80072c8:	1d1a      	adds	r2, r3, #4
 80072ca:	f8c8 2000 	str.w	r2, [r8]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f011 0f01 	tst.w	r1, #1
 80072d4:	bf14      	ite	ne
 80072d6:	8018      	strhne	r0, [r3, #0]
 80072d8:	6018      	streq	r0, [r3, #0]
 80072da:	e7e6      	b.n	80072aa <_scanf_i+0x1aa>
 80072dc:	2001      	movs	r0, #1
 80072de:	e7ed      	b.n	80072bc <_scanf_i+0x1bc>
 80072e0:	080081b0 	.word	0x080081b0
 80072e4:	08007491 	.word	0x08007491
 80072e8:	08005cc5 	.word	0x08005cc5
 80072ec:	08008b71 	.word	0x08008b71

080072f0 <_read_r>:
 80072f0:	b538      	push	{r3, r4, r5, lr}
 80072f2:	4d07      	ldr	r5, [pc, #28]	; (8007310 <_read_r+0x20>)
 80072f4:	4604      	mov	r4, r0
 80072f6:	4608      	mov	r0, r1
 80072f8:	4611      	mov	r1, r2
 80072fa:	2200      	movs	r2, #0
 80072fc:	602a      	str	r2, [r5, #0]
 80072fe:	461a      	mov	r2, r3
 8007300:	f7fa ffa4 	bl	800224c <_read>
 8007304:	1c43      	adds	r3, r0, #1
 8007306:	d102      	bne.n	800730e <_read_r+0x1e>
 8007308:	682b      	ldr	r3, [r5, #0]
 800730a:	b103      	cbz	r3, 800730e <_read_r+0x1e>
 800730c:	6023      	str	r3, [r4, #0]
 800730e:	bd38      	pop	{r3, r4, r5, pc}
 8007310:	2000179c 	.word	0x2000179c

08007314 <__sccl>:
 8007314:	b570      	push	{r4, r5, r6, lr}
 8007316:	780b      	ldrb	r3, [r1, #0]
 8007318:	4604      	mov	r4, r0
 800731a:	2b5e      	cmp	r3, #94	; 0x5e
 800731c:	bf0b      	itete	eq
 800731e:	784b      	ldrbeq	r3, [r1, #1]
 8007320:	1c48      	addne	r0, r1, #1
 8007322:	1c88      	addeq	r0, r1, #2
 8007324:	2200      	movne	r2, #0
 8007326:	bf08      	it	eq
 8007328:	2201      	moveq	r2, #1
 800732a:	1e61      	subs	r1, r4, #1
 800732c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8007330:	f801 2f01 	strb.w	r2, [r1, #1]!
 8007334:	42a9      	cmp	r1, r5
 8007336:	d1fb      	bne.n	8007330 <__sccl+0x1c>
 8007338:	b90b      	cbnz	r3, 800733e <__sccl+0x2a>
 800733a:	3801      	subs	r0, #1
 800733c:	bd70      	pop	{r4, r5, r6, pc}
 800733e:	f082 0201 	eor.w	r2, r2, #1
 8007342:	54e2      	strb	r2, [r4, r3]
 8007344:	4605      	mov	r5, r0
 8007346:	4628      	mov	r0, r5
 8007348:	f810 1b01 	ldrb.w	r1, [r0], #1
 800734c:	292d      	cmp	r1, #45	; 0x2d
 800734e:	d006      	beq.n	800735e <__sccl+0x4a>
 8007350:	295d      	cmp	r1, #93	; 0x5d
 8007352:	d0f3      	beq.n	800733c <__sccl+0x28>
 8007354:	b909      	cbnz	r1, 800735a <__sccl+0x46>
 8007356:	4628      	mov	r0, r5
 8007358:	e7f0      	b.n	800733c <__sccl+0x28>
 800735a:	460b      	mov	r3, r1
 800735c:	e7f1      	b.n	8007342 <__sccl+0x2e>
 800735e:	786e      	ldrb	r6, [r5, #1]
 8007360:	2e5d      	cmp	r6, #93	; 0x5d
 8007362:	d0fa      	beq.n	800735a <__sccl+0x46>
 8007364:	42b3      	cmp	r3, r6
 8007366:	dcf8      	bgt.n	800735a <__sccl+0x46>
 8007368:	3502      	adds	r5, #2
 800736a:	4619      	mov	r1, r3
 800736c:	3101      	adds	r1, #1
 800736e:	428e      	cmp	r6, r1
 8007370:	5462      	strb	r2, [r4, r1]
 8007372:	dcfb      	bgt.n	800736c <__sccl+0x58>
 8007374:	1af1      	subs	r1, r6, r3
 8007376:	3901      	subs	r1, #1
 8007378:	1c58      	adds	r0, r3, #1
 800737a:	42b3      	cmp	r3, r6
 800737c:	bfa8      	it	ge
 800737e:	2100      	movge	r1, #0
 8007380:	1843      	adds	r3, r0, r1
 8007382:	e7e0      	b.n	8007346 <__sccl+0x32>

08007384 <strncmp>:
 8007384:	b510      	push	{r4, lr}
 8007386:	b17a      	cbz	r2, 80073a8 <strncmp+0x24>
 8007388:	4603      	mov	r3, r0
 800738a:	3901      	subs	r1, #1
 800738c:	1884      	adds	r4, r0, r2
 800738e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007392:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007396:	4290      	cmp	r0, r2
 8007398:	d101      	bne.n	800739e <strncmp+0x1a>
 800739a:	42a3      	cmp	r3, r4
 800739c:	d101      	bne.n	80073a2 <strncmp+0x1e>
 800739e:	1a80      	subs	r0, r0, r2
 80073a0:	bd10      	pop	{r4, pc}
 80073a2:	2800      	cmp	r0, #0
 80073a4:	d1f3      	bne.n	800738e <strncmp+0xa>
 80073a6:	e7fa      	b.n	800739e <strncmp+0x1a>
 80073a8:	4610      	mov	r0, r2
 80073aa:	e7f9      	b.n	80073a0 <strncmp+0x1c>

080073ac <_strtoul_l.constprop.0>:
 80073ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80073b0:	4f36      	ldr	r7, [pc, #216]	; (800748c <_strtoul_l.constprop.0+0xe0>)
 80073b2:	4686      	mov	lr, r0
 80073b4:	460d      	mov	r5, r1
 80073b6:	4628      	mov	r0, r5
 80073b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80073bc:	5de6      	ldrb	r6, [r4, r7]
 80073be:	f016 0608 	ands.w	r6, r6, #8
 80073c2:	d1f8      	bne.n	80073b6 <_strtoul_l.constprop.0+0xa>
 80073c4:	2c2d      	cmp	r4, #45	; 0x2d
 80073c6:	d12f      	bne.n	8007428 <_strtoul_l.constprop.0+0x7c>
 80073c8:	782c      	ldrb	r4, [r5, #0]
 80073ca:	2601      	movs	r6, #1
 80073cc:	1c85      	adds	r5, r0, #2
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d057      	beq.n	8007482 <_strtoul_l.constprop.0+0xd6>
 80073d2:	2b10      	cmp	r3, #16
 80073d4:	d109      	bne.n	80073ea <_strtoul_l.constprop.0+0x3e>
 80073d6:	2c30      	cmp	r4, #48	; 0x30
 80073d8:	d107      	bne.n	80073ea <_strtoul_l.constprop.0+0x3e>
 80073da:	7828      	ldrb	r0, [r5, #0]
 80073dc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80073e0:	2858      	cmp	r0, #88	; 0x58
 80073e2:	d149      	bne.n	8007478 <_strtoul_l.constprop.0+0xcc>
 80073e4:	786c      	ldrb	r4, [r5, #1]
 80073e6:	2310      	movs	r3, #16
 80073e8:	3502      	adds	r5, #2
 80073ea:	f04f 38ff 	mov.w	r8, #4294967295
 80073ee:	2700      	movs	r7, #0
 80073f0:	fbb8 f8f3 	udiv	r8, r8, r3
 80073f4:	fb03 f908 	mul.w	r9, r3, r8
 80073f8:	ea6f 0909 	mvn.w	r9, r9
 80073fc:	4638      	mov	r0, r7
 80073fe:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007402:	f1bc 0f09 	cmp.w	ip, #9
 8007406:	d814      	bhi.n	8007432 <_strtoul_l.constprop.0+0x86>
 8007408:	4664      	mov	r4, ip
 800740a:	42a3      	cmp	r3, r4
 800740c:	dd22      	ble.n	8007454 <_strtoul_l.constprop.0+0xa8>
 800740e:	2f00      	cmp	r7, #0
 8007410:	db1d      	blt.n	800744e <_strtoul_l.constprop.0+0xa2>
 8007412:	4580      	cmp	r8, r0
 8007414:	d31b      	bcc.n	800744e <_strtoul_l.constprop.0+0xa2>
 8007416:	d101      	bne.n	800741c <_strtoul_l.constprop.0+0x70>
 8007418:	45a1      	cmp	r9, r4
 800741a:	db18      	blt.n	800744e <_strtoul_l.constprop.0+0xa2>
 800741c:	fb00 4003 	mla	r0, r0, r3, r4
 8007420:	2701      	movs	r7, #1
 8007422:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007426:	e7ea      	b.n	80073fe <_strtoul_l.constprop.0+0x52>
 8007428:	2c2b      	cmp	r4, #43	; 0x2b
 800742a:	bf04      	itt	eq
 800742c:	782c      	ldrbeq	r4, [r5, #0]
 800742e:	1c85      	addeq	r5, r0, #2
 8007430:	e7cd      	b.n	80073ce <_strtoul_l.constprop.0+0x22>
 8007432:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007436:	f1bc 0f19 	cmp.w	ip, #25
 800743a:	d801      	bhi.n	8007440 <_strtoul_l.constprop.0+0x94>
 800743c:	3c37      	subs	r4, #55	; 0x37
 800743e:	e7e4      	b.n	800740a <_strtoul_l.constprop.0+0x5e>
 8007440:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007444:	f1bc 0f19 	cmp.w	ip, #25
 8007448:	d804      	bhi.n	8007454 <_strtoul_l.constprop.0+0xa8>
 800744a:	3c57      	subs	r4, #87	; 0x57
 800744c:	e7dd      	b.n	800740a <_strtoul_l.constprop.0+0x5e>
 800744e:	f04f 37ff 	mov.w	r7, #4294967295
 8007452:	e7e6      	b.n	8007422 <_strtoul_l.constprop.0+0x76>
 8007454:	2f00      	cmp	r7, #0
 8007456:	da07      	bge.n	8007468 <_strtoul_l.constprop.0+0xbc>
 8007458:	2322      	movs	r3, #34	; 0x22
 800745a:	f8ce 3000 	str.w	r3, [lr]
 800745e:	f04f 30ff 	mov.w	r0, #4294967295
 8007462:	b932      	cbnz	r2, 8007472 <_strtoul_l.constprop.0+0xc6>
 8007464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007468:	b106      	cbz	r6, 800746c <_strtoul_l.constprop.0+0xc0>
 800746a:	4240      	negs	r0, r0
 800746c:	2a00      	cmp	r2, #0
 800746e:	d0f9      	beq.n	8007464 <_strtoul_l.constprop.0+0xb8>
 8007470:	b107      	cbz	r7, 8007474 <_strtoul_l.constprop.0+0xc8>
 8007472:	1e69      	subs	r1, r5, #1
 8007474:	6011      	str	r1, [r2, #0]
 8007476:	e7f5      	b.n	8007464 <_strtoul_l.constprop.0+0xb8>
 8007478:	2430      	movs	r4, #48	; 0x30
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1b5      	bne.n	80073ea <_strtoul_l.constprop.0+0x3e>
 800747e:	2308      	movs	r3, #8
 8007480:	e7b3      	b.n	80073ea <_strtoul_l.constprop.0+0x3e>
 8007482:	2c30      	cmp	r4, #48	; 0x30
 8007484:	d0a9      	beq.n	80073da <_strtoul_l.constprop.0+0x2e>
 8007486:	230a      	movs	r3, #10
 8007488:	e7af      	b.n	80073ea <_strtoul_l.constprop.0+0x3e>
 800748a:	bf00      	nop
 800748c:	08008a25 	.word	0x08008a25

08007490 <_strtoul_r>:
 8007490:	f7ff bf8c 	b.w	80073ac <_strtoul_l.constprop.0>

08007494 <strtoul>:
 8007494:	4613      	mov	r3, r2
 8007496:	460a      	mov	r2, r1
 8007498:	4601      	mov	r1, r0
 800749a:	4802      	ldr	r0, [pc, #8]	; (80074a4 <strtoul+0x10>)
 800749c:	6800      	ldr	r0, [r0, #0]
 800749e:	f7ff bf85 	b.w	80073ac <_strtoul_l.constprop.0>
 80074a2:	bf00      	nop
 80074a4:	200000c0 	.word	0x200000c0

080074a8 <__submore>:
 80074a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ac:	460c      	mov	r4, r1
 80074ae:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80074b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074b4:	4299      	cmp	r1, r3
 80074b6:	d11d      	bne.n	80074f4 <__submore+0x4c>
 80074b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80074bc:	f7fe fa4c 	bl	8005958 <_malloc_r>
 80074c0:	b918      	cbnz	r0, 80074ca <__submore+0x22>
 80074c2:	f04f 30ff 	mov.w	r0, #4294967295
 80074c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074ce:	63a3      	str	r3, [r4, #56]	; 0x38
 80074d0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80074d4:	6360      	str	r0, [r4, #52]	; 0x34
 80074d6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80074da:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80074de:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80074e2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80074e6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80074ea:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80074ee:	6020      	str	r0, [r4, #0]
 80074f0:	2000      	movs	r0, #0
 80074f2:	e7e8      	b.n	80074c6 <__submore+0x1e>
 80074f4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80074f6:	0077      	lsls	r7, r6, #1
 80074f8:	463a      	mov	r2, r7
 80074fa:	f000 fb19 	bl	8007b30 <_realloc_r>
 80074fe:	4605      	mov	r5, r0
 8007500:	2800      	cmp	r0, #0
 8007502:	d0de      	beq.n	80074c2 <__submore+0x1a>
 8007504:	eb00 0806 	add.w	r8, r0, r6
 8007508:	4601      	mov	r1, r0
 800750a:	4632      	mov	r2, r6
 800750c:	4640      	mov	r0, r8
 800750e:	f7fe f9a1 	bl	8005854 <memcpy>
 8007512:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8007516:	f8c4 8000 	str.w	r8, [r4]
 800751a:	e7e9      	b.n	80074f0 <__submore+0x48>

0800751c <__swbuf_r>:
 800751c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751e:	460e      	mov	r6, r1
 8007520:	4614      	mov	r4, r2
 8007522:	4605      	mov	r5, r0
 8007524:	b118      	cbz	r0, 800752e <__swbuf_r+0x12>
 8007526:	6983      	ldr	r3, [r0, #24]
 8007528:	b90b      	cbnz	r3, 800752e <__swbuf_r+0x12>
 800752a:	f000 f9e5 	bl	80078f8 <__sinit>
 800752e:	4b21      	ldr	r3, [pc, #132]	; (80075b4 <__swbuf_r+0x98>)
 8007530:	429c      	cmp	r4, r3
 8007532:	d12b      	bne.n	800758c <__swbuf_r+0x70>
 8007534:	686c      	ldr	r4, [r5, #4]
 8007536:	69a3      	ldr	r3, [r4, #24]
 8007538:	60a3      	str	r3, [r4, #8]
 800753a:	89a3      	ldrh	r3, [r4, #12]
 800753c:	071a      	lsls	r2, r3, #28
 800753e:	d52f      	bpl.n	80075a0 <__swbuf_r+0x84>
 8007540:	6923      	ldr	r3, [r4, #16]
 8007542:	b36b      	cbz	r3, 80075a0 <__swbuf_r+0x84>
 8007544:	6923      	ldr	r3, [r4, #16]
 8007546:	6820      	ldr	r0, [r4, #0]
 8007548:	1ac0      	subs	r0, r0, r3
 800754a:	6963      	ldr	r3, [r4, #20]
 800754c:	b2f6      	uxtb	r6, r6
 800754e:	4283      	cmp	r3, r0
 8007550:	4637      	mov	r7, r6
 8007552:	dc04      	bgt.n	800755e <__swbuf_r+0x42>
 8007554:	4621      	mov	r1, r4
 8007556:	4628      	mov	r0, r5
 8007558:	f000 f93a 	bl	80077d0 <_fflush_r>
 800755c:	bb30      	cbnz	r0, 80075ac <__swbuf_r+0x90>
 800755e:	68a3      	ldr	r3, [r4, #8]
 8007560:	3b01      	subs	r3, #1
 8007562:	60a3      	str	r3, [r4, #8]
 8007564:	6823      	ldr	r3, [r4, #0]
 8007566:	1c5a      	adds	r2, r3, #1
 8007568:	6022      	str	r2, [r4, #0]
 800756a:	701e      	strb	r6, [r3, #0]
 800756c:	6963      	ldr	r3, [r4, #20]
 800756e:	3001      	adds	r0, #1
 8007570:	4283      	cmp	r3, r0
 8007572:	d004      	beq.n	800757e <__swbuf_r+0x62>
 8007574:	89a3      	ldrh	r3, [r4, #12]
 8007576:	07db      	lsls	r3, r3, #31
 8007578:	d506      	bpl.n	8007588 <__swbuf_r+0x6c>
 800757a:	2e0a      	cmp	r6, #10
 800757c:	d104      	bne.n	8007588 <__swbuf_r+0x6c>
 800757e:	4621      	mov	r1, r4
 8007580:	4628      	mov	r0, r5
 8007582:	f000 f925 	bl	80077d0 <_fflush_r>
 8007586:	b988      	cbnz	r0, 80075ac <__swbuf_r+0x90>
 8007588:	4638      	mov	r0, r7
 800758a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800758c:	4b0a      	ldr	r3, [pc, #40]	; (80075b8 <__swbuf_r+0x9c>)
 800758e:	429c      	cmp	r4, r3
 8007590:	d101      	bne.n	8007596 <__swbuf_r+0x7a>
 8007592:	68ac      	ldr	r4, [r5, #8]
 8007594:	e7cf      	b.n	8007536 <__swbuf_r+0x1a>
 8007596:	4b09      	ldr	r3, [pc, #36]	; (80075bc <__swbuf_r+0xa0>)
 8007598:	429c      	cmp	r4, r3
 800759a:	bf08      	it	eq
 800759c:	68ec      	ldreq	r4, [r5, #12]
 800759e:	e7ca      	b.n	8007536 <__swbuf_r+0x1a>
 80075a0:	4621      	mov	r1, r4
 80075a2:	4628      	mov	r0, r5
 80075a4:	f000 f80c 	bl	80075c0 <__swsetup_r>
 80075a8:	2800      	cmp	r0, #0
 80075aa:	d0cb      	beq.n	8007544 <__swbuf_r+0x28>
 80075ac:	f04f 37ff 	mov.w	r7, #4294967295
 80075b0:	e7ea      	b.n	8007588 <__swbuf_r+0x6c>
 80075b2:	bf00      	nop
 80075b4:	08008b94 	.word	0x08008b94
 80075b8:	08008bb4 	.word	0x08008bb4
 80075bc:	08008b74 	.word	0x08008b74

080075c0 <__swsetup_r>:
 80075c0:	4b32      	ldr	r3, [pc, #200]	; (800768c <__swsetup_r+0xcc>)
 80075c2:	b570      	push	{r4, r5, r6, lr}
 80075c4:	681d      	ldr	r5, [r3, #0]
 80075c6:	4606      	mov	r6, r0
 80075c8:	460c      	mov	r4, r1
 80075ca:	b125      	cbz	r5, 80075d6 <__swsetup_r+0x16>
 80075cc:	69ab      	ldr	r3, [r5, #24]
 80075ce:	b913      	cbnz	r3, 80075d6 <__swsetup_r+0x16>
 80075d0:	4628      	mov	r0, r5
 80075d2:	f000 f991 	bl	80078f8 <__sinit>
 80075d6:	4b2e      	ldr	r3, [pc, #184]	; (8007690 <__swsetup_r+0xd0>)
 80075d8:	429c      	cmp	r4, r3
 80075da:	d10f      	bne.n	80075fc <__swsetup_r+0x3c>
 80075dc:	686c      	ldr	r4, [r5, #4]
 80075de:	89a3      	ldrh	r3, [r4, #12]
 80075e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075e4:	0719      	lsls	r1, r3, #28
 80075e6:	d42c      	bmi.n	8007642 <__swsetup_r+0x82>
 80075e8:	06dd      	lsls	r5, r3, #27
 80075ea:	d411      	bmi.n	8007610 <__swsetup_r+0x50>
 80075ec:	2309      	movs	r3, #9
 80075ee:	6033      	str	r3, [r6, #0]
 80075f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80075f4:	81a3      	strh	r3, [r4, #12]
 80075f6:	f04f 30ff 	mov.w	r0, #4294967295
 80075fa:	e03e      	b.n	800767a <__swsetup_r+0xba>
 80075fc:	4b25      	ldr	r3, [pc, #148]	; (8007694 <__swsetup_r+0xd4>)
 80075fe:	429c      	cmp	r4, r3
 8007600:	d101      	bne.n	8007606 <__swsetup_r+0x46>
 8007602:	68ac      	ldr	r4, [r5, #8]
 8007604:	e7eb      	b.n	80075de <__swsetup_r+0x1e>
 8007606:	4b24      	ldr	r3, [pc, #144]	; (8007698 <__swsetup_r+0xd8>)
 8007608:	429c      	cmp	r4, r3
 800760a:	bf08      	it	eq
 800760c:	68ec      	ldreq	r4, [r5, #12]
 800760e:	e7e6      	b.n	80075de <__swsetup_r+0x1e>
 8007610:	0758      	lsls	r0, r3, #29
 8007612:	d512      	bpl.n	800763a <__swsetup_r+0x7a>
 8007614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007616:	b141      	cbz	r1, 800762a <__swsetup_r+0x6a>
 8007618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800761c:	4299      	cmp	r1, r3
 800761e:	d002      	beq.n	8007626 <__swsetup_r+0x66>
 8007620:	4630      	mov	r0, r6
 8007622:	f7fe f92d 	bl	8005880 <_free_r>
 8007626:	2300      	movs	r3, #0
 8007628:	6363      	str	r3, [r4, #52]	; 0x34
 800762a:	89a3      	ldrh	r3, [r4, #12]
 800762c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007630:	81a3      	strh	r3, [r4, #12]
 8007632:	2300      	movs	r3, #0
 8007634:	6063      	str	r3, [r4, #4]
 8007636:	6923      	ldr	r3, [r4, #16]
 8007638:	6023      	str	r3, [r4, #0]
 800763a:	89a3      	ldrh	r3, [r4, #12]
 800763c:	f043 0308 	orr.w	r3, r3, #8
 8007640:	81a3      	strh	r3, [r4, #12]
 8007642:	6923      	ldr	r3, [r4, #16]
 8007644:	b94b      	cbnz	r3, 800765a <__swsetup_r+0x9a>
 8007646:	89a3      	ldrh	r3, [r4, #12]
 8007648:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800764c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007650:	d003      	beq.n	800765a <__swsetup_r+0x9a>
 8007652:	4621      	mov	r1, r4
 8007654:	4630      	mov	r0, r6
 8007656:	f000 fa11 	bl	8007a7c <__smakebuf_r>
 800765a:	89a0      	ldrh	r0, [r4, #12]
 800765c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007660:	f010 0301 	ands.w	r3, r0, #1
 8007664:	d00a      	beq.n	800767c <__swsetup_r+0xbc>
 8007666:	2300      	movs	r3, #0
 8007668:	60a3      	str	r3, [r4, #8]
 800766a:	6963      	ldr	r3, [r4, #20]
 800766c:	425b      	negs	r3, r3
 800766e:	61a3      	str	r3, [r4, #24]
 8007670:	6923      	ldr	r3, [r4, #16]
 8007672:	b943      	cbnz	r3, 8007686 <__swsetup_r+0xc6>
 8007674:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007678:	d1ba      	bne.n	80075f0 <__swsetup_r+0x30>
 800767a:	bd70      	pop	{r4, r5, r6, pc}
 800767c:	0781      	lsls	r1, r0, #30
 800767e:	bf58      	it	pl
 8007680:	6963      	ldrpl	r3, [r4, #20]
 8007682:	60a3      	str	r3, [r4, #8]
 8007684:	e7f4      	b.n	8007670 <__swsetup_r+0xb0>
 8007686:	2000      	movs	r0, #0
 8007688:	e7f7      	b.n	800767a <__swsetup_r+0xba>
 800768a:	bf00      	nop
 800768c:	200000c0 	.word	0x200000c0
 8007690:	08008b94 	.word	0x08008b94
 8007694:	08008bb4 	.word	0x08008bb4
 8007698:	08008b74 	.word	0x08008b74

0800769c <abort>:
 800769c:	b508      	push	{r3, lr}
 800769e:	2006      	movs	r0, #6
 80076a0:	f000 fa9e 	bl	8007be0 <raise>
 80076a4:	2001      	movs	r0, #1
 80076a6:	f7fa fdc7 	bl	8002238 <_exit>
	...

080076ac <__env_lock>:
 80076ac:	4801      	ldr	r0, [pc, #4]	; (80076b4 <__env_lock+0x8>)
 80076ae:	f7fe be8f 	b.w	80063d0 <__retarget_lock_acquire_recursive>
 80076b2:	bf00      	nop
 80076b4:	20001794 	.word	0x20001794

080076b8 <__env_unlock>:
 80076b8:	4801      	ldr	r0, [pc, #4]	; (80076c0 <__env_unlock+0x8>)
 80076ba:	f7fe be8b 	b.w	80063d4 <__retarget_lock_release_recursive>
 80076be:	bf00      	nop
 80076c0:	20001794 	.word	0x20001794

080076c4 <__sflush_r>:
 80076c4:	898a      	ldrh	r2, [r1, #12]
 80076c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076ca:	4605      	mov	r5, r0
 80076cc:	0710      	lsls	r0, r2, #28
 80076ce:	460c      	mov	r4, r1
 80076d0:	d458      	bmi.n	8007784 <__sflush_r+0xc0>
 80076d2:	684b      	ldr	r3, [r1, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	dc05      	bgt.n	80076e4 <__sflush_r+0x20>
 80076d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80076da:	2b00      	cmp	r3, #0
 80076dc:	dc02      	bgt.n	80076e4 <__sflush_r+0x20>
 80076de:	2000      	movs	r0, #0
 80076e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076e6:	2e00      	cmp	r6, #0
 80076e8:	d0f9      	beq.n	80076de <__sflush_r+0x1a>
 80076ea:	2300      	movs	r3, #0
 80076ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80076f0:	682f      	ldr	r7, [r5, #0]
 80076f2:	602b      	str	r3, [r5, #0]
 80076f4:	d032      	beq.n	800775c <__sflush_r+0x98>
 80076f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80076f8:	89a3      	ldrh	r3, [r4, #12]
 80076fa:	075a      	lsls	r2, r3, #29
 80076fc:	d505      	bpl.n	800770a <__sflush_r+0x46>
 80076fe:	6863      	ldr	r3, [r4, #4]
 8007700:	1ac0      	subs	r0, r0, r3
 8007702:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007704:	b10b      	cbz	r3, 800770a <__sflush_r+0x46>
 8007706:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007708:	1ac0      	subs	r0, r0, r3
 800770a:	2300      	movs	r3, #0
 800770c:	4602      	mov	r2, r0
 800770e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007710:	6a21      	ldr	r1, [r4, #32]
 8007712:	4628      	mov	r0, r5
 8007714:	47b0      	blx	r6
 8007716:	1c43      	adds	r3, r0, #1
 8007718:	89a3      	ldrh	r3, [r4, #12]
 800771a:	d106      	bne.n	800772a <__sflush_r+0x66>
 800771c:	6829      	ldr	r1, [r5, #0]
 800771e:	291d      	cmp	r1, #29
 8007720:	d82c      	bhi.n	800777c <__sflush_r+0xb8>
 8007722:	4a2a      	ldr	r2, [pc, #168]	; (80077cc <__sflush_r+0x108>)
 8007724:	40ca      	lsrs	r2, r1
 8007726:	07d6      	lsls	r6, r2, #31
 8007728:	d528      	bpl.n	800777c <__sflush_r+0xb8>
 800772a:	2200      	movs	r2, #0
 800772c:	6062      	str	r2, [r4, #4]
 800772e:	04d9      	lsls	r1, r3, #19
 8007730:	6922      	ldr	r2, [r4, #16]
 8007732:	6022      	str	r2, [r4, #0]
 8007734:	d504      	bpl.n	8007740 <__sflush_r+0x7c>
 8007736:	1c42      	adds	r2, r0, #1
 8007738:	d101      	bne.n	800773e <__sflush_r+0x7a>
 800773a:	682b      	ldr	r3, [r5, #0]
 800773c:	b903      	cbnz	r3, 8007740 <__sflush_r+0x7c>
 800773e:	6560      	str	r0, [r4, #84]	; 0x54
 8007740:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007742:	602f      	str	r7, [r5, #0]
 8007744:	2900      	cmp	r1, #0
 8007746:	d0ca      	beq.n	80076de <__sflush_r+0x1a>
 8007748:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800774c:	4299      	cmp	r1, r3
 800774e:	d002      	beq.n	8007756 <__sflush_r+0x92>
 8007750:	4628      	mov	r0, r5
 8007752:	f7fe f895 	bl	8005880 <_free_r>
 8007756:	2000      	movs	r0, #0
 8007758:	6360      	str	r0, [r4, #52]	; 0x34
 800775a:	e7c1      	b.n	80076e0 <__sflush_r+0x1c>
 800775c:	6a21      	ldr	r1, [r4, #32]
 800775e:	2301      	movs	r3, #1
 8007760:	4628      	mov	r0, r5
 8007762:	47b0      	blx	r6
 8007764:	1c41      	adds	r1, r0, #1
 8007766:	d1c7      	bne.n	80076f8 <__sflush_r+0x34>
 8007768:	682b      	ldr	r3, [r5, #0]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d0c4      	beq.n	80076f8 <__sflush_r+0x34>
 800776e:	2b1d      	cmp	r3, #29
 8007770:	d001      	beq.n	8007776 <__sflush_r+0xb2>
 8007772:	2b16      	cmp	r3, #22
 8007774:	d101      	bne.n	800777a <__sflush_r+0xb6>
 8007776:	602f      	str	r7, [r5, #0]
 8007778:	e7b1      	b.n	80076de <__sflush_r+0x1a>
 800777a:	89a3      	ldrh	r3, [r4, #12]
 800777c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007780:	81a3      	strh	r3, [r4, #12]
 8007782:	e7ad      	b.n	80076e0 <__sflush_r+0x1c>
 8007784:	690f      	ldr	r7, [r1, #16]
 8007786:	2f00      	cmp	r7, #0
 8007788:	d0a9      	beq.n	80076de <__sflush_r+0x1a>
 800778a:	0793      	lsls	r3, r2, #30
 800778c:	680e      	ldr	r6, [r1, #0]
 800778e:	bf08      	it	eq
 8007790:	694b      	ldreq	r3, [r1, #20]
 8007792:	600f      	str	r7, [r1, #0]
 8007794:	bf18      	it	ne
 8007796:	2300      	movne	r3, #0
 8007798:	eba6 0807 	sub.w	r8, r6, r7
 800779c:	608b      	str	r3, [r1, #8]
 800779e:	f1b8 0f00 	cmp.w	r8, #0
 80077a2:	dd9c      	ble.n	80076de <__sflush_r+0x1a>
 80077a4:	6a21      	ldr	r1, [r4, #32]
 80077a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80077a8:	4643      	mov	r3, r8
 80077aa:	463a      	mov	r2, r7
 80077ac:	4628      	mov	r0, r5
 80077ae:	47b0      	blx	r6
 80077b0:	2800      	cmp	r0, #0
 80077b2:	dc06      	bgt.n	80077c2 <__sflush_r+0xfe>
 80077b4:	89a3      	ldrh	r3, [r4, #12]
 80077b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077ba:	81a3      	strh	r3, [r4, #12]
 80077bc:	f04f 30ff 	mov.w	r0, #4294967295
 80077c0:	e78e      	b.n	80076e0 <__sflush_r+0x1c>
 80077c2:	4407      	add	r7, r0
 80077c4:	eba8 0800 	sub.w	r8, r8, r0
 80077c8:	e7e9      	b.n	800779e <__sflush_r+0xda>
 80077ca:	bf00      	nop
 80077cc:	20400001 	.word	0x20400001

080077d0 <_fflush_r>:
 80077d0:	b538      	push	{r3, r4, r5, lr}
 80077d2:	690b      	ldr	r3, [r1, #16]
 80077d4:	4605      	mov	r5, r0
 80077d6:	460c      	mov	r4, r1
 80077d8:	b913      	cbnz	r3, 80077e0 <_fflush_r+0x10>
 80077da:	2500      	movs	r5, #0
 80077dc:	4628      	mov	r0, r5
 80077de:	bd38      	pop	{r3, r4, r5, pc}
 80077e0:	b118      	cbz	r0, 80077ea <_fflush_r+0x1a>
 80077e2:	6983      	ldr	r3, [r0, #24]
 80077e4:	b90b      	cbnz	r3, 80077ea <_fflush_r+0x1a>
 80077e6:	f000 f887 	bl	80078f8 <__sinit>
 80077ea:	4b14      	ldr	r3, [pc, #80]	; (800783c <_fflush_r+0x6c>)
 80077ec:	429c      	cmp	r4, r3
 80077ee:	d11b      	bne.n	8007828 <_fflush_r+0x58>
 80077f0:	686c      	ldr	r4, [r5, #4]
 80077f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d0ef      	beq.n	80077da <_fflush_r+0xa>
 80077fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80077fc:	07d0      	lsls	r0, r2, #31
 80077fe:	d404      	bmi.n	800780a <_fflush_r+0x3a>
 8007800:	0599      	lsls	r1, r3, #22
 8007802:	d402      	bmi.n	800780a <_fflush_r+0x3a>
 8007804:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007806:	f7fe fde3 	bl	80063d0 <__retarget_lock_acquire_recursive>
 800780a:	4628      	mov	r0, r5
 800780c:	4621      	mov	r1, r4
 800780e:	f7ff ff59 	bl	80076c4 <__sflush_r>
 8007812:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007814:	07da      	lsls	r2, r3, #31
 8007816:	4605      	mov	r5, r0
 8007818:	d4e0      	bmi.n	80077dc <_fflush_r+0xc>
 800781a:	89a3      	ldrh	r3, [r4, #12]
 800781c:	059b      	lsls	r3, r3, #22
 800781e:	d4dd      	bmi.n	80077dc <_fflush_r+0xc>
 8007820:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007822:	f7fe fdd7 	bl	80063d4 <__retarget_lock_release_recursive>
 8007826:	e7d9      	b.n	80077dc <_fflush_r+0xc>
 8007828:	4b05      	ldr	r3, [pc, #20]	; (8007840 <_fflush_r+0x70>)
 800782a:	429c      	cmp	r4, r3
 800782c:	d101      	bne.n	8007832 <_fflush_r+0x62>
 800782e:	68ac      	ldr	r4, [r5, #8]
 8007830:	e7df      	b.n	80077f2 <_fflush_r+0x22>
 8007832:	4b04      	ldr	r3, [pc, #16]	; (8007844 <_fflush_r+0x74>)
 8007834:	429c      	cmp	r4, r3
 8007836:	bf08      	it	eq
 8007838:	68ec      	ldreq	r4, [r5, #12]
 800783a:	e7da      	b.n	80077f2 <_fflush_r+0x22>
 800783c:	08008b94 	.word	0x08008b94
 8007840:	08008bb4 	.word	0x08008bb4
 8007844:	08008b74 	.word	0x08008b74

08007848 <std>:
 8007848:	2300      	movs	r3, #0
 800784a:	b510      	push	{r4, lr}
 800784c:	4604      	mov	r4, r0
 800784e:	e9c0 3300 	strd	r3, r3, [r0]
 8007852:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007856:	6083      	str	r3, [r0, #8]
 8007858:	8181      	strh	r1, [r0, #12]
 800785a:	6643      	str	r3, [r0, #100]	; 0x64
 800785c:	81c2      	strh	r2, [r0, #14]
 800785e:	6183      	str	r3, [r0, #24]
 8007860:	4619      	mov	r1, r3
 8007862:	2208      	movs	r2, #8
 8007864:	305c      	adds	r0, #92	; 0x5c
 8007866:	f7fe f803 	bl	8005870 <memset>
 800786a:	4b05      	ldr	r3, [pc, #20]	; (8007880 <std+0x38>)
 800786c:	6263      	str	r3, [r4, #36]	; 0x24
 800786e:	4b05      	ldr	r3, [pc, #20]	; (8007884 <std+0x3c>)
 8007870:	62a3      	str	r3, [r4, #40]	; 0x28
 8007872:	4b05      	ldr	r3, [pc, #20]	; (8007888 <std+0x40>)
 8007874:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007876:	4b05      	ldr	r3, [pc, #20]	; (800788c <std+0x44>)
 8007878:	6224      	str	r4, [r4, #32]
 800787a:	6323      	str	r3, [r4, #48]	; 0x30
 800787c:	bd10      	pop	{r4, pc}
 800787e:	bf00      	nop
 8007880:	08005af9 	.word	0x08005af9
 8007884:	08005b1f 	.word	0x08005b1f
 8007888:	08005b57 	.word	0x08005b57
 800788c:	08005b7b 	.word	0x08005b7b

08007890 <_cleanup_r>:
 8007890:	4901      	ldr	r1, [pc, #4]	; (8007898 <_cleanup_r+0x8>)
 8007892:	f000 b8af 	b.w	80079f4 <_fwalk_reent>
 8007896:	bf00      	nop
 8007898:	080077d1 	.word	0x080077d1

0800789c <__sfmoreglue>:
 800789c:	b570      	push	{r4, r5, r6, lr}
 800789e:	2268      	movs	r2, #104	; 0x68
 80078a0:	1e4d      	subs	r5, r1, #1
 80078a2:	4355      	muls	r5, r2
 80078a4:	460e      	mov	r6, r1
 80078a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80078aa:	f7fe f855 	bl	8005958 <_malloc_r>
 80078ae:	4604      	mov	r4, r0
 80078b0:	b140      	cbz	r0, 80078c4 <__sfmoreglue+0x28>
 80078b2:	2100      	movs	r1, #0
 80078b4:	e9c0 1600 	strd	r1, r6, [r0]
 80078b8:	300c      	adds	r0, #12
 80078ba:	60a0      	str	r0, [r4, #8]
 80078bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80078c0:	f7fd ffd6 	bl	8005870 <memset>
 80078c4:	4620      	mov	r0, r4
 80078c6:	bd70      	pop	{r4, r5, r6, pc}

080078c8 <__sfp_lock_acquire>:
 80078c8:	4801      	ldr	r0, [pc, #4]	; (80078d0 <__sfp_lock_acquire+0x8>)
 80078ca:	f7fe bd81 	b.w	80063d0 <__retarget_lock_acquire_recursive>
 80078ce:	bf00      	nop
 80078d0:	20001796 	.word	0x20001796

080078d4 <__sfp_lock_release>:
 80078d4:	4801      	ldr	r0, [pc, #4]	; (80078dc <__sfp_lock_release+0x8>)
 80078d6:	f7fe bd7d 	b.w	80063d4 <__retarget_lock_release_recursive>
 80078da:	bf00      	nop
 80078dc:	20001796 	.word	0x20001796

080078e0 <__sinit_lock_acquire>:
 80078e0:	4801      	ldr	r0, [pc, #4]	; (80078e8 <__sinit_lock_acquire+0x8>)
 80078e2:	f7fe bd75 	b.w	80063d0 <__retarget_lock_acquire_recursive>
 80078e6:	bf00      	nop
 80078e8:	20001797 	.word	0x20001797

080078ec <__sinit_lock_release>:
 80078ec:	4801      	ldr	r0, [pc, #4]	; (80078f4 <__sinit_lock_release+0x8>)
 80078ee:	f7fe bd71 	b.w	80063d4 <__retarget_lock_release_recursive>
 80078f2:	bf00      	nop
 80078f4:	20001797 	.word	0x20001797

080078f8 <__sinit>:
 80078f8:	b510      	push	{r4, lr}
 80078fa:	4604      	mov	r4, r0
 80078fc:	f7ff fff0 	bl	80078e0 <__sinit_lock_acquire>
 8007900:	69a3      	ldr	r3, [r4, #24]
 8007902:	b11b      	cbz	r3, 800790c <__sinit+0x14>
 8007904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007908:	f7ff bff0 	b.w	80078ec <__sinit_lock_release>
 800790c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007910:	6523      	str	r3, [r4, #80]	; 0x50
 8007912:	4b13      	ldr	r3, [pc, #76]	; (8007960 <__sinit+0x68>)
 8007914:	4a13      	ldr	r2, [pc, #76]	; (8007964 <__sinit+0x6c>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	62a2      	str	r2, [r4, #40]	; 0x28
 800791a:	42a3      	cmp	r3, r4
 800791c:	bf04      	itt	eq
 800791e:	2301      	moveq	r3, #1
 8007920:	61a3      	streq	r3, [r4, #24]
 8007922:	4620      	mov	r0, r4
 8007924:	f000 f820 	bl	8007968 <__sfp>
 8007928:	6060      	str	r0, [r4, #4]
 800792a:	4620      	mov	r0, r4
 800792c:	f000 f81c 	bl	8007968 <__sfp>
 8007930:	60a0      	str	r0, [r4, #8]
 8007932:	4620      	mov	r0, r4
 8007934:	f000 f818 	bl	8007968 <__sfp>
 8007938:	2200      	movs	r2, #0
 800793a:	60e0      	str	r0, [r4, #12]
 800793c:	2104      	movs	r1, #4
 800793e:	6860      	ldr	r0, [r4, #4]
 8007940:	f7ff ff82 	bl	8007848 <std>
 8007944:	68a0      	ldr	r0, [r4, #8]
 8007946:	2201      	movs	r2, #1
 8007948:	2109      	movs	r1, #9
 800794a:	f7ff ff7d 	bl	8007848 <std>
 800794e:	68e0      	ldr	r0, [r4, #12]
 8007950:	2202      	movs	r2, #2
 8007952:	2112      	movs	r1, #18
 8007954:	f7ff ff78 	bl	8007848 <std>
 8007958:	2301      	movs	r3, #1
 800795a:	61a3      	str	r3, [r4, #24]
 800795c:	e7d2      	b.n	8007904 <__sinit+0xc>
 800795e:	bf00      	nop
 8007960:	080088d4 	.word	0x080088d4
 8007964:	08007891 	.word	0x08007891

08007968 <__sfp>:
 8007968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796a:	4607      	mov	r7, r0
 800796c:	f7ff ffac 	bl	80078c8 <__sfp_lock_acquire>
 8007970:	4b1e      	ldr	r3, [pc, #120]	; (80079ec <__sfp+0x84>)
 8007972:	681e      	ldr	r6, [r3, #0]
 8007974:	69b3      	ldr	r3, [r6, #24]
 8007976:	b913      	cbnz	r3, 800797e <__sfp+0x16>
 8007978:	4630      	mov	r0, r6
 800797a:	f7ff ffbd 	bl	80078f8 <__sinit>
 800797e:	3648      	adds	r6, #72	; 0x48
 8007980:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007984:	3b01      	subs	r3, #1
 8007986:	d503      	bpl.n	8007990 <__sfp+0x28>
 8007988:	6833      	ldr	r3, [r6, #0]
 800798a:	b30b      	cbz	r3, 80079d0 <__sfp+0x68>
 800798c:	6836      	ldr	r6, [r6, #0]
 800798e:	e7f7      	b.n	8007980 <__sfp+0x18>
 8007990:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007994:	b9d5      	cbnz	r5, 80079cc <__sfp+0x64>
 8007996:	4b16      	ldr	r3, [pc, #88]	; (80079f0 <__sfp+0x88>)
 8007998:	60e3      	str	r3, [r4, #12]
 800799a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800799e:	6665      	str	r5, [r4, #100]	; 0x64
 80079a0:	f7fe fd14 	bl	80063cc <__retarget_lock_init_recursive>
 80079a4:	f7ff ff96 	bl	80078d4 <__sfp_lock_release>
 80079a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80079ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80079b0:	6025      	str	r5, [r4, #0]
 80079b2:	61a5      	str	r5, [r4, #24]
 80079b4:	2208      	movs	r2, #8
 80079b6:	4629      	mov	r1, r5
 80079b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80079bc:	f7fd ff58 	bl	8005870 <memset>
 80079c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80079c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80079c8:	4620      	mov	r0, r4
 80079ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079cc:	3468      	adds	r4, #104	; 0x68
 80079ce:	e7d9      	b.n	8007984 <__sfp+0x1c>
 80079d0:	2104      	movs	r1, #4
 80079d2:	4638      	mov	r0, r7
 80079d4:	f7ff ff62 	bl	800789c <__sfmoreglue>
 80079d8:	4604      	mov	r4, r0
 80079da:	6030      	str	r0, [r6, #0]
 80079dc:	2800      	cmp	r0, #0
 80079de:	d1d5      	bne.n	800798c <__sfp+0x24>
 80079e0:	f7ff ff78 	bl	80078d4 <__sfp_lock_release>
 80079e4:	230c      	movs	r3, #12
 80079e6:	603b      	str	r3, [r7, #0]
 80079e8:	e7ee      	b.n	80079c8 <__sfp+0x60>
 80079ea:	bf00      	nop
 80079ec:	080088d4 	.word	0x080088d4
 80079f0:	ffff0001 	.word	0xffff0001

080079f4 <_fwalk_reent>:
 80079f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079f8:	4606      	mov	r6, r0
 80079fa:	4688      	mov	r8, r1
 80079fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007a00:	2700      	movs	r7, #0
 8007a02:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a06:	f1b9 0901 	subs.w	r9, r9, #1
 8007a0a:	d505      	bpl.n	8007a18 <_fwalk_reent+0x24>
 8007a0c:	6824      	ldr	r4, [r4, #0]
 8007a0e:	2c00      	cmp	r4, #0
 8007a10:	d1f7      	bne.n	8007a02 <_fwalk_reent+0xe>
 8007a12:	4638      	mov	r0, r7
 8007a14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a18:	89ab      	ldrh	r3, [r5, #12]
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d907      	bls.n	8007a2e <_fwalk_reent+0x3a>
 8007a1e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a22:	3301      	adds	r3, #1
 8007a24:	d003      	beq.n	8007a2e <_fwalk_reent+0x3a>
 8007a26:	4629      	mov	r1, r5
 8007a28:	4630      	mov	r0, r6
 8007a2a:	47c0      	blx	r8
 8007a2c:	4307      	orrs	r7, r0
 8007a2e:	3568      	adds	r5, #104	; 0x68
 8007a30:	e7e9      	b.n	8007a06 <_fwalk_reent+0x12>

08007a32 <__swhatbuf_r>:
 8007a32:	b570      	push	{r4, r5, r6, lr}
 8007a34:	460e      	mov	r6, r1
 8007a36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a3a:	2900      	cmp	r1, #0
 8007a3c:	b096      	sub	sp, #88	; 0x58
 8007a3e:	4614      	mov	r4, r2
 8007a40:	461d      	mov	r5, r3
 8007a42:	da08      	bge.n	8007a56 <__swhatbuf_r+0x24>
 8007a44:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	602a      	str	r2, [r5, #0]
 8007a4c:	061a      	lsls	r2, r3, #24
 8007a4e:	d410      	bmi.n	8007a72 <__swhatbuf_r+0x40>
 8007a50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a54:	e00e      	b.n	8007a74 <__swhatbuf_r+0x42>
 8007a56:	466a      	mov	r2, sp
 8007a58:	f000 f8de 	bl	8007c18 <_fstat_r>
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	dbf1      	blt.n	8007a44 <__swhatbuf_r+0x12>
 8007a60:	9a01      	ldr	r2, [sp, #4]
 8007a62:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007a66:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007a6a:	425a      	negs	r2, r3
 8007a6c:	415a      	adcs	r2, r3
 8007a6e:	602a      	str	r2, [r5, #0]
 8007a70:	e7ee      	b.n	8007a50 <__swhatbuf_r+0x1e>
 8007a72:	2340      	movs	r3, #64	; 0x40
 8007a74:	2000      	movs	r0, #0
 8007a76:	6023      	str	r3, [r4, #0]
 8007a78:	b016      	add	sp, #88	; 0x58
 8007a7a:	bd70      	pop	{r4, r5, r6, pc}

08007a7c <__smakebuf_r>:
 8007a7c:	898b      	ldrh	r3, [r1, #12]
 8007a7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a80:	079d      	lsls	r5, r3, #30
 8007a82:	4606      	mov	r6, r0
 8007a84:	460c      	mov	r4, r1
 8007a86:	d507      	bpl.n	8007a98 <__smakebuf_r+0x1c>
 8007a88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a8c:	6023      	str	r3, [r4, #0]
 8007a8e:	6123      	str	r3, [r4, #16]
 8007a90:	2301      	movs	r3, #1
 8007a92:	6163      	str	r3, [r4, #20]
 8007a94:	b002      	add	sp, #8
 8007a96:	bd70      	pop	{r4, r5, r6, pc}
 8007a98:	ab01      	add	r3, sp, #4
 8007a9a:	466a      	mov	r2, sp
 8007a9c:	f7ff ffc9 	bl	8007a32 <__swhatbuf_r>
 8007aa0:	9900      	ldr	r1, [sp, #0]
 8007aa2:	4605      	mov	r5, r0
 8007aa4:	4630      	mov	r0, r6
 8007aa6:	f7fd ff57 	bl	8005958 <_malloc_r>
 8007aaa:	b948      	cbnz	r0, 8007ac0 <__smakebuf_r+0x44>
 8007aac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ab0:	059a      	lsls	r2, r3, #22
 8007ab2:	d4ef      	bmi.n	8007a94 <__smakebuf_r+0x18>
 8007ab4:	f023 0303 	bic.w	r3, r3, #3
 8007ab8:	f043 0302 	orr.w	r3, r3, #2
 8007abc:	81a3      	strh	r3, [r4, #12]
 8007abe:	e7e3      	b.n	8007a88 <__smakebuf_r+0xc>
 8007ac0:	4b0d      	ldr	r3, [pc, #52]	; (8007af8 <__smakebuf_r+0x7c>)
 8007ac2:	62b3      	str	r3, [r6, #40]	; 0x28
 8007ac4:	89a3      	ldrh	r3, [r4, #12]
 8007ac6:	6020      	str	r0, [r4, #0]
 8007ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007acc:	81a3      	strh	r3, [r4, #12]
 8007ace:	9b00      	ldr	r3, [sp, #0]
 8007ad0:	6163      	str	r3, [r4, #20]
 8007ad2:	9b01      	ldr	r3, [sp, #4]
 8007ad4:	6120      	str	r0, [r4, #16]
 8007ad6:	b15b      	cbz	r3, 8007af0 <__smakebuf_r+0x74>
 8007ad8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007adc:	4630      	mov	r0, r6
 8007ade:	f000 f8ad 	bl	8007c3c <_isatty_r>
 8007ae2:	b128      	cbz	r0, 8007af0 <__smakebuf_r+0x74>
 8007ae4:	89a3      	ldrh	r3, [r4, #12]
 8007ae6:	f023 0303 	bic.w	r3, r3, #3
 8007aea:	f043 0301 	orr.w	r3, r3, #1
 8007aee:	81a3      	strh	r3, [r4, #12]
 8007af0:	89a0      	ldrh	r0, [r4, #12]
 8007af2:	4305      	orrs	r5, r0
 8007af4:	81a5      	strh	r5, [r4, #12]
 8007af6:	e7cd      	b.n	8007a94 <__smakebuf_r+0x18>
 8007af8:	08007891 	.word	0x08007891

08007afc <memmove>:
 8007afc:	4288      	cmp	r0, r1
 8007afe:	b510      	push	{r4, lr}
 8007b00:	eb01 0402 	add.w	r4, r1, r2
 8007b04:	d902      	bls.n	8007b0c <memmove+0x10>
 8007b06:	4284      	cmp	r4, r0
 8007b08:	4623      	mov	r3, r4
 8007b0a:	d807      	bhi.n	8007b1c <memmove+0x20>
 8007b0c:	1e43      	subs	r3, r0, #1
 8007b0e:	42a1      	cmp	r1, r4
 8007b10:	d008      	beq.n	8007b24 <memmove+0x28>
 8007b12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b1a:	e7f8      	b.n	8007b0e <memmove+0x12>
 8007b1c:	4402      	add	r2, r0
 8007b1e:	4601      	mov	r1, r0
 8007b20:	428a      	cmp	r2, r1
 8007b22:	d100      	bne.n	8007b26 <memmove+0x2a>
 8007b24:	bd10      	pop	{r4, pc}
 8007b26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b2e:	e7f7      	b.n	8007b20 <memmove+0x24>

08007b30 <_realloc_r>:
 8007b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b34:	4680      	mov	r8, r0
 8007b36:	4614      	mov	r4, r2
 8007b38:	460e      	mov	r6, r1
 8007b3a:	b921      	cbnz	r1, 8007b46 <_realloc_r+0x16>
 8007b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b40:	4611      	mov	r1, r2
 8007b42:	f7fd bf09 	b.w	8005958 <_malloc_r>
 8007b46:	b92a      	cbnz	r2, 8007b54 <_realloc_r+0x24>
 8007b48:	f7fd fe9a 	bl	8005880 <_free_r>
 8007b4c:	4625      	mov	r5, r4
 8007b4e:	4628      	mov	r0, r5
 8007b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b54:	f000 f882 	bl	8007c5c <_malloc_usable_size_r>
 8007b58:	4284      	cmp	r4, r0
 8007b5a:	4607      	mov	r7, r0
 8007b5c:	d802      	bhi.n	8007b64 <_realloc_r+0x34>
 8007b5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b62:	d812      	bhi.n	8007b8a <_realloc_r+0x5a>
 8007b64:	4621      	mov	r1, r4
 8007b66:	4640      	mov	r0, r8
 8007b68:	f7fd fef6 	bl	8005958 <_malloc_r>
 8007b6c:	4605      	mov	r5, r0
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	d0ed      	beq.n	8007b4e <_realloc_r+0x1e>
 8007b72:	42bc      	cmp	r4, r7
 8007b74:	4622      	mov	r2, r4
 8007b76:	4631      	mov	r1, r6
 8007b78:	bf28      	it	cs
 8007b7a:	463a      	movcs	r2, r7
 8007b7c:	f7fd fe6a 	bl	8005854 <memcpy>
 8007b80:	4631      	mov	r1, r6
 8007b82:	4640      	mov	r0, r8
 8007b84:	f7fd fe7c 	bl	8005880 <_free_r>
 8007b88:	e7e1      	b.n	8007b4e <_realloc_r+0x1e>
 8007b8a:	4635      	mov	r5, r6
 8007b8c:	e7df      	b.n	8007b4e <_realloc_r+0x1e>

08007b8e <_raise_r>:
 8007b8e:	291f      	cmp	r1, #31
 8007b90:	b538      	push	{r3, r4, r5, lr}
 8007b92:	4604      	mov	r4, r0
 8007b94:	460d      	mov	r5, r1
 8007b96:	d904      	bls.n	8007ba2 <_raise_r+0x14>
 8007b98:	2316      	movs	r3, #22
 8007b9a:	6003      	str	r3, [r0, #0]
 8007b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ba0:	bd38      	pop	{r3, r4, r5, pc}
 8007ba2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007ba4:	b112      	cbz	r2, 8007bac <_raise_r+0x1e>
 8007ba6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007baa:	b94b      	cbnz	r3, 8007bc0 <_raise_r+0x32>
 8007bac:	4620      	mov	r0, r4
 8007bae:	f000 f831 	bl	8007c14 <_getpid_r>
 8007bb2:	462a      	mov	r2, r5
 8007bb4:	4601      	mov	r1, r0
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bbc:	f000 b818 	b.w	8007bf0 <_kill_r>
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d00a      	beq.n	8007bda <_raise_r+0x4c>
 8007bc4:	1c59      	adds	r1, r3, #1
 8007bc6:	d103      	bne.n	8007bd0 <_raise_r+0x42>
 8007bc8:	2316      	movs	r3, #22
 8007bca:	6003      	str	r3, [r0, #0]
 8007bcc:	2001      	movs	r0, #1
 8007bce:	e7e7      	b.n	8007ba0 <_raise_r+0x12>
 8007bd0:	2400      	movs	r4, #0
 8007bd2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	4798      	blx	r3
 8007bda:	2000      	movs	r0, #0
 8007bdc:	e7e0      	b.n	8007ba0 <_raise_r+0x12>
	...

08007be0 <raise>:
 8007be0:	4b02      	ldr	r3, [pc, #8]	; (8007bec <raise+0xc>)
 8007be2:	4601      	mov	r1, r0
 8007be4:	6818      	ldr	r0, [r3, #0]
 8007be6:	f7ff bfd2 	b.w	8007b8e <_raise_r>
 8007bea:	bf00      	nop
 8007bec:	200000c0 	.word	0x200000c0

08007bf0 <_kill_r>:
 8007bf0:	b538      	push	{r3, r4, r5, lr}
 8007bf2:	4d07      	ldr	r5, [pc, #28]	; (8007c10 <_kill_r+0x20>)
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	4604      	mov	r4, r0
 8007bf8:	4608      	mov	r0, r1
 8007bfa:	4611      	mov	r1, r2
 8007bfc:	602b      	str	r3, [r5, #0]
 8007bfe:	f7fa fb0b 	bl	8002218 <_kill>
 8007c02:	1c43      	adds	r3, r0, #1
 8007c04:	d102      	bne.n	8007c0c <_kill_r+0x1c>
 8007c06:	682b      	ldr	r3, [r5, #0]
 8007c08:	b103      	cbz	r3, 8007c0c <_kill_r+0x1c>
 8007c0a:	6023      	str	r3, [r4, #0]
 8007c0c:	bd38      	pop	{r3, r4, r5, pc}
 8007c0e:	bf00      	nop
 8007c10:	2000179c 	.word	0x2000179c

08007c14 <_getpid_r>:
 8007c14:	f7fa baf8 	b.w	8002208 <_getpid>

08007c18 <_fstat_r>:
 8007c18:	b538      	push	{r3, r4, r5, lr}
 8007c1a:	4d07      	ldr	r5, [pc, #28]	; (8007c38 <_fstat_r+0x20>)
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	4604      	mov	r4, r0
 8007c20:	4608      	mov	r0, r1
 8007c22:	4611      	mov	r1, r2
 8007c24:	602b      	str	r3, [r5, #0]
 8007c26:	f7fa fb3a 	bl	800229e <_fstat>
 8007c2a:	1c43      	adds	r3, r0, #1
 8007c2c:	d102      	bne.n	8007c34 <_fstat_r+0x1c>
 8007c2e:	682b      	ldr	r3, [r5, #0]
 8007c30:	b103      	cbz	r3, 8007c34 <_fstat_r+0x1c>
 8007c32:	6023      	str	r3, [r4, #0]
 8007c34:	bd38      	pop	{r3, r4, r5, pc}
 8007c36:	bf00      	nop
 8007c38:	2000179c 	.word	0x2000179c

08007c3c <_isatty_r>:
 8007c3c:	b538      	push	{r3, r4, r5, lr}
 8007c3e:	4d06      	ldr	r5, [pc, #24]	; (8007c58 <_isatty_r+0x1c>)
 8007c40:	2300      	movs	r3, #0
 8007c42:	4604      	mov	r4, r0
 8007c44:	4608      	mov	r0, r1
 8007c46:	602b      	str	r3, [r5, #0]
 8007c48:	f7fa fb39 	bl	80022be <_isatty>
 8007c4c:	1c43      	adds	r3, r0, #1
 8007c4e:	d102      	bne.n	8007c56 <_isatty_r+0x1a>
 8007c50:	682b      	ldr	r3, [r5, #0]
 8007c52:	b103      	cbz	r3, 8007c56 <_isatty_r+0x1a>
 8007c54:	6023      	str	r3, [r4, #0]
 8007c56:	bd38      	pop	{r3, r4, r5, pc}
 8007c58:	2000179c 	.word	0x2000179c

08007c5c <_malloc_usable_size_r>:
 8007c5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c60:	1f18      	subs	r0, r3, #4
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	bfbc      	itt	lt
 8007c66:	580b      	ldrlt	r3, [r1, r0]
 8007c68:	18c0      	addlt	r0, r0, r3
 8007c6a:	4770      	bx	lr

08007c6c <_init>:
 8007c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c6e:	bf00      	nop
 8007c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c72:	bc08      	pop	{r3}
 8007c74:	469e      	mov	lr, r3
 8007c76:	4770      	bx	lr

08007c78 <_fini>:
 8007c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c7a:	bf00      	nop
 8007c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c7e:	bc08      	pop	{r3}
 8007c80:	469e      	mov	lr, r3
 8007c82:	4770      	bx	lr
