
*** Running vivado
    with args -log Datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Jul 25 10:38:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/sarun/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source Datapath.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/utils_1/imports/synth_1/Datapath.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/utils_1/imports/synth_1/Datapath.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Datapath -part xc7z007sclg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.746 ; gain = 467.703
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'is_muldiv', assumed default net type 'wire' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ALU.sv:22]
INFO: [Synth 8-11241] undeclared symbol 'is_mul', assumed default net type 'wire' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:44]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/synth_1/.Xil/Vivado-27328-Arun_Windows/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/synth_1/.Xil/Vivado-27328-Arun_Windows/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ProgramCounter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ProgramCounter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/InstructionMemory.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/InstructionMemory.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlLogic' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ControlLogic.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlLogic' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ControlLogic.sv:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/RegisterFile.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/RegisterFile.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ImmediateGenerator' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ImmediateGenerator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ISplitter' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ISplitter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ISplitter' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ISplitter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'JSplitter' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/JSplitter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'JSplitter' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/JSplitter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BSplitter' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/BSplitter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'BSplitter' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/BSplitter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'USplitter' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/USplitter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'USplitter' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/USplitter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SSplitter' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/SSplitter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'SSplitter' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/SSplitter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateGenerator' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ImmediateGenerator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Booth4' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Booth4.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Booth4' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Booth4.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SRT2' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/SRT2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'LeadingZeroCounter' [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/LeadingZeroCounter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'LeadingZeroCounter' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/LeadingZeroCounter.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/SRT2.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'SRT2' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/SRT2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/ALU.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:3]
WARNING: [Synth 8-6014] Unused sequential element top3bits_reg was removed.  [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/SRT2.sv:86]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alu'. This will prevent further optimization [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:97]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'registers'. This will prevent further optimization [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cora_ila'. This will prevent further optimization [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:44]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ins_mem'. This will prevent further optimization [C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:65]
WARNING: [Synth 8-7129] Port ins[31] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module ControlLogic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1224.723 ; gain = 585.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1224.723 ; gain = 585.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1224.723 ; gain = 585.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1224.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.gen/sources_1/ip/ila_0_1/ila_0/ila_0_in_context.xdc] for cell 'cora_ila'
Finished Parsing XDC File [c:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.gen/sources_1/ip/ila_0_1/ila_0/ila_0_in_context.xdc] for cell 'cora_ila'
Parsing XDC File [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-508] No pins matched 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/D'. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:153]
WARNING: [Constraints 18-401] set_false_path: 'cora_ila' is not a valid endpoint. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:154]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc:154]
Finished Parsing XDC File [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Datapath_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sarun/Downloads/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Datapath_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Datapath_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1309.582 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.582 ; gain = 670.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.582 ; gain = 670.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cora_ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.582 ; gain = 670.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SRT2'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'SRT2', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               00 |                               00
                 RUNNING |                               01 |                               01
                    DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.582 ; gain = 670.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   35 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               68 Bit    Registers := 1     
	               35 Bit    Registers := 7     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 37    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 5     
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	  23 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 42    
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ins[31] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module ControlLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module ControlLogic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1312.090 ; gain = 673.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1427.965 ; gain = 788.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.449 ; gain = 869.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1517.523 ; gain = 878.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1672.141 ; gain = 1033.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1672.141 ; gain = 1033.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1672.141 ; gain = 1033.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |   144|
|4     |LUT1   |   223|
|5     |LUT2   |   167|
|6     |LUT3   |   267|
|7     |LUT4   |   349|
|8     |LUT5   |   329|
|9     |LUT6   |  1342|
|10    |MUXF7  |   256|
|11    |FDRE   |  1539|
|12    |IBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1672.141 ; gain = 1033.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1672.141 ; gain = 948.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1672.141 ; gain = 1033.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1681.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 400 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e5d1f463
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 50 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1684.922 ; gain = 1250.734
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1684.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sarun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.runs/synth_1/Datapath.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Datapath_utilization_synth.rpt -pb Datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 25 10:38:58 2025...
