//! Copyright 2026 0xClandestine, Ekryski, TheTom, Ambisphaeric
//! SPDX-License-Identifier: Apache-2.0
//! FFAI / model-specific kernels.
//!
//! Kernels here are ports from FFAI / mlx-swift-lm / ekryski's `mlx` fork
//! that don't have a matching template in mainline MLX at the pinned
//! commit (see `metaltile-std/build.rs` — `MLX_COMMIT`). They register
//! a `BenchSpec` so `tile build` / `tile inspect` can find them, but
//! the spec uses `shapes: &[]` and `dispatch: BenchDispatch::Generic`,
//! so `tile bench` skips them (no MLX side-by-side, no GPU shapes).
//!
//! Correctness for these kernels is validated end-to-end in FFAI's
//! integration tests against real models. Once a kernel has been
//! verified there, the shape spec / bench dispatch can be added back
//! here so `tile bench` can track it for regressions — and if its MLX
//! counterpart lands in mainline at a future pin, the file moves to
//! `mlx/`.

pub mod attn_head_gate;
pub mod aura_dequant_rotated;
pub mod aura_encode;
pub mod aura_flash_p1;
pub mod aura_flash_pass2;
pub mod aura_flash_sdpa;
pub mod aura_score;
pub mod aura_value;
pub mod avg_pool2d_nhwc;
pub mod batched_4_block_scaled_qgemv;
pub mod batched_4_block_scaled_qmm;
pub mod batched_4_qgemv;
pub mod batched_4_qmm;
pub mod batched_qkv_block_scaled_qgemv;
pub mod batched_qkv_block_scaled_qmm;
pub mod batched_qkv_qgemv;
pub mod batched_qkv_qmm;
pub mod dequant_gather;
pub mod dequant_gather_block_scaled;
pub mod dequant_gemv;
pub mod dequant_gemv_expert_indexed;
pub mod dequant_gemv_expert_indexed_block_scaled;
pub mod dsv4_compressor_pool;
pub mod dsv4_csa_sdpa_decode;
pub mod dsv4_fp8_block_dequant;
pub mod dsv4_indexer_score;
pub mod dsv4_indexer_topk;
pub mod dsv4_mhc;
pub mod dsv4_mhc_sinkhorn_split;
pub mod dsv4_mxfp4_dequant;
pub mod dsv4_router_topk;
pub mod dsv4_swiglu_limit;
pub mod ffai_dequant_q4;
pub mod flash_block_scaled_sdpa;
pub mod flash_quantized_sdpa;
pub mod frame_diff_luma;
pub mod gate_up_swiglu_fused;
pub mod gated_delta;
pub mod gated_delta_prep;
pub mod gated_delta_prep_chunk;
pub mod gated_delta_replay;
pub mod gated_delta_wy;
pub mod gelu_erf;
pub mod gemm_q4_mpp;
pub mod gemm_q8;
pub mod gemm_q8_mpp;
pub mod gemv_q8;
pub mod gguf_dequant_iq2_xxs;
pub mod gguf_dequant_iq2_xxs_raw;
pub mod gguf_dequant_q2_k;
pub mod gguf_dequant_q8_0;
pub mod gguf_iq2_xxs_extract_qs;
pub mod im2col_patch;
pub mod im2col_patch_interleaved;
pub mod kv_cache;
pub mod kv_cache_update_many;
pub mod leaky_relu;
pub mod lstm;
pub mod mel_spectrogram;
pub mod moe;
pub mod moe_bgemm_iq2xxs_bm64;
pub mod moe_bgemm_iq2xxs_mpp;
pub mod moe_bgemm_iq2xxs_view;
pub mod moe_bgemm_iq2xxs_view_u16_bm64;
pub mod moe_bgemm_q2k_bm64;
pub mod moe_bgemm_q2k_mpp;
pub mod moe_bgemm_q2k_view;
pub mod moe_bgemm_q2k_view_u16_bm64;
pub mod moe_bgemm_q4_bm64;
pub mod moe_down_swiglu_accum;
pub mod moe_down_weighted_sum_f16;
pub mod moe_gather_down_q2k;
pub mod moe_gather_gemv_iq2xxs;
pub mod moe_gemv_rows_iq2xxs;
pub mod moe_gemv_rows_q2k;
pub mod moe_gemv_rows_view_iq2xxs;
pub mod moe_gemv_ws_iq2xxs;
pub mod moe_gemv_ws_q2k;
pub mod moe_mpp;
pub mod moe_mpp_block_scaled;
pub mod moe_mpp_bm64;
pub mod moe_mpp_bm64_block_scaled;
pub mod moe_mpp_bm64_int8;
pub mod moe_mpp_bm8;
pub mod moe_mpp_bm8_block_scaled;
pub mod moe_mpp_bm8_int8;
pub mod moe_mpp_int8;
pub mod moe_mpp_shared;
pub mod moe_router_sigmoid_bias;
pub mod moe_router_sqrtsoftplus;
pub mod patch_embed_block_scaled;
pub mod patch_embed_mma_block_scaled;
pub mod patch_unfold_qwen;
pub mod pos_emb_2d_add;
pub mod resize_normalize;
pub mod sdpa_bidirectional;
pub mod sdpa_bidirectional_d128_relpos;
pub mod sdpa_bidirectional_windowed;
pub mod sdpa_decode; // unified: d64, d96, d128, d256, d512
pub mod sdpa_decode_2pass;
pub mod sdpa_decode_batched;
pub mod sdpa_decode_d512_sink;
pub mod sdpa_decode_sink_buf;
pub mod sdpa_multi;
pub mod sdpa_multi_d256;
pub mod sdpa_prefill_d512_sink;
pub mod sdpa_rel_pos_conformer;
pub mod snake1d;
pub mod ssm;
pub mod ssm_replay;
pub mod transpose_th;
pub mod upsample_nearest1d;
pub mod vocoder;
