library ieee;
use use ieee.std_logic_1164.all;

entity invertir_orden is
port (
		A		: in std_logic_1164(15 downto 0);
		B		: in std_logic_1164(15 downto 0);
		sel	: in std_logic;
		Y		: out std_logic_1164(15 downto 0);
);
end invertir_orden;

architecture orden of invertir_orden is
signal tab	: std_logic_1164(15 downto 0);
signal -tab : std_logic_1164(15 downto 0);
begin
process(A, B)
begin
	if (sel='0') then
		tab <= A;
		else
		tab <= B;
	end if;
	
process(tab, -tab)
begin
		-tab(0) <= tab(15);
		-tab(1) <= tab(14);
		-tab(2) <= tab(13);
		-tab(3) <= tab(12);
		-tab(4) <= tab(11);
		-tab(5) <= tab(10);
		-tab(6) <= tab(9);
		-tab(7) <= tab(8);
		-tab(8) <= tab(7);
		-tab(9) <= tab(6);
		-tab(10) <= tab(5);
		-tab(11) <= tab(4);
		-tab(12) <= tab(3);
		-tab(13) <= tab(2);
		-tab(14) <= tab(1);
		-tab(15) <= tab(0);
end process;

process(Y)
begin
	Y <= -tab;
end process;
end orden;


	
	
 
	
	