<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas&nbspDigitales\Proyectos\Tablero_Parcial\src\DFF.v<br>
C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas&nbspDigitales\Proyectos\Tablero_Parcial\src\Debounce.v<br>
C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas&nbspDigitales\Proyectos\Tablero_Parcial\src\Keypad.v<br>
C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas&nbspDigitales\Proyectos\Tablero_Parcial\src\TopModule.v<br>
C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas&nbspDigitales\Proyectos\Tablero_Parcial\src\servo.v<br>
C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas&nbspDigitales\Proyectos\Tablero_Parcial\src\turn_signal.v<br>
C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v<br>
C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\gw_jtag.v<br>
C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas&nbspDigitales\Proyectos\Tablero_Parcial\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 11 22:10:35 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.64s, Elapsed time = 0h 0m 0.555s, Peak memory usage = 495.613MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 495.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 495.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.066s, Peak memory usage = 495.613MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 495.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 495.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 495.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 495.613MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 495.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 495.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 495.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 495.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.087s, Peak memory usage = 495.613MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 495.613MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 1s, Peak memory usage = 495.613MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>334</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>146</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>175</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>277</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>183</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>110</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>110</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>411(301 LUT, 110 ALU) / 23040</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>334 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>4 / 23280</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>330 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 56</td>
<td>4%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>kp/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>kp/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>db0/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>db0/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>db1/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>db1/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>db2/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>db2/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>db3/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>db3/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>ts1/clk_5hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ts1/clk_5hz_s1/Q </td>
</tr>
<tr>
<td>on</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>on_s6/Q </td>
</tr>
<tr>
<td>n72_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>n72_s5/F </td>
</tr>
<tr>
<td>n78_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>n78_s4/F </td>
</tr>
<tr>
<td>n24_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>n24_s6/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>230.150(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>kp/clk_500hz</td>
<td>100.000(MHz)</td>
<td>226.950(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>db0/clk_500hz</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>db1/clk_500hz</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>db2/clk_500hz</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>db3/clk_500hz</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>ts1/clk_5hz</td>
<td>100.000(MHz)</td>
<td>349.498(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>on</td>
<td>100.000(MHz)</td>
<td>591.716(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>n72_9</td>
<td>100.000(MHz)</td>
<td>591.716(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>n78_8</td>
<td>100.000(MHz)</td>
<td>591.716(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>db1/d2/Q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>headlights_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>db1/clk_500hz[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>on[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>db1/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>db1/d2/Q_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>db1/d2/Q_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>db1/d_data_1_s/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>db1/d_data_1_s/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n39_s1/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n39_s1/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>headlights_s2/GE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>headlights_s2/G</td>
</tr>
<tr>
<td>5.315</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>headlights_s2</td>
</tr>
<tr>
<td>5.004</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>headlights_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.053, 41.113%; route: 1.125, 43.946%; tC2Q: 0.382, 14.941%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>5.700</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>hazard_s0/Q</td>
</tr>
<tr>
<td>6.075</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/n116_s1/I2</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>ts1/n116_s1/F</td>
</tr>
<tr>
<td>6.911</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/sequence_0_s0/SET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/sequence_0_s0/CLK</td>
</tr>
<tr>
<td>10.340</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ts1/sequence_0_s0</td>
</tr>
<tr>
<td>9.967</td>
<td>-0.373</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ts1/sequence_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.461, 29.544%; route: 0.750, 48.038%; tC2Q: 0.350, 22.418%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>5.700</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>hazard_s0/Q</td>
</tr>
<tr>
<td>6.075</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/n116_s1/I2</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>ts1/n116_s1/F</td>
</tr>
<tr>
<td>6.911</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/sequence_1_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/sequence_1_s0/CLK</td>
</tr>
<tr>
<td>10.340</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ts1/sequence_1_s0</td>
</tr>
<tr>
<td>9.967</td>
<td>-0.373</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ts1/sequence_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.461, 29.544%; route: 0.750, 48.038%; tC2Q: 0.350, 22.418%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>5.700</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>hazard_s0/Q</td>
</tr>
<tr>
<td>6.075</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/n116_s1/I2</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>ts1/n116_s1/F</td>
</tr>
<tr>
<td>6.911</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/sequence_2_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/sequence_2_s0/CLK</td>
</tr>
<tr>
<td>10.340</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ts1/sequence_2_s0</td>
</tr>
<tr>
<td>9.967</td>
<td>-0.373</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ts1/sequence_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.461, 29.544%; route: 0.750, 48.038%; tC2Q: 0.350, 22.418%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>5.700</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>hazard_s0/Q</td>
</tr>
<tr>
<td>6.075</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/n141_s1/I2</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>ts1/n141_s1/F</td>
</tr>
<tr>
<td>6.911</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/sequence_3_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ts1/sequence_3_s0/CLK</td>
</tr>
<tr>
<td>10.340</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ts1/sequence_3_s0</td>
</tr>
<tr>
<td>9.967</td>
<td>-0.373</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ts1/sequence_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.461, 29.544%; route: 0.750, 48.038%; tC2Q: 0.350, 22.418%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
