// SPDX-License-Identifier: GPL-2.0-only
/*
 * ZTE DingHai Ethernet driver
 * Copyright (c) 2022-2026, ZTE Corporation.
 */

#include <linux/module.h>
#include <linux/pci.h>
#include <linux/io.h>
#include <linux/iopoll.h>
#include <linux/mm.h>
#include <linux/slab.h>
#include <net/devlink.h>
#include <linux/dma-mapping.h>
#include "en_pf.h"
#include "dh_queue.h"

MODULE_AUTHOR("Junyang Han <han.junyang@zte.com.cn>");
MODULE_DESCRIPTION("ZTE DingHai series Ethernet driver");
MODULE_LICENSE("GPL");

static const struct devlink_ops zxdh_pf_devlink_ops = {};

static const struct pci_device_id zxdh_pf_pci_table[] = {
	{ PCI_DEVICE(ZXDH_PF_VENDOR_ID, ZXDH_PF_DEVICE_ID) },
	{ PCI_DEVICE(ZXDH_PF_VENDOR_ID, ZXDH_VF_DEVICE_ID) },
	{ }
};

MODULE_DEVICE_TABLE(pci, zxdh_pf_pci_table);

struct zxdh_pf_irq_table {
	struct zxdh_irq_pool *async_pool;
};

/* IRQ compaction thresholds of the async pool, in number of queues. */
#define ZXDH_PF_ASYNC_IRQ_MIN_COMP	0
#define ZXDH_PF_ASYNC_IRQ_MAX_COMP	7

void *zxdh_core_alloc_priv(struct zxdh_core_dev *zxdh_dev, size_t size)
{
	void *priv = kzalloc(size, GFP_KERNEL);

	if (priv)
		zxdh_dev->priv = priv;
	return priv;
}

void zxdh_core_free_priv(struct zxdh_core_dev *zxdh_dev)
{
	kfree(zxdh_dev->priv);
}

static int zxdh_pf_pci_init(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_dev *pf_dev = zxdh_dev->priv;
	int ret;

	pci_set_drvdata(zxdh_dev->pdev, zxdh_dev);

	ret = pci_enable_device(zxdh_dev->pdev);
	if (ret) {
		dev_err(zxdh_dev->device, "pci_enable_device failed: %d\n", ret);
		return ret;
	}

	dma_set_mask_and_coherent(zxdh_dev->device, DMA_BIT_MASK(64));

	ret = pci_request_selected_regions(zxdh_dev->pdev,
					   pci_select_bars(zxdh_dev->pdev, IORESOURCE_MEM),
					   "dh-pf");
	if (ret) {
		dev_err(zxdh_dev->device, "pci_request_selected_regions failed: %d\n", ret);
		goto err_pci;
	}

	pci_set_master(zxdh_dev->pdev);
	ret = pci_save_state(zxdh_dev->pdev);
	if (ret) {
		dev_err(zxdh_dev->device, "pci_save_state failed: %d\n", ret);
		goto err_pci_save_state;
	}

	if (!(pci_resource_flags(zxdh_dev->pdev, 0) & IORESOURCE_MEM)) {
		ret = -ENODEV;
		dev_err(zxdh_dev->device, "BAR 0 is not an MMIO resource\n");
		goto err_pci_save_state;
	}

	pf_dev->pci_ioremap_addr[0] =
		ioremap(pci_resource_start(zxdh_dev->pdev, 0),
			pci_resource_len(zxdh_dev->pdev, 0));
	if (!pf_dev->pci_ioremap_addr[0]) {
		ret = -ENOMEM;
		dev_err(zxdh_dev->device, "dh pf pci ioremap failed\n");
		goto err_pci_save_state;
	}

	return 0;

err_pci_save_state:
	pci_release_selected_regions(zxdh_dev->pdev,
				     pci_select_bars(zxdh_dev->pdev, IORESOURCE_MEM));
err_pci:
	pci_disable_device(zxdh_dev->pdev);
	return ret;
}

void zxdh_pf_pci_close(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_dev *pf_dev = zxdh_dev->priv;

	iounmap(pf_dev->pci_ioremap_addr[0]);
	pci_release_selected_regions(zxdh_dev->pdev,
				     pci_select_bars(zxdh_dev->pdev, IORESOURCE_MEM));
	pci_disable_device(zxdh_dev->pdev);
}

int zxdh_pf_pci_find_capability(struct pci_dev *pdev, u8 cfg_type,
				u32 ioresource_types, int *bars)
{
	int pos;
	u8 type;
	u8 bar;

	for (pos = pci_find_capability(pdev, PCI_CAP_ID_VNDR); pos > 0;
	     pos = pci_find_next_capability(pdev, pos, PCI_CAP_ID_VNDR)) {
		pci_read_config_byte(pdev,
				     pos + offsetof(struct zxdh_pf_pci_cap,
							cfg_type), &type);
		pci_read_config_byte(pdev,
				     pos + offsetof(struct zxdh_pf_pci_cap, bar), &bar);

		/* ignore structures with reserved BAR values */
		if (bar > ZXDH_PF_MAX_BAR_VAL)
			continue;

		if (type == cfg_type) {
			if (pci_resource_len(pdev, bar) &&
			    pci_resource_flags(pdev, bar) & ioresource_types) {
				*bars |= (1 << bar);
				return pos;
			}
		}
	}

	return 0;
}

void __iomem *zxdh_pf_map_capability(struct zxdh_core_dev *zxdh_dev, int off,
				     size_t minlen, u32 align,
				     u32 start, u32 size,
				     size_t *len, resource_size_t *pa,
				     u32 *bar_off)
{
	struct pci_dev *pdev = zxdh_dev->pdev;
	void __iomem *p;
	u32 offset;
	u32 length;
	u8 bar;

	pci_read_config_byte(pdev,
			     off + offsetof(struct zxdh_pf_pci_cap, bar), &bar);

	if (bar > ZXDH_PF_MAX_BAR_VAL) {
		dev_err(zxdh_dev->device, "invalid bar %u\n", bar);
		return NULL;
	}

	pci_read_config_dword(pdev,
			      off + offsetof(struct zxdh_pf_pci_cap,
						offset), &offset);
	pci_read_config_dword(pdev,
			      off + offsetof(struct zxdh_pf_pci_cap,
						length), &length);

	if (bar_off)
		*bar_off = offset;

	if (length <= start) {
		dev_err(zxdh_dev->device, "bad capability len %u (>%u expected)\n",
			length, start);
		return NULL;
	}

	if (length - start < minlen) {
		dev_err(zxdh_dev->device, "bad capability len %u (>=%zu expected)\n",
			length, minlen);
		return NULL;
	}

	length -= start;
	if (start + offset < offset) {
		dev_err(zxdh_dev->device, "map wrap-around %u+%u\n", start, offset);
		return NULL;
	}

	offset += start;
	if (offset & (align - 1)) {
		dev_err(zxdh_dev->device, "offset %u not aligned to %u\n", offset, align);
		return NULL;
	}

	if (length > size)
		length = size;

	if (len)
		*len = length;

	if (length + offset < offset ||
	    length + offset > pci_resource_len(pdev, bar)) {
		dev_err(zxdh_dev->device,
			"map %u@%u out of range on bar %u length %lu\n",
			length, offset, bar,
			(unsigned long)pci_resource_len(pdev, bar));
		return NULL;
	}

	p = pci_iomap_range(pdev, bar, offset, length);
	if (!p) {
		dev_err(zxdh_dev->device, "unable to map custom queue %u@%u on bar %u\n",
			length, offset, bar);
	} else if (pa) {
		*pa = pci_resource_start(pdev, bar) + offset;
	}

	return p;
}

int zxdh_pf_common_cfg_init(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_dev *pf_dev = zxdh_dev->priv;
	struct pci_dev *pdev = zxdh_dev->pdev;
	int common;

	/* check for a common config: if not, use legacy mode (bar 0). */
	common = zxdh_pf_pci_find_capability(pdev, ZXDH_PCI_CAP_COMMON_CFG,
					     IORESOURCE_MEM,
					     &pf_dev->modern_bars);
	if (!common) {
		dev_err(zxdh_dev->device,
			"missing capabilities, leaving for legacy driver\n");
		return -ENODEV;
	}

	pf_dev->common = zxdh_pf_map_capability(zxdh_dev, common,
						sizeof(struct zxdh_pf_pci_common_cfg),
						ZXDH_PF_ALIGN4, 0,
						sizeof(struct zxdh_pf_pci_common_cfg),
						NULL, NULL, NULL);
	if (!pf_dev->common) {
		dev_err(zxdh_dev->device, "pf_dev->common is null\n");
		return -EINVAL;
	}

	return 0;
}

int zxdh_pf_notify_cfg_init(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_dev *pf_dev = zxdh_dev->priv;
	struct pci_dev *pdev = zxdh_dev->pdev;
	u32 notify_length;
	u32 notify_offset;
	int notify;

	/* If common is there, these should be too... */
	notify = zxdh_pf_pci_find_capability(pdev, ZXDH_PCI_CAP_NOTIFY_CFG,
					     IORESOURCE_MEM,
					     &pf_dev->modern_bars);
	if (!notify) {
		dev_err(zxdh_dev->device, "missing notify cfg capability\n");
		return -EINVAL;
	}

	pci_read_config_dword(pdev,
			      notify + offsetof(struct zxdh_pf_pci_notify_cap,
				notify_off_multiplier),
		&pf_dev->notify_offset_multiplier);
	pci_read_config_dword(pdev,
			      notify + offsetof(struct zxdh_pf_pci_notify_cap,
				cap.length), &notify_length);
	pci_read_config_dword(pdev,
			      notify + offsetof(struct zxdh_pf_pci_notify_cap,
				cap.offset), &notify_offset);

	/* We don't know how many VQs we'll map, ahead of the time.
	 * If notify length is small, map it all now. Otherwise,
	 * map each VQ individually later.
	 */
	if (notify_length <= PAGE_SIZE - (notify_offset % PAGE_SIZE)) {
		pf_dev->notify_base = zxdh_pf_map_capability(zxdh_dev, notify,
							     ZXDH_PF_MAP_MINLEN2,
							    ZXDH_PF_ALIGN2, 0,
							    notify_length,
							    &pf_dev->notify_len,
							    &pf_dev->notify_pa, NULL);
		if (!pf_dev->notify_base) {
			dev_err(zxdh_dev->device, "pf_dev->notify_base is null\n");
			return -EINVAL;
		}
	} else {
		pf_dev->notify_map_cap = notify;
	}

	return 0;
}

int zxdh_pf_device_cfg_init(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_dev *pf_dev = zxdh_dev->priv;
	struct pci_dev *pdev = zxdh_dev->pdev;
	int device;

	/* Device capability is only mandatory for
	 * devices that have device-specific configuration.
	 */
	device = zxdh_pf_pci_find_capability(pdev, ZXDH_PCI_CAP_DEVICE_CFG,
					     IORESOURCE_MEM,
					     &pf_dev->modern_bars);

	/* we don't know how much we should map,
	 * but PAGE_SIZE is more than enough for all existing devices.
	 */
	if (device) {
		pf_dev->device = zxdh_pf_map_capability(zxdh_dev, device, 0,
							ZXDH_PF_ALIGN4, 0, PAGE_SIZE,
						       &pf_dev->device_len, NULL,
						       &pf_dev->dev_cfg_bar_off);
		if (!pf_dev->device) {
			dev_err(zxdh_dev->device, "pf_dev->device is null\n");
			return -EINVAL;
		}
	}
	return 0;
}

void zxdh_pf_modern_cfg_uninit(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_dev *pf_dev = zxdh_dev->priv;
	struct pci_dev *pdev = zxdh_dev->pdev;

	if (pf_dev->device)
		pci_iounmap(pdev, pf_dev->device);
	if (pf_dev->notify_base)
		pci_iounmap(pdev, pf_dev->notify_base);
	pci_iounmap(pdev, pf_dev->common);
}

int zxdh_pf_modern_cfg_init(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_dev *pf_dev = zxdh_dev->priv;
	struct pci_dev *pdev = zxdh_dev->pdev;
	int ret;

	ret = zxdh_pf_common_cfg_init(zxdh_dev);
	if (ret) {
		dev_err(zxdh_dev->device, "zxdh_pf_common_cfg_init failed: %d\n", ret);
		return ret;
	}

	ret = zxdh_pf_notify_cfg_init(zxdh_dev);
	if (ret) {
		dev_err(zxdh_dev->device, "zxdh_pf_notify_cfg_init failed: %d\n", ret);
		goto err_map_notify;
	}

	ret = zxdh_pf_device_cfg_init(zxdh_dev);
	if (ret) {
		dev_err(zxdh_dev->device, "zxdh_pf_device_cfg_init failed: %d\n", ret);
		goto err_map_device;
	}

	return 0;

err_map_device:
	if (pf_dev->notify_base)
		pci_iounmap(pdev, pf_dev->notify_base);
err_map_notify:
	pci_iounmap(pdev, pf_dev->common);
	return ret;
}

/* Read the firmware version block and verify the driver/firmware
 * version contract.
 */
static int zxdh_pf_fw_compat_check(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_dev *pf_dev = zxdh_dev->priv;
	struct zxdh_fw_compat __iomem *compat;
	struct zxdh_fw_compat *fw_compat;
	u32 erased;

	fw_compat = &pf_dev->fw_compat;
	compat = pf_dev->pci_ioremap_addr[0] + ZXDH_FW_COMPAT_OFFSET;

	/* The region reads as all ones until the firmware populates it at
	 * the end of its boot; allow up to 200 s for a cold boot.
	 */
	readx_poll_timeout(ioread32, compat, erased, erased != 0xffffffffU,
			   USEC_PER_SEC,
			   ZXDH_FW_COMPAT_TIMEOUT_SEC * USEC_PER_SEC);

	/* Firmware predating the compatibility region keeps the erased
	 * pattern, which fails the module id check below and defers the
	 * decision to the readiness wait.
	 */
	fw_compat->module_id = ioread8(&compat->module_id);
	fw_compat->major = ioread8(&compat->major);
	fw_compat->fw_minor = ioread8(&compat->fw_minor);
	fw_compat->drv_minor = ioread8(&compat->drv_minor);
	fw_compat->patch = ioread16(&compat->patch);

	if (fw_compat->module_id != ZXDH_MODULE_ID) {
		dev_info(zxdh_dev->device,
			 "unknown module id %u, skip fw compat check\n",
			 fw_compat->module_id);
		return 0;
	}

	if (fw_compat->major != ZXDH_MAJOR) {
		dev_err(zxdh_dev->device,
			"driver major %u incompatible with firmware major %u\n",
			ZXDH_MAJOR, fw_compat->major);
		return -EINVAL;
	}

	if (fw_compat->fw_minor < ZXDH_FW_MINOR) {
		dev_err(zxdh_dev->device,
			"firmware fw_minor %d older than required %u\n",
			fw_compat->fw_minor, ZXDH_FW_MINOR);
		return -EINVAL;
	}

	if (fw_compat->drv_minor > ZXDH_DRV_MINOR) {
		dev_err(zxdh_dev->device,
			"driver drv_minor %u older than required by firmware %u\n",
			ZXDH_DRV_MINOR, fw_compat->drv_minor);
		return -EINVAL;
	}

	return 0;
}

/* Wait for the RISC-V management core of the firmware to finish
 * booting, so that later probe steps can talk to it.
 */
static int zxdh_pf_wait_riscv_ready(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_dev *pf_dev = zxdh_dev->priv;
	struct zxdh_health_buffer __iomem *hb;
	u8 health_version;
	u8 power_on;
	int err;

	hb = pf_dev->pci_ioremap_addr[0] + ZXDH_RISCV_HB_OFFSET;
	health_version = ioread8(&hb->health_version);

	/* Firmware predating the health buffer protocol has neither a
	 * valid version byte nor a power-on flag to wait for.
	 */
	if (health_version != 1 &&
	    pf_dev->fw_compat.patch < ZXDH_HPIRQ_PATCH)
		return 0;

	err = readx_poll_timeout(ioread8, &hb->riscv_power_on, power_on,
				 power_on == 1, USEC_PER_SEC,
				 ZXDH_RISCV_READY_TIMEOUT_SEC * USEC_PER_SEC);
	if (err) {
		dev_err(zxdh_dev->device, "timed out waiting for riscv power on\n");
		return err;
	}

	return 0;
}

static int zxdh_pf_irq_pools_init(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_pf_irq_table *pf_irq_table = zxdh_dev->irq_table.priv;
	struct zxdh_irq_pool *pool;

	pool = zxdh_irq_pool_alloc(zxdh_dev, 0, ZXDH_ASYNC_CHANNELS_NUM,
				   "zxdh_pf_async", ZXDH_PF_ASYNC_IRQ_MIN_COMP,
				   ZXDH_PF_ASYNC_IRQ_MAX_COMP);
	if (IS_ERR(pool))
		return PTR_ERR(pool);

	pf_irq_table->async_pool = pool;

	return 0;
}

static void zxdh_pf_irq_pools_destroy(struct zxdh_pf_irq_table *pf_irq_table)
{
	zxdh_irq_pool_free(pf_irq_table->async_pool);
}

int zxdh_pf_irq_table_init(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_irq_table *table = &zxdh_dev->irq_table;
	struct zxdh_pf_irq_table *priv;

	priv = kvzalloc_obj(*priv, GFP_KERNEL);
	if (!priv)
		return -ENOMEM;
	table->priv = priv;

	return 0;
}

int zxdh_pf_irq_table_create(struct zxdh_core_dev *zxdh_dev)
{
	int total_vec = ZXDH_VQS_CHANNELS_NUM + ZXDH_ASYNC_CHANNELS_NUM +
			ZXDH_RDMA_CHANNELS_NUM;
	int err;

	total_vec = pci_alloc_irq_vectors(zxdh_dev->pdev, total_vec, total_vec,
					  PCI_IRQ_MSIX);
	if (total_vec < 0) {
		dev_err(zxdh_dev->device, "pci_alloc_irq_vectors failed: %d\n",
			total_vec);
		return total_vec;
	}

	err = zxdh_pf_irq_pools_init(zxdh_dev);
	if (err) {
		dev_err(zxdh_dev->device, "zxdh_pf_irq_pools_init failed: %d\n",
			err);
		pci_free_irq_vectors(zxdh_dev->pdev);
	}

	return err;
}

void zxdh_pf_irq_table_destroy(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_irq_table *table = &zxdh_dev->irq_table;

	zxdh_pf_irq_pools_destroy(table->priv);
	kvfree(table->priv);
	pci_free_irq_vectors(zxdh_dev->pdev);
}

struct zxdh_irq *zxdh_pf_async_irq_request(struct zxdh_core_dev *zxdh_dev)
{
	struct zxdh_irq_table *table = &zxdh_dev->irq_table;
	struct zxdh_pf_irq_table *pf_irq_table = table->priv;

	if (!pf_irq_table->async_pool)
		return NULL;

	return zxdh_get_irq_of_pool(pf_irq_table->async_pool);
}

static int zxdh_pf_probe(struct pci_dev *pdev, const struct pci_device_id *id)
{
	struct zxdh_core_dev *zxdh_dev;
	struct zxdh_pf_dev *pf_dev;
	struct devlink *devlink;
	int ret;

	devlink = devlink_alloc(&zxdh_pf_devlink_ops, sizeof(struct zxdh_core_dev),
				&pdev->dev);
	if (!devlink)
		return -ENOMEM;

	zxdh_dev = devlink_priv(devlink);
	zxdh_dev->device = &pdev->dev;
	zxdh_dev->pdev = pdev;
	zxdh_dev->devlink = devlink;

	pf_dev = zxdh_core_alloc_priv(zxdh_dev, sizeof(*pf_dev));
	if (!pf_dev) {
		dev_err(&pdev->dev, "zxdh_pf_dev alloc failed\n");
		ret = -ENOMEM;
		goto err_pf_dev;
	}

	ret = zxdh_pf_pci_init(zxdh_dev);
	if (ret) {
		dev_err(&pdev->dev, "zxdh_pf_pci_init failed: %d\n", ret);
		goto err_pci_init;
	}

	ret = zxdh_pf_modern_cfg_init(zxdh_dev);
	if (ret) {
		dev_err(&pdev->dev, "zxdh_pf_modern_cfg_init failed: %d\n", ret);
		goto err_cfg_init;
	}

	ret = zxdh_pf_fw_compat_check(zxdh_dev);
	if (ret) {
		dev_err(&pdev->dev, "zxdh_pf_fw_compat_check failed: %d\n", ret);
		goto err_cfg_init;
	}

	ret = zxdh_pf_wait_riscv_ready(zxdh_dev);
	if (ret) {
		dev_err(&pdev->dev, "zxdh_pf_wait_riscv_ready failed: %d\n", ret);
		goto err_cfg_init;
	}

	ret = zxdh_pf_irq_table_init(zxdh_dev);
	if (ret) {
		dev_err(&pdev->dev, "zxdh_pf_irq_table_init failed: %d\n", ret);
		goto err_cfg_init;
	}

	ret = zxdh_pf_irq_table_create(zxdh_dev);
	if (ret) {
		dev_err(&pdev->dev, "zxdh_pf_irq_table_create failed: %d\n", ret);
		goto err_irq_table;
	}

	devlink_register(devlink);

	return 0;

err_irq_table:
	kvfree(zxdh_dev->irq_table.priv);
err_cfg_init:
	zxdh_pf_pci_close(zxdh_dev);
err_pci_init:
	zxdh_core_free_priv(zxdh_dev);
err_pf_dev:
	devlink_free(devlink);
	return ret;
}

static void zxdh_pf_remove(struct pci_dev *pdev)
{
	struct zxdh_core_dev *zxdh_dev = pci_get_drvdata(pdev);
	struct devlink *devlink = priv_to_devlink(zxdh_dev);

	devlink_unregister(devlink);
	zxdh_pf_irq_table_destroy(zxdh_dev);
	zxdh_pf_modern_cfg_uninit(zxdh_dev);
	zxdh_pf_pci_close(zxdh_dev);
	zxdh_core_free_priv(zxdh_dev);
	devlink_free(devlink);
	pci_set_drvdata(pdev, NULL);
}

static void zxdh_pf_shutdown(struct pci_dev *pdev)
{
	if (system_state == SYSTEM_POWER_OFF)
		pci_set_power_state(pdev, PCI_D3hot);
	pci_disable_device(pdev);
}

static struct pci_driver zxdh_pf_driver = {
	.name = "dinghai10e",
	.id_table = zxdh_pf_pci_table,
	.probe = zxdh_pf_probe,
	.remove = zxdh_pf_remove,
	.shutdown = zxdh_pf_shutdown,
};

module_pci_driver(zxdh_pf_driver);
