<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - rtl/top.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">rtl</a> - top.v<span style="font-size: 80%;"> (source / <a href="top.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">50</td>
            <td class="headerCovTableEntry">50</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-05-30 23:41:37</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // Copyright © 2020 Kuoping Hsu</a>
<a name="2"><span class="lineNum">       2 </span>            : // Three pipeline stage RV32IM RISCV processor</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Permission is hereby granted, free of charge, to any person obtaining a copy</a>
<a name="5"><span class="lineNum">       5 </span>            : // of this software and associated documentation files (the “Software”), to deal</a>
<a name="6"><span class="lineNum">       6 </span>            : // in the Software without restriction, including without limitation the rights </a>
<a name="7"><span class="lineNum">       7 </span>            : // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell</a>
<a name="8"><span class="lineNum">       8 </span>            : // copies of the Software, and to permit persons to whom the Software is</a>
<a name="9"><span class="lineNum">       9 </span>            : // furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            : //</a>
<a name="11"><span class="lineNum">      11 </span>            : // The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            : // all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            : //</a>
<a name="14"><span class="lineNum">      14 </span>            : // THE SOFTWARE IS PROVIDED “AS IS”, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            : // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            : // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE</a>
<a name="17"><span class="lineNum">      17 </span>            : // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</a>
<a name="18"><span class="lineNum">      18 </span>            : // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</a>
<a name="19"><span class="lineNum">      19 </span>            : // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</a>
<a name="20"><span class="lineNum">      20 </span>            : // SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : // ============================================================</a>
<a name="23"><span class="lineNum">      23 </span>            : // RISC-V top module</a>
<a name="24"><span class="lineNum">      24 </span>            : // ============================================================</a>
<a name="25"><span class="lineNum">      25 </span>            : module top (</a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">   29487139 :     input                   clk,</span></a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">         55 :     input                   resetb,</span></a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">        110 :     input                   stall,</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">          1 :     output                  exception,</span></a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            :     // interrupt</a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">          2 :     input                   interrupt,</span></a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            :     // interface of instruction RAM</a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">        165 :     output                  imem_ready,</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">         55 :     input                   imem_valid,</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">   32464084 :     output          [31: 0] imem_addr,</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">         55 :     input                   imem_rresp,</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">  164047716 :     input           [31: 0] imem_rdata,</span></a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            :     // interface of data RAM</a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">    1662864 :     output                  dmem_wready,</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">         55 :     input                   dmem_wvalid,</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">    2173696 :     output          [31: 0] dmem_waddr,</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">    6066370 :     output          [31: 0] dmem_wdata,</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">     435226 :     output          [ 3: 0] dmem_wstrb,</span></a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">    3633026 :     output                  dmem_rready,</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">         55 :     input                   dmem_rvalid,</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">  147217606 :     output          [31: 0] dmem_raddr,</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">    3633026 :     input                   dmem_rresp,</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">   10392778 :     input           [31: 0] dmem_rdata,</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">          2 :     output                  ex_irq</span></a>
<a name="56"><span class="lineNum">      56 </span>            : );</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            :     `include                &quot;opcode.vh&quot;</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">       1650 :     wire                    timer_irq;</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">         55 :     wire                    timer_en;</span></a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">      13820 :     wire                    twready;</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">         55 :     wire                    twvalid;</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">    2173696 :     wire            [31: 0] twaddr;</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">    6066370 :     wire            [31: 0] twdata;</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">     435226 :     wire            [ 3: 0] twstrb;</span></a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">         66 :     wire                    trready;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">         55 :     wire                    trvalid;</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">  147217606 :     wire            [31: 0] traddr;</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">         66 :     wire                    trresp;</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">         60 :     wire            [31: 0] trdata;</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">    1676684 :     wire                    dwready;</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">         55 :     wire                    dwvalid;</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">    2173696 :     wire            [31: 0] dwaddr;</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">    6066370 :     wire            [31: 0] dwdata;</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">     435226 :     wire            [ 3: 0] dwstrb;</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">    3633092 :     wire                    drready;</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">         55 :     wire                    drvalid;</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">  147217606 :     wire            [31: 0] draddr;</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">         55 :     wire                    drresp;</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">   11400130 :     wire            [31: 0] drdata;</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">      78790 :     reg                     data_sel;</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">          2 :     wire                    sw_irq;</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :     assign dmem_wready      = dwready &amp;&amp; (dwaddr[31:28] != MMIO_BASE);</a>
<a name="90"><span class="lineNum">      90 </span>            :     assign dwvalid          = (dwaddr[31:28] == MMIO_BASE) ? twvalid : dmem_wvalid;</a>
<a name="91"><span class="lineNum">      91 </span>            :     assign dmem_waddr       = dwaddr;</a>
<a name="92"><span class="lineNum">      92 </span>            :     assign dmem_wdata       = dwdata;</a>
<a name="93"><span class="lineNum">      93 </span>            :     assign dmem_wstrb       = dwstrb;</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            :     assign dmem_rready      = drready &amp;&amp; (draddr[31:28] != MMIO_BASE);</a>
<a name="96"><span class="lineNum">      96 </span>            :     assign drvalid          = (draddr[31:28] == MMIO_BASE) ? trvalid : dmem_rvalid;</a>
<a name="97"><span class="lineNum">      97 </span>            :     assign dmem_raddr       = draddr;</a>
<a name="98"><span class="lineNum">      98 </span>            :     assign drresp           = 1'b1; // FIXME dmem_rresp;</a>
<a name="99"><span class="lineNum">      99 </span>            :     assign drdata           = data_sel ? trdata : dmem_rdata; // FIXME</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb)</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">   14743597 : begin</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">        110 :     if (!resetb)</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">         55 :         data_sel            &lt;= 1'b0;</span></a>
<a name="105"><span class="lineNum">     105 </span>            :     else</a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">   14743542 :         data_sel            &lt;= (draddr[31:28] == MMIO_BASE) ? 1'b1 : 1'b0;</span></a>
<a name="107"><span class="lineNum">     107 </span>            : end</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :     riscv riscv(</a>
<a name="110"><span class="lineNum">     110 </span>            :         .clk                (clk),</a>
<a name="111"><span class="lineNum">     111 </span>            :         .resetb             (resetb),</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            :         .stall              (stall),</a>
<a name="114"><span class="lineNum">     114 </span>            :         .exception          (exception),</a>
<a name="115"><span class="lineNum">     115 </span>            :         .timer_en           (timer_en),</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            :         .timer_irq          (timer_irq),</a>
<a name="118"><span class="lineNum">     118 </span>            :         .sw_irq             (sw_irq),</a>
<a name="119"><span class="lineNum">     119 </span>            :         .interrupt          (interrupt),</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            :         .imem_ready         (imem_ready),</a>
<a name="122"><span class="lineNum">     122 </span>            :         .imem_valid         (imem_valid),</a>
<a name="123"><span class="lineNum">     123 </span>            :         .imem_addr          (imem_addr),</a>
<a name="124"><span class="lineNum">     124 </span>            :         .imem_rresp         (imem_rresp),</a>
<a name="125"><span class="lineNum">     125 </span>            :         .imem_rdata         (imem_rdata),</a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span>            :         .dmem_wready        (dwready),</a>
<a name="128"><span class="lineNum">     128 </span>            :         .dmem_wvalid        (dwvalid),</a>
<a name="129"><span class="lineNum">     129 </span>            :         .dmem_waddr         (dwaddr),</a>
<a name="130"><span class="lineNum">     130 </span>            :         .dmem_wdata         (dwdata),</a>
<a name="131"><span class="lineNum">     131 </span>            :         .dmem_wstrb         (dwstrb),</a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span>            :         .dmem_rready        (drready),</a>
<a name="134"><span class="lineNum">     134 </span>            :         .dmem_rvalid        (drvalid),</a>
<a name="135"><span class="lineNum">     135 </span>            :         .dmem_raddr         (draddr),</a>
<a name="136"><span class="lineNum">     136 </span>            :         .dmem_rresp         (drresp),</a>
<a name="137"><span class="lineNum">     137 </span>            :         .dmem_rdata         (drdata)</a>
<a name="138"><span class="lineNum">     138 </span>            :     );</a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span>            :     assign twready          = dwready &amp;&amp; (dwaddr[31:28] == MMIO_BASE);</a>
<a name="141"><span class="lineNum">     141 </span>            :     assign twaddr           = dwaddr;</a>
<a name="142"><span class="lineNum">     142 </span>            :     assign twdata           = dwdata;</a>
<a name="143"><span class="lineNum">     143 </span>            :     assign twstrb           = dwstrb;</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            :     assign trready          = drready &amp;&amp; (draddr[31:28] == MMIO_BASE);</a>
<a name="146"><span class="lineNum">     146 </span>            :     assign traddr           = draddr;</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :     clint clint(</a>
<a name="149"><span class="lineNum">     149 </span>            :         .clk                (clk),</a>
<a name="150"><span class="lineNum">     150 </span>            :         .resetb             (resetb),</a>
<a name="151"><span class="lineNum">     151 </span>            :         .timer_en           (timer_en),</a>
<a name="152"><span class="lineNum">     152 </span>            : </a>
<a name="153"><span class="lineNum">     153 </span>            :         .wready             (twready),</a>
<a name="154"><span class="lineNum">     154 </span>            :         .wvalid             (twvalid),</a>
<a name="155"><span class="lineNum">     155 </span>            :         .waddr              (twaddr),</a>
<a name="156"><span class="lineNum">     156 </span>            :         .wdata              (twdata),</a>
<a name="157"><span class="lineNum">     157 </span>            :         .wstrb              (twstrb),</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            :         .rready             (trready),</a>
<a name="160"><span class="lineNum">     160 </span>            :         .rvalid             (trvalid),</a>
<a name="161"><span class="lineNum">     161 </span>            :         .raddr              (traddr),</a>
<a name="162"><span class="lineNum">     162 </span>            :         .rresp              (trresp),</a>
<a name="163"><span class="lineNum">     163 </span>            :         .rdata              (trdata),</a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            :         .timer_irq          (timer_irq),</a>
<a name="166"><span class="lineNum">     166 </span>            :         .sw_irq             (sw_irq),</a>
<a name="167"><span class="lineNum">     167 </span>            :         .ex_irq             (ex_irq)</a>
<a name="168"><span class="lineNum">     168 </span>            :     );</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            : endmodule</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>

</body>
</html>
