0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR.autotb.v,1650280484,systemVerilog,,,C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/fifo_para.vh,apatb_cpp_FIR_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR.v,1650279978,systemVerilog,,,,cpp_FIR,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR_CFir_int_int_int_c.v,1650279978,systemVerilog,,,,cpp_FIR_CFir_int_int_int_c,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR_fir1_shift_reg.v,1650279978,systemVerilog,,,,cpp_FIR_fir1_shift_reg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR_flow_control_loop_pipe.v,1650279978,systemVerilog,,,,cpp_FIR_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR_mul_16s_32s_32_1_1.v,1650279978,systemVerilog,,,,cpp_FIR_mul_16s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/csv_file_dump.svh,1650280484,verilog,,,,,,,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/dataflow_monitor.sv,1650280484,systemVerilog,C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/dump_file_agent.svh;C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/csv_file_dump.svh;C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/sample_agent.svh;C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/sample_manager.svh;C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/dump_file_agent.svh,1650280484,verilog,,,,,,,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/fifo_para.vh,1650280484,verilog,,,,,,,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/loop_sample_agent.svh,1650280484,verilog,,,,,,,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/nodf_module_interface.svh,1650280484,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/nodf_module_monitor.svh,1650280484,verilog,,,,,,,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/sample_agent.svh,1650280484,verilog,,,,,,,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/sample_manager.svh,1650280484,verilog,,,,,,,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/upc_loop_interface.svh,1650280484,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/upc_loop_monitor.svh,1650280484,verilog,,,,,,,,,,,,
