
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002422                       # Number of seconds simulated
sim_ticks                                  2421503000                       # Number of ticks simulated
final_tick                                 2421503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172645                       # Simulator instruction rate (inst/s)
host_op_rate                                   176263                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18874444                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742624                       # Number of bytes of host memory used
host_seconds                                   128.30                       # Real time elapsed on the host
sim_insts                                    22149579                       # Number of instructions simulated
sim_ops                                      22613667                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            21056                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            67200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             8640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             4480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            10688                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             2240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data            10560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             5696                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data            15616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             4160                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data            14848                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst             1152                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data            15744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst             1984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            12352                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.inst             4480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.data             7616                       # Number of bytes read from this memory
system.physmem.bytes_read::total               211456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        21056                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         2240                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         5696                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         4160                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst         1984                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu8.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           48192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        11968                       # Number of bytes written to this memory
system.physmem.bytes_written::total             11968                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               329                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1050                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                46                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               135                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                70                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               167                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                35                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data               165                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                89                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data               244                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                65                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data               232                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                18                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data               246                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst                31                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data               193                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.inst                70                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.data               119                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3304                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             187                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  187                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             8695426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data            27751359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst             1215774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             3568032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst             1850091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             4413788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              925045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             4360928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst             2352258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             6448887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst             1717941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             6131729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst              475738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             6501747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst              819326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data             5100964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.inst             1850091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.data             3145154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                87324278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        8695426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst        1215774                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst        1850091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         925045                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst        2352258                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst        1717941                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst         475738                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst         819326                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu8.inst        1850091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19901689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4942385                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4942385                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4942385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            8695426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data           27751359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst            1215774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            3568032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst            1850091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            4413788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             925045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            4360928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst            2352258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            6448887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst            1717941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            6131729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst             475738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            6501747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst             819326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data            5100964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.inst            1850091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.data            3145154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               92266662                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                1199697                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1194345                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              753                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1193133                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1192658                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.960189                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2501                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                59                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               21120                       # Number of system calls
system.cpu0.numCycles                         2421504                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             13254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       5989641                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1199697                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1195159                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2400065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1582                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7101                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  275                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           2414275                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.483119                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.542763                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   17102      0.71%      0.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2866      0.12%      0.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1190854     49.33%     50.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1203453     49.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2414275                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.495435                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.473521                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   12104                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5622                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  2395391                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  552                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   606                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2493                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  205                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               5991557                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  417                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   606                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   12773                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    511                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2739                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2395193                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2453                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               5990465                       # Number of instructions processed by rename
system.cpu0.rename.SQFullEvents                  2349                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            5992371                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             27542664                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         5992467                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              5984164                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    8180                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                63                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            64                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1108                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2380698                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1194046                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1187912                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1187850                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   5988439                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 87                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  5986731                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              142                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           5260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        12606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      2414275                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.479722                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.735717                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              16078      0.67%      0.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             303876     12.59%     13.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             600108     24.86%     38.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1494213     61.89%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2414275                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2412408     40.30%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2380485     39.76%     80.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1193829     19.94%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               5986731                       # Type of FU issued
system.cpu0.iq.rate                          2.472319                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          14387845                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          5993786                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      5985480                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               5986715                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1187910                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1311                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          516                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   606                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    401                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  115                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            5988546                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              437                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2380698                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1194046                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                59                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            16                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          525                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 605                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              5986028                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2380257                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              701                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           20                       # number of nop insts executed
system.cpu0.iew.exec_refs                     3573973                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1198132                       # Number of branches executed
system.cpu0.iew.exec_stores                   1193716                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.472029                       # Inst execution rate
system.cpu0.iew.wb_sent                       5985596                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      5985496                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  3586695                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  3598151                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.471809                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.996816                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           5280                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              568                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      2413293                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.479287                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.586918                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        17190      0.71%      0.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1196419     49.58%     50.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3389      0.14%     50.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       302826     12.55%     62.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       596183     24.70%     87.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       297091     12.31%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           75      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           26      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           94      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      2413293                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             5979811                       # Number of instructions committed
system.cpu0.commit.committedOps               5983246                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3572905                       # Number of memory references committed
system.cpu0.commit.loads                      2379379                       # Number of loads committed
system.cpu0.commit.membars                         28                       # Number of memory barriers committed
system.cpu0.commit.branches                   1197772                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  4789967                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2204                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         2410332     40.28%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2379379     39.77%     80.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1193526     19.95%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          5983246                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   94                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     8401412                       # The number of ROB reads
system.cpu0.rob.rob_writes                   11978061                       # The number of ROB writes
system.cpu0.timesIdled                            229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    5979811                       # Number of Instructions Simulated
system.cpu0.committedOps                      5983246                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.404947                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.404947                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.469462                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.469462                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 5984957                       # number of integer regfile reads
system.cpu0.int_regfile_writes                2403045                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1296                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                 25097236                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 3583575                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                3642364                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    58                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              606                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          241.746943                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2379656                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              793                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          3000.827238                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         26875000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   241.746943                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.472162                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.472162                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          187                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.365234                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4772421                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4772421                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1191924                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1191924                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1188977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1188977                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           27                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           27                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2380901                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2380901                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2380901                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2380901                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          212                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4478                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4478                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4690                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4690                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4690                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4690                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      8585487                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      8585487                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    224246999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    224246999                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    232832486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    232832486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    232832486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    232832486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1192136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1192136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1193455                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1193455                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2385591                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2385591                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2385591                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2385591                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000178                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.003752                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003752                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001966                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001966                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001966                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 40497.580189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40497.580189                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50077.489728                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50077.489728                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49644.453305                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49644.453305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49644.453305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49644.453305                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          528                       # number of writebacks
system.cpu0.dcache.writebacks::total              528                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           58                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3506                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3506                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          154                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          972                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          972                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1126                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1126                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6078509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6078509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     53229500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     53229500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     59308009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     59308009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     59308009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     59308009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000814                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000814                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000472                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000472                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000472                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000472                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 39470.837662                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39470.837662                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54762.860082                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54762.860082                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52671.411190                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52671.411190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52671.411190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52671.411190                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               58                       # number of replacements
system.cpu0.icache.tags.tagsinuse          293.859276                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6678                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              354                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.864407                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   293.859276                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.573944                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.573944                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          296                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          296                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            14556                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           14556                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6678                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6678                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6678                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6678                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6678                       # number of overall hits
system.cpu0.icache.overall_hits::total           6678                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          423                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          423                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          423                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           423                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          423                       # number of overall misses
system.cpu0.icache.overall_misses::total          423                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     21805999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21805999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     21805999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21805999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     21805999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21805999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7101                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7101                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7101                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7101                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7101                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7101                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.059569                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.059569                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.059569                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.059569                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.059569                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.059569                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51550.825059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51550.825059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51550.825059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51550.825059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51550.825059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51550.825059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           69                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           69                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           69                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          354                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18615501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18615501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18615501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18615501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18615501                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18615501                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.049852                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.049852                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.049852                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.049852                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.049852                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.049852                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52586.161017                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52586.161017                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52586.161017                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52586.161017                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52586.161017                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52586.161017                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 886366                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           812030                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            21190                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              786462                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 769247                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.811083                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  28896                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              6444                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         2377709                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            166659                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       4326278                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     886366                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            798143                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      2186383                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  44906                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          356                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   137634                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 4348                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           2375858                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.857860                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.201677                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  620935     26.14%     26.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   45448      1.91%     28.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  759861     31.98%     60.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  949614     39.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2375858                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.372782                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.819515                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  135329                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               607064                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1588909                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                22555                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 22001                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               20877                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  614                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               4053524                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  867                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 22001                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  162425                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  18078                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        577985                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1584087                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                11282                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               3994743                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   204                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                     5                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            4096567                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             18994029                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         4700691                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              3850472                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  246065                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             17341                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         17165                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    59291                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1467129                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             738493                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           700768                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          694833                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   3915004                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              24778                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  3881389                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1986                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         150004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       298555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          7184                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2375858                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.633679                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.267167                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             744236     31.32%     31.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             269335     11.34%     42.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             474807     19.98%     62.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             887480     37.35%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2375858                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1692738     43.61%     43.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 250      0.01%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1456658     37.53%     81.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             731743     18.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               3881389                       # Type of FU issued
system.cpu1.iq.rate                          1.632407                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          10140619                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          4089886                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      3853354                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               3881389                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          691044                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        29849                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        12002                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          369                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 22001                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  12681                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                10182                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            3940032                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            14325                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1467129                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              738493                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             16973                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   107                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           123                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         12967                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         8291                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               21258                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              3863871                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1454166                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            17515                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                          250                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2184118                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  780819                       # Number of branches executed
system.cpu1.iew.exec_stores                    729952                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.625039                       # Inst execution rate
system.cpu1.iew.wb_sent                       3855383                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      3853354                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  2259716                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2362192                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.620616                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.956618                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         150036                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          17594                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            20738                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2346137                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.615415                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.825152                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       864533     36.85%     36.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       715610     30.50%     67.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       108990      4.65%     72.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        83817      3.57%     75.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       276668     11.79%     87.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       287811     12.27%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         4647      0.20%     99.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1152      0.05%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2909      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2346137                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             3759515                       # Number of instructions committed
system.cpu1.commit.committedOps               3789986                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2163756                       # Number of memory references committed
system.cpu1.commit.loads                      1437270                       # Number of loads committed
system.cpu1.commit.membars                       5628                       # Number of memory barriers committed
system.cpu1.commit.branches                    766483                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  3038489                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                4843                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1625983     42.90%     42.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            247      0.01%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1437270     37.92%     80.83% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        726486     19.17%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3789986                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2909                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     6267689                       # The number of ROB reads
system.cpu1.rob.rob_writes                    7910261                       # The number of ROB writes
system.cpu1.timesIdled                            182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       43794                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    3759283                       # Number of Instructions Simulated
system.cpu1.committedOps                      3789754                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.632490                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.632490                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.581053                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.581053                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 4531071                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1619016                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 15956594                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 2297258                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                2324949                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 42028                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements              207                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          252.550659                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1444378                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              523                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2761.717017                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   252.550659                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.493263                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.493263                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2977193                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2977193                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       735939                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         735939                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       712428                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        712428                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5017                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5017                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          806                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          806                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1448367                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1448367                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1448367                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1448367                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        12333                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12333                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3026                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3026                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         9462                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9462                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2156                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        15359                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15359                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        15359                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15359                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    311404013                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    311404013                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    105626693                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    105626693                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    285593309                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    285593309                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     35680977                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     35680977                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      7752994                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      7752994                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    417030706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    417030706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    417030706                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    417030706                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       748272                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       748272                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       715454                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       715454                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        14479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        14479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1463726                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1463726                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1463726                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1463726                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.016482                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016482                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.004229                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004229                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.653498                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.653498                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.727887                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.727887                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.010493                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010493                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.010493                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010493                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 25249.656450                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25249.656450                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 34906.375744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34906.375744                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 30183.186324                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30183.186324                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16549.618275                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16549.618275                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 27152.204310                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27152.204310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27152.204310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27152.204310                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           66                       # number of writebacks
system.cpu1.dcache.writebacks::total               66                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         5836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5836                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         1650                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1650                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         2019                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2019                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         7486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         7486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7486                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         6497                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6497                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1376                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1376                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         7443                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7443                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         7873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         7873                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7873                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    122474591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122474591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     54305747                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     54305747                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    209832130                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    209832130                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     30597523                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     30597523                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      6559506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      6559506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    176780338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    176780338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    176780338                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    176780338                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.001923                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001923                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.514055                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.514055                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.727887                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.727887                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.005379                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005379                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.005379                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005379                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18850.945205                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18850.945205                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 39466.385901                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 39466.385901                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 28191.875588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28191.875588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 14191.801020                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14191.801020                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22453.999492                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22453.999492                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22453.999492                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22453.999492                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              778                       # number of replacements
system.cpu1.icache.tags.tagsinuse          366.874855                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             136371                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1179                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           115.666667                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   366.874855                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.716552                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.716552                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           276447                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          276447                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       136371                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         136371                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       136371                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          136371                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       136371                       # number of overall hits
system.cpu1.icache.overall_hits::total         136371                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1263                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1263                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1263                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1263                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1263                       # number of overall misses
system.cpu1.icache.overall_misses::total         1263                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     24114874                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     24114874                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     24114874                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     24114874                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     24114874                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     24114874                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       137634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       137634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       137634                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       137634                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       137634                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       137634                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009177                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009177                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009177                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009177                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009177                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009177                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 19093.328583                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19093.328583                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 19093.328583                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19093.328583                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 19093.328583                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19093.328583                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           84                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           84                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           84                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1179                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1179                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1179                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1179                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1179                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1179                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     19368097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19368097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     19368097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19368097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     19368097                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19368097                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.008566                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008566                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.008566                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008566                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.008566                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008566                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 16427.563189                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16427.563189                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 16427.563189                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16427.563189                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 16427.563189                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16427.563189                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 752040                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           644120                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            30197                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              624530                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 600620                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.171521                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  40741                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              9163                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         2377515                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            235052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       3621795                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     752040                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            641361                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      2107208                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  64246                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          642                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   199361                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 6137                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           2375034                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.577770                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.302950                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  887823     37.38%     37.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   65666      2.76%     40.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  583044     24.55%     64.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  838501     35.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             2375034                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.316313                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.523353                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  190025                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               872306                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  1248346                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                32727                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 31630                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved               31332                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  628                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               3235164                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  955                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                 31630                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  228276                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  23673                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        832911                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  1242205                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                16339                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               3152322                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                   233                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                    19                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            3299451                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             14878855                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         3655269                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              2948270                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  351150                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             24867                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         24709                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    86175                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1074741                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             542366                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           489969                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          481881                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   3038420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              35311                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  2988723                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             2767                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         217958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       440101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         10042                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      2375034                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.258392                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.279852                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            1065924     44.88%     44.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             281192     11.84%     56.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             376223     15.84%     72.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             651695     27.44%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        2375034                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1396072     46.71%     46.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 387      0.01%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1060045     35.47%     82.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             532219     17.81%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               2988723                       # Type of FU issued
system.cpu2.iq.rate                          1.257079                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           8355244                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          3291820                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      2947453                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               2988723                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          476336                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        44187                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        18336                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          546                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 31630                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  16376                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                14449                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            3074367                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            20661                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1074741                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              542366                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             24359                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   106                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   13                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           169                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         19637                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        10817                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               30454                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              2963202                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1056074                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            25518                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                          636                       # number of nop insts executed
system.cpu2.iew.exec_refs                     1585813                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  603955                       # Number of branches executed
system.cpu2.iew.exec_stores                    529739                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.246344                       # Inst execution rate
system.cpu2.iew.wb_sent                       2950523                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      2947453                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  1696357                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1845511                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.239720                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.919180                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         218049                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          25269                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            29704                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      2331811                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.224939                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.739268                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1198695     51.41%     51.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       552025     23.67%     75.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       117625      5.04%     80.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        51795      2.22%     82.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       167724      7.19%     89.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       231062      9.91%     99.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         6753      0.29%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2113      0.09%     99.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         4019      0.17%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      2331811                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             2815660                       # Number of instructions committed
system.cpu2.commit.committedOps               2856327                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1554568                       # Number of memory references committed
system.cpu2.commit.loads                      1030543                       # Number of loads committed
system.cpu2.commit.membars                       7997                       # Number of memory barriers committed
system.cpu2.commit.branches                    583254                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  2294095                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                6973                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1301379     45.56%     45.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            380      0.01%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     45.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1030543     36.08%     81.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        524025     18.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          2856327                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 4019                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     5378183                       # The number of ROB reads
system.cpu2.rob.rob_writes                    6192720                       # The number of ROB writes
system.cpu2.timesIdled                            189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       43988                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    2815080                       # Number of Instructions Simulated
system.cpu2.committedOps                      2855747                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.844564                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.844564                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.184043                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.184043                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 3407009                       # number of integer regfile reads
system.cpu2.int_regfile_writes                1289769                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 12058967                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 1749977                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                1742804                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 60040                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements              392                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          295.829386                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1038235                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              773                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1343.124191                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   295.829386                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.577792                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.577792                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          301                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2204919                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2204919                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       541118                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         541118                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       503712                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        503712                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         7452                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7452                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          922                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          922                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1044830                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1044830                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1044830                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1044830                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        17222                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17222                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4624                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4624                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        13479                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        13479                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         3256                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3256                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        21846                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         21846                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        21846                       # number of overall misses
system.cpu2.dcache.overall_misses::total        21846                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    427044567                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    427044567                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    161177058                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    161177058                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    400962728                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    400962728                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     54456973                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     54456973                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     10943004                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     10943004                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    588221625                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    588221625                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    588221625                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    588221625                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       558340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       558340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       508336                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       508336                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        20931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4178                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4178                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1066676                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1066676                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1066676                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1066676                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.030845                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030845                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.009096                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009096                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.643973                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.643973                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.779320                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.779320                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.020480                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020480                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020480                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020480                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 24796.456103                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24796.456103                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 34856.630190                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34856.630190                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 29747.216262                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29747.216262                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 16725.114558                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16725.114558                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 26925.827383                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26925.827383                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 26925.827383                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26925.827383                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu2.dcache.writebacks::total               91                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         7833                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7833                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         2392                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2392                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         2936                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         2936                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        10225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        10225                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10225                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         9389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         9389                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2232                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2232                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        10543                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        10543                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         3256                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3256                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        11621                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        11621                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        11621                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        11621                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    176182226                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    176182226                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     87505858                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     87505858                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    286812753                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    286812753                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     46761527                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     46761527                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      9178496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      9178496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    263688084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    263688084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    263688084                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    263688084                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.016816                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016816                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.004391                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004391                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.503703                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.503703                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.779320                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.779320                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.010895                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010895                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.010895                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010895                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 18764.748749                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18764.748749                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 39205.133513                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39205.133513                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 27204.093048                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27204.093048                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 14361.648342                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14361.648342                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22690.653472                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22690.653472                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 22690.653472                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22690.653472                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              728                       # number of replacements
system.cpu2.icache.tags.tagsinuse          368.287586                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             198150                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1126                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           175.976909                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   368.287586                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.719312                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.719312                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           399849                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          399849                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       198150                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         198150                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       198150                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          198150                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       198150                       # number of overall hits
system.cpu2.icache.overall_hits::total         198150                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1211                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1211                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1211                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1211                       # number of overall misses
system.cpu2.icache.overall_misses::total         1211                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     24066368                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24066368                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     24066368                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24066368                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     24066368                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24066368                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       199361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       199361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       199361                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       199361                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       199361                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       199361                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006074                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006074                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006074                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006074                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006074                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006074                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 19873.136251                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19873.136251                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 19873.136251                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19873.136251                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 19873.136251                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19873.136251                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           84                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           84                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           84                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1127                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1127                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1127                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1127                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1127                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1127                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     19306601                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19306601                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     19306601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19306601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     19306601                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19306601                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.005653                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005653                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.005653                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005653                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 17130.968057                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17130.968057                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 17130.968057                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17130.968057                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 17130.968057                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17130.968057                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 657665                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           525626                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            37004                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              499425                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 470301                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.168494                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  49818                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             11380                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         2377285                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            287430                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       3109589                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     657665                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            520119                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      2048466                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  78936                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          714                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                   245523                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 7112                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           2376079                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.371916                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.337590                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1086763     45.74%     45.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   80145      3.37%     49.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  447877     18.85%     67.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  761294     32.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             2376079                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.276645                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.308042                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  230314                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              1070824                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   996882                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                39162                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 38897                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved               38269                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                  712                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               2628607                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1074                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                 38897                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  277248                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  26404                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       1025428                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   988648                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                19454                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               2526186                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   236                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            2711091                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             11814463                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         2871906                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              2282303                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  428772                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             30393                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         30215                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   103765                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              780947                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             395057                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           331540                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          319681                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   2387413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              43281                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  2327264                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             3216                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         266807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       535609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         12259                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      2376079                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.979456                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.213665                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            1306252     54.98%     54.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             281009     11.83%     66.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             320199     13.48%     80.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             468619     19.72%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        2376079                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1180429     50.72%     50.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 488      0.02%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              763378     32.80%     83.54% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             382969     16.46%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               2327264                       # Type of FU issued
system.cpu3.iq.rate                          0.978959                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           7033822                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          2697621                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      2276378                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               2327264                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          315457                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        53841                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        22057                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          726                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 38897                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  17912                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                17381                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            2431190                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            25164                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               780947                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts              395057                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             29822                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    92                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   24                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           169                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         24587                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        12714                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               37301                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              2295891                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               758308                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            31372                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                          496                       # number of nop insts executed
system.cpu3.iew.exec_refs                     1138417                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  472526                       # Number of branches executed
system.cpu3.iew.exec_stores                    380109                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.965762                       # Inst execution rate
system.cpu3.iew.wb_sent                       2280210                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      2276378                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  1279325                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1471009                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.957554                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.869692                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts         266843                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          31021                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            36433                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      2323089                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.931669                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.572050                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1427508     61.45%     61.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       450151     19.38%     80.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       101047      4.35%     85.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        43602      1.88%     87.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       152037      6.54%     93.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       132260      5.69%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         8546      0.37%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2929      0.13%     99.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         5009      0.22%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      2323089                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             2114262                       # Number of instructions committed
system.cpu3.commit.committedOps               2164350                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1100105                       # Number of memory references committed
system.cpu3.commit.loads                       727105                       # Number of loads committed
system.cpu3.commit.membars                       9935                       # Number of memory barriers committed
system.cpu3.commit.branches                    447292                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  1742847                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                8421                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1063763     49.15%     49.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            482      0.02%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         727105     33.59%     82.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        373000     17.23%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          2164350                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 5009                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     4718229                       # The number of ROB reads
system.cpu3.rob.rob_writes                    4916255                       # The number of ROB writes
system.cpu3.timesIdled                            169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       44218                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    2113793                       # Number of Instructions Simulated
system.cpu3.committedOps                      2163881                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.124654                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.124654                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.889163                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.889163                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 2570879                       # number of integer regfile reads
system.cpu3.int_regfile_writes                1047005                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  9164084                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 1347366                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                1312340                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 73280                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements              565                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          317.258668                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             763593                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              968                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           788.835744                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   317.258668                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.619646                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.619646                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1629494                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1629494                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       396289                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         396289                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       348154                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        348154                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         9129                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9129                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1030                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1030                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       744443                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          744443                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       744443                       # number of overall hits
system.cpu3.dcache.overall_hits::total         744443                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        20576                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20576                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         5901                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5901                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        16326                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        16326                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         4251                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4251                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        26477                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26477                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        26477                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26477                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    498356547                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    498356547                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    203159880                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    203159880                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    485078788                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    485078788                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     71513459                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     71513459                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data     14132497                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     14132497                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    701516427                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    701516427                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    701516427                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    701516427                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       416865                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       416865                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       354055                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       354055                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        25455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        25455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5281                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5281                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       770920                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       770920                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       770920                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       770920                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.049359                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.049359                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.016667                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016667                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.641367                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.641367                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.804961                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.804961                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.034345                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034345                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.034345                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.034345                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 24220.283194                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24220.283194                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 34428.042705                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34428.042705                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 29712.041406                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29712.041406                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 16822.737944                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16822.737944                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 26495.313933                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26495.313933                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 26495.313933                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26495.313933                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          143                       # number of writebacks
system.cpu3.dcache.writebacks::total              143                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         9081                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9081                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         3080                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3080                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data         3518                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         3518                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        12161                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12161                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        12161                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12161                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        11495                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        11495                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2821                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2821                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        12808                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        12808                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         4251                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4251                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        14316                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        14316                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        14316                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        14316                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    210048846                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    210048846                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    112284031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    112284031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    349544946                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    349544946                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     61516041                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     61516041                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data     11776003                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     11776003                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    322332877                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    322332877                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    322332877                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    322332877                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.027575                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.027575                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.007968                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007968                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.503162                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.503162                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.804961                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.804961                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.018570                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.018570                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.018570                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.018570                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 18273.061853                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18273.061853                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 39802.917760                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39802.917760                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 27291.141943                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27291.141943                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 14470.957657                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14470.957657                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 22515.568385                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22515.568385                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 22515.568385                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22515.568385                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              801                       # number of replacements
system.cpu3.icache.tags.tagsinuse          368.287800                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             244242                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1202                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           203.196339                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   368.287800                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.719312                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.719312                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           492249                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          492249                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       244242                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         244242                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       244242                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          244242                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       244242                       # number of overall hits
system.cpu3.icache.overall_hits::total         244242                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1281                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1281                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1281                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1281                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1281                       # number of overall misses
system.cpu3.icache.overall_misses::total         1281                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     22843376                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     22843376                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     22843376                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     22843376                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     22843376                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     22843376                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       245523                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       245523                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       245523                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       245523                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       245523                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       245523                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.005217                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005217                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.005217                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005217                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.005217                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005217                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 17832.455894                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17832.455894                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 17832.455894                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17832.455894                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 17832.455894                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17832.455894                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           78                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           78                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           78                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1203                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1203                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1203                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1203                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1203                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1203                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     18123084                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     18123084                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     18123084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     18123084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     18123084                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     18123084                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.004900                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004900                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.004900                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004900                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.004900                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004900                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15064.907731                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15064.907731                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15064.907731                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15064.907731                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15064.907731                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15064.907731                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                 571015                       # Number of BP lookups
system.cpu4.branchPred.condPredicted           413663                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect            42389                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups              389285                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                 354497                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.063617                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                  59227                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             13548                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                         2377091                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles            339809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                       2659612                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                     571015                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches            413724                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                      1989819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                  90590                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          249                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                   293834                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                 8172                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples           2375179                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.197848                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.342911                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                 1254661     52.82%     52.82% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   94507      3.98%     56.80% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                  327437     13.79%     70.59% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                  698574     29.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total             2375179                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.240216                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.118852                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                  271246                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              1231087                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                   783313                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                44861                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                 44672                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved               46822                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                  751                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts               2119736                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1160                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                 44672                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                  324298                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                  31241                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1178465                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                   774441                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                22062                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts               2003887                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                   260                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands            2225881                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups              9240697                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups         2214359                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps              1728103                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                  497762                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             34197                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         34013                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                   117005                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads              521972                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores             267017                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           188690                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          177007                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                   1843393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded              49054                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                  1769964                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued             3797                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined         312488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined       637836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved         13518                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples      2375179                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.745192                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.106792                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            1505784     63.40%     63.40% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1             297538     12.53%     75.92% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2             243145     10.24%     86.16% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             328712     13.84%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total        2375179                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              1014748     57.33%     57.33% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                 676      0.04%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.37% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead              501322     28.32%     85.69% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite             253218     14.31%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total               1769964                       # Type of FU issued
system.cpu4.iq.rate                          0.744592                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads           5918904                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes          2205051                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      1711141                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses               1769964                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          169586                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads        63149                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores        26661                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads          841                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                 44672                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                  21133                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                19618                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts            1893417                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts            28856                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts               521972                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts              267017                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             33534                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                   141                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           171                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect         28832                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect        13900                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts               42732                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              1733672                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts               495106                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts            36292                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          970                       # number of nop insts executed
system.cpu4.iew.exec_refs                      744976                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                  359763                       # Number of branches executed
system.cpu4.iew.exec_stores                    249870                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.729325                       # Inst execution rate
system.cpu4.iew.wb_sent                       1715681                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      1711141                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   925514                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  1179199                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.719847                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.784867                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts         312604                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls          35535                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts            41766                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples      2313399                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.683340                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.387769                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      1621888     70.11%     70.11% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1       361062     15.61%     85.72% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2        98156      4.24%     89.96% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3        44457      1.92%     91.88% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4        88627      3.83%     95.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        77233      3.34%     99.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6        11157      0.48%     99.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7         4073      0.18%     99.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         6746      0.29%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total      2313399                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             1514954                       # Number of instructions committed
system.cpu4.commit.committedOps               1580839                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                        699178                       # Number of memory references committed
system.cpu4.commit.loads                       458822                       # Number of loads committed
system.cpu4.commit.membars                      11677                       # Number of memory barriers committed
system.cpu4.commit.branches                    330744                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  1282904                       # Number of committed integer instructions.
system.cpu4.commit.function_calls               11409                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu          880992     55.73%     55.73% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult            669      0.04%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.77% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead         458822     29.02%     84.80% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite        240356     15.20%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          1580839                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 6746                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                     4163319                       # The number of ROB reads
system.cpu4.rob.rob_writes                    3849666                       # The number of ROB writes
system.cpu4.timesIdled                            179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       44412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    1514068                       # Number of Instructions Simulated
system.cpu4.committedOps                      1579953                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.570003                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.570003                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.636942                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.636942                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                 1858373                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 854975                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                  6686074                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 1000962                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                 930317                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 81032                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements              900                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          326.986372                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             508253                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             1316                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           386.210486                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   326.986372                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.638645                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.638645                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          260                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1129591                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1129591                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       273247                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         273247                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       211140                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        211140                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        10925                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        10925                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         1312                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1312                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data       484387                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          484387                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       484387                       # number of overall hits
system.cpu4.dcache.overall_hits::total         484387                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        23189                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        23189                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         7928                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7928                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data        17433                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        17433                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         5096                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         5096                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        31117                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         31117                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        31117                       # number of overall misses
system.cpu4.dcache.overall_misses::total        31117                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    566949633                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    566949633                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    273216893                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    273216893                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data    524085489                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    524085489                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     91798464                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     91798464                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data     14858509                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     14858509                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    840166526                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    840166526                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    840166526                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    840166526                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data       296436                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       296436                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       219068                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       219068                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data        28358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        28358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         6408                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         6408                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       515504                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       515504                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       515504                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       515504                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.078226                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.078226                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.036190                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.036190                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.614747                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.614747                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.795256                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.795256                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.060362                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.060362                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.060362                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.060362                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 24449.076416                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 24449.076416                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 34462.272074                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 34462.272074                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 30062.839959                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 30062.839959                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 18013.827316                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 18013.827316                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27000.241861                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27000.241861                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27000.241861                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27000.241861                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          264                       # number of writebacks
system.cpu4.dcache.writebacks::total              264                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        10140                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10140                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         4030                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         4030                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data         3640                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         3640                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data        14170                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14170                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data        14170                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14170                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        13049                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        13049                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         3898                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         3898                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data        13793                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        13793                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data         5096                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         5096                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        16947                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        16947                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        16947                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        16947                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    240713293                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    240713293                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    151891496                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    151891496                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data    380290449                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    380290449                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     79260536                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     79260536                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data     12651991                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     12651991                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    392604789                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    392604789                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    392604789                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    392604789                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.044020                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.044020                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.017794                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.017794                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.486388                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.486388                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.795256                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.795256                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.032875                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.032875                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.032875                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.032875                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 18446.876619                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 18446.876619                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 38966.520267                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 38966.520267                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 27571.264337                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27571.264337                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 15553.480377                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 15553.480377                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 23166.624712                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 23166.624712                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 23166.624712                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 23166.624712                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              770                       # number of replacements
system.cpu4.icache.tags.tagsinuse          362.357677                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             292597                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1161                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           252.021533                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   362.357677                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.707730                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.707730                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           588830                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          588830                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst       292597                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         292597                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst       292597                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          292597                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst       292597                       # number of overall hits
system.cpu4.icache.overall_hits::total         292597                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         1237                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1237                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         1237                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1237                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         1237                       # number of overall misses
system.cpu4.icache.overall_misses::total         1237                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     23451968                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     23451968                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     23451968                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     23451968                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     23451968                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     23451968                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst       293834                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       293834                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst       293834                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       293834                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst       293834                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       293834                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.004210                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004210                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.004210                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004210                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.004210                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004210                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 18958.745352                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18958.745352                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 18958.745352                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18958.745352                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 18958.745352                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18958.745352                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           75                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           75                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           75                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         1162                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1162                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         1162                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1162                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         1162                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1162                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     18826026                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     18826026                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     18826026                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     18826026                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     18826026                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     18826026                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.003955                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.003955                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.003955                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.003955                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 16201.399312                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 16201.399312                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 16201.399312                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 16201.399312                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 16201.399312                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 16201.399312                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                 541425                       # Number of BP lookups
system.cpu5.branchPred.condPredicted           366344                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect            47915                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups              349122                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                 303700                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            86.989648                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                  63565                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             14735                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                         2376871                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles            379913                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                       2488816                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                     541425                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches            367265                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                      1943702                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 103198                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          946                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                   328243                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                 9213                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples           2376161                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.137661                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.341910                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                 1312767     55.25%     55.25% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                  109121      4.59%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                  268674     11.31%     71.15% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                  685599     28.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total             2376161                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.227789                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.047098                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                  304090                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              1278752                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                   695552                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                46850                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                 50917                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved               54237                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                  845                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts               1909824                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 1225                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                 50917                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                  362397                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                  35015                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1221666                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                   683429                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                22737                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts               1779071                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                   331                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands            2015095                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups              8105072                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups         1921658                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps              1446023                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                  569072                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             36651                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         36491                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                   123279                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads              395287                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores             205325                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           114909                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores          106111                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                   1599221                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded              52146                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                  1507857                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued             4920                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined         367362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined       757126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved         14393                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples      2376161                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        0.634577                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.028114                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            1598620     67.28%     67.28% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1             297228     12.51%     79.79% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2             230310      9.69%     89.48% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3             250003     10.52%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total        2376161                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu               946403     62.76%     62.76% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                 765      0.05%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.82% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead              372086     24.68%     87.49% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite             188603     12.51%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total               1507857                       # Type of FU issued
system.cpu5.iq.rate                          0.634387                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads           5396795                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes          2018856                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses      1439562                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses               1507857                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads           94581                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads        73718                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores        32827                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads          906                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                 50917                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                  24569                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                20315                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts            1652281                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts            31827                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts               395287                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts              205325                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             35794                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                   155                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                   19                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents           183                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect         32617                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect        15904                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts               48521                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts              1466283                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts               364557                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts            41574                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          914                       # number of nop insts executed
system.cpu5.iew.exec_refs                      548742                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                  304940                       # Number of branches executed
system.cpu5.iew.exec_stores                    184185                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.616896                       # Inst execution rate
system.cpu5.iew.wb_sent                       1445824                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                      1439562                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                   752124                       # num instructions producing a value
system.cpu5.iew.wb_consumers                  1045040                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.605654                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.719708                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts         367450                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls          37753                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts            47233                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples      2304027                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     0.557659                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.254399                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      1712507     74.33%     74.33% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1       318827     13.84%     88.16% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2        91187      3.96%     92.12% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3        39035      1.69%     93.82% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4        93577      4.06%     97.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5        23369      1.01%     98.89% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6        11981      0.52%     99.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7         4836      0.21%     99.62% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         8708      0.38%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total      2304027                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts             1209739                       # Number of instructions committed
system.cpu5.commit.committedOps               1284861                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                        494067                       # Number of memory references committed
system.cpu5.commit.loads                       321569                       # Number of loads committed
system.cpu5.commit.membars                      12533                       # Number of memory barriers committed
system.cpu5.commit.branches                    271295                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                  1049793                       # Number of committed integer instructions.
system.cpu5.commit.function_calls               12722                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu          790041     61.49%     61.49% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult            753      0.06%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead         321569     25.03%     86.57% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite        172498     13.43%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total          1284861                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 8708                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                     3900791                       # The number of ROB reads
system.cpu5.rob.rob_writes                    3377789                       # The number of ROB writes
system.cpu5.timesIdled                            146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                            710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       44632                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                    1208882                       # Number of Instructions Simulated
system.cpu5.committedOps                      1284004                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              1.966173                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        1.966173                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.508602                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.508602                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                 1511549                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 770463                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                  5485510                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                  825627                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                 737769                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 83200                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements             1353                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          356.994630                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             378393                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1805                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           209.636011                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   356.994630                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.697255                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.697255                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           884347                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          884347                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       213880                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         213880                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       141779                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        141779                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        11966                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        11966                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         1070                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1070                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data       355659                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          355659                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       355659                       # number of overall hits
system.cpu5.dcache.overall_hits::total         355659                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        25177                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        25177                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         8836                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         8836                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data        17644                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        17644                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         6239                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         6239                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        34013                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         34013                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        34013                       # number of overall misses
system.cpu5.dcache.overall_misses::total        34013                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    571167337                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    571167337                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    269601400                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    269601400                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data    519696655                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    519696655                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data    115869437                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    115869437                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data     13675506                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     13675506                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    840768737                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    840768737                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    840768737                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    840768737                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data       239057                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       239057                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       150615                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       150615                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        29610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        29610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         7309                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7309                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data       389672                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       389672                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data       389672                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       389672                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.105318                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.105318                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.058666                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.058666                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.595880                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.595880                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.853605                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.853605                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.087286                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.087286                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.087286                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.087286                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 22686.076061                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 22686.076061                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 30511.702128                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 30511.702128                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 29454.582578                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 29454.582578                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 18571.796281                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 18571.796281                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 24719.040867                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 24719.040867                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 24719.040867                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 24719.040867                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     3.095238                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          342                       # number of writebacks
system.cpu5.dcache.writebacks::total              342                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data        10251                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10251                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         4144                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         4144                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data         3943                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         3943                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data        14395                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        14395                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data        14395                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        14395                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data        14926                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        14926                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         4692                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         4692                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data        13701                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        13701                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data         6239                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         6239                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        19618                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        19618                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        19618                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        19618                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    251881866                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    251881866                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data    150742969                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    150742969                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data    369899066                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    369899066                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data    100165563                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    100165563                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data     11323494                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     11323494                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    402624835                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    402624835                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    402624835                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    402624835                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.062437                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.062437                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.031152                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.031152                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.462715                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.462715                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.853605                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.853605                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.050345                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.050345                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.050345                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.050345                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 16875.376256                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 16875.376256                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 32127.657502                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 32127.657502                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 26997.961171                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26997.961171                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 16054.746434                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 16054.746434                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 20523.235549                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 20523.235549                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 20523.235549                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 20523.235549                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              838                       # number of replacements
system.cpu5.icache.tags.tagsinuse          374.693346                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             326909                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1239                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           263.849072                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   374.693346                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.731823                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.731823                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           657725                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          657725                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       326909                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         326909                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       326909                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          326909                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       326909                       # number of overall hits
system.cpu5.icache.overall_hits::total         326909                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         1334                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1334                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         1334                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1334                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         1334                       # number of overall misses
system.cpu5.icache.overall_misses::total         1334                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst     23256484                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     23256484                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst     23256484                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     23256484                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst     23256484                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     23256484                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst       328243                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       328243                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       328243                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       328243                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       328243                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       328243                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.004064                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004064                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.004064                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004064                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.004064                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004064                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 17433.646177                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 17433.646177                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 17433.646177                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 17433.646177                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 17433.646177                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 17433.646177                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           95                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           95                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           95                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         1239                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1239                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         1239                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1239                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         1239                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1239                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst     18425011                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     18425011                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst     18425011                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     18425011                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst     18425011                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     18425011                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.003775                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.003775                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.003775                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.003775                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.003775                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.003775                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 14870.872478                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14870.872478                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 14870.872478                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14870.872478                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 14870.872478                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14870.872478                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                 537140                       # Number of BP lookups
system.cpu6.branchPred.condPredicted           356950                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect            48715                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups              330400                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                 282535                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            85.513015                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                  66218                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             15826                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                         2376684                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles            394604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                       2463438                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                     537140                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches            348753                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                      1928256                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 104648                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          927                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                   342807                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                 9324                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples           2376112                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.129356                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.344495                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                 1323014     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                  113511      4.78%     60.46% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                  248795     10.47%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                  690792     29.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total             2376112                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.226004                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.036502                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                  315457                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              1285387                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                   674457                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                49272                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                 51539                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved               55574                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                  934                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts               1869521                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 1386                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                 51539                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                  375976                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                  35809                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1226291                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                   662358                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                24139                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts               1736435                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                   458                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.SQFullEvents                    59                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands            1995110                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups              7869509                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups         1855547                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps              1424105                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                  570998                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             37484                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         37286                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                   128232                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads              356405                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores             186079                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads            89224                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores           75821                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                   1551625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded              53889                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                  1463195                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued             4776                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined         363554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined       751338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved         14256                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples      2376112                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        0.615794                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.014202                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            1609393     67.73%     67.73% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1             314723     13.25%     80.98% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2             207516      8.73%     89.71% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3             244480     10.29%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total        2376112                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu               959069     65.55%     65.55% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                 866      0.06%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.61% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead              333091     22.76%     88.37% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite             170169     11.63%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total               1463195                       # Type of FU issued
system.cpu6.iq.rate                          0.615646                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads           5307278                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes          1969193                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses      1394936                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses               1463195                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads           67351                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads        73367                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores        32120                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads          739                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                 51539                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                  24143                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                21408                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts            1606800                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts            31616                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts               356405                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts              186079                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             36590                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                   147                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    8                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents           177                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect         33487                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect        15529                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts               49016                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts              1421672                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts               325661                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts            41523                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                         1286                       # number of nop insts executed
system.cpu6.iew.exec_refs                      491392                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                  294295                       # Number of branches executed
system.cpu6.iew.exec_stores                    165731                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.598175                       # Inst execution rate
system.cpu6.iew.wb_sent                       1401102                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                      1394936                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                   725316                       # num instructions producing a value
system.cpu6.iew.wb_consumers                  1061762                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.586925                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.683125                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts         363690                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls          39632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts            47930                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples      2304113                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     0.539530                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.258420                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      1732518     75.19%     75.19% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1       305529     13.26%     88.45% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       103521      4.49%     92.95% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3        42863      1.86%     94.81% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4        53741      2.33%     97.14% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5        35662      1.55%     98.69% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6        13922      0.60%     99.29% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7         5685      0.25%     99.54% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        10672      0.46%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total      2304113                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts             1158453                       # Number of instructions committed
system.cpu6.commit.committedOps               1243137                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                        436997                       # Number of memory references committed
system.cpu6.commit.loads                       283038                       # Number of loads committed
system.cpu6.commit.membars                      13462                       # Number of memory barriers committed
system.cpu6.commit.branches                    261487                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  1021808                       # Number of committed integer instructions.
system.cpu6.commit.function_calls               14453                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu          805286     64.78%     64.78% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult            854      0.07%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.85% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead         283038     22.77%     87.62% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite        153959     12.38%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total          1243137                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                10672                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                     3854287                       # The number of ROB reads
system.cpu6.rob.rob_writes                    3286676                       # The number of ROB writes
system.cpu6.timesIdled                            137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       44819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                    1157274                       # Number of Instructions Simulated
system.cpu6.committedOps                      1241958                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              2.053692                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        2.053692                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.486928                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.486928                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                 1441699                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 770026                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                  5236147                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                  799987                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                 690126                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 85076                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements             1614                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          377.799908                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             350916                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2070                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           169.524638                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   377.799908                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.737890                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.737890                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           822732                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          822732                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       200680                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         200680                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       122736                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        122736                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        12890                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12890                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         2036                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         2036                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data       323416                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          323416                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       323416                       # number of overall hits
system.cpu6.dcache.overall_hits::total         323416                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        25545                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        25545                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         8337                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         8337                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data        17599                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        17599                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         6023                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         6023                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        33882                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         33882                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        33882                       # number of overall misses
system.cpu6.dcache.overall_misses::total        33882                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    568789366                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    568789366                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    257925445                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    257925445                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data    521800002                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    521800002                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data    107307454                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    107307454                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data     14701508                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     14701508                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    826714811                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    826714811                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    826714811                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    826714811                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data       226225                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       226225                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       131073                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       131073                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data        30489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        30489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         8059                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8059                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       357298                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       357298                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       357298                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       357298                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.112919                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.112919                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.063606                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.063606                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.577225                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.577225                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.747363                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.747363                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.094828                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.094828                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.094828                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.094828                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 22266.172088                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 22266.172088                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 30937.440926                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 30937.440926                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 29649.412012                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 29649.412012                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 17816.279927                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 17816.279927                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 24399.823239                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 24399.823239                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 24399.823239                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 24399.823239                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     4.863636                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          539                       # number of writebacks
system.cpu6.dcache.writebacks::total              539                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data        10724                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10724                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         3873                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3873                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data         3767                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         3767                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data        14597                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14597                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data        14597                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14597                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data        14821                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        14821                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         4464                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         4464                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data        13832                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        13832                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         6023                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6023                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        19285                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        19285                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        19285                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        19285                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    245657949                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    245657949                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data    146466949                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    146466949                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data    376466540                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    376466540                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     92142546                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     92142546                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data     12413492                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     12413492                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    392124898                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    392124898                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    392124898                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    392124898                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.065514                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.065514                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.034057                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.034057                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.453672                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.453672                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.747363                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.747363                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.053975                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.053975                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.053975                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.053975                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 16574.991499                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 16574.991499                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 32810.696461                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 32810.696461                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 27217.072007                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27217.072007                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 15298.446953                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 15298.446953                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 20333.155198                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 20333.155198                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 20333.155198                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 20333.155198                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              852                       # number of replacements
system.cpu6.icache.tags.tagsinuse          372.737728                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             341482                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1260                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           271.017460                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   372.737728                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.728003                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.728003                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          400                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           686874                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          686874                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst       341482                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         341482                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst       341482                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          341482                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst       341482                       # number of overall hits
system.cpu6.icache.overall_hits::total         341482                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         1325                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1325                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         1325                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1325                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         1325                       # number of overall misses
system.cpu6.icache.overall_misses::total         1325                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst     21577967                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     21577967                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst     21577967                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     21577967                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst     21577967                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     21577967                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst       342807                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       342807                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst       342807                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       342807                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst       342807                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       342807                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.003865                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003865                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.003865                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003865                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.003865                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003865                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 16285.258113                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 16285.258113                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 16285.258113                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 16285.258113                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 16285.258113                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 16285.258113                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           65                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           65                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           65                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         1260                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1260                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         1260                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1260                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         1260                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1260                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst     17204024                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     17204024                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst     17204024                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     17204024                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst     17204024                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     17204024                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.003676                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.003676                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.003676                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.003676                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 13653.987302                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13653.987302                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 13653.987302                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13653.987302                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 13653.987302                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13653.987302                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                 573091                       # Number of BP lookups
system.cpu7.branchPred.condPredicted           406651                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect            44968                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups              391760                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                 349564                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            89.229120                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                  59340                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             13969                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                         2376490                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles            356538                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                       2666766                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                     573091                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches            408904                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                      1970026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                  97044                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles         1003                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                   307798                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                 8937                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples           2376090                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.207570                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.345954                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                 1245920     52.44%     52.44% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                  101962      4.29%     56.73% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                  317291     13.35%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                  710917     29.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total             2376090                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.241150                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.122145                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                  285238                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              1214355                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                   785228                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                43444                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                 47825                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved               51484                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                  830                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts               2123320                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 1253                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                 47825                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                  339700                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                  33800                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       1159968                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                   773732                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                21065                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts               2001780                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                   387                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands            2219075                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups              9205213                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups         2205406                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps              1688418                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                  530649                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             34012                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         33855                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                   113726                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads              503544                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores             259381                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           173646                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          169120                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                   1832388                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded              48528                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                  1745720                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued             5263                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined         344272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined       720528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved         13144                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples      2376090                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        0.734703                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.102241                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            1515613     63.79%     63.79% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1             301822     12.70%     76.49% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2             232067      9.77%     86.26% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3             326588     13.74%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total        2376090                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu              1020618     58.46%     58.46% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                 720      0.04%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.51% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead              481427     27.58%     86.08% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite             242955     13.92%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total               1745720                       # Type of FU issued
system.cpu7.iq.rate                          0.734579                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads           5872793                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes          2225316                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses      1681453                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses               1745720                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads          154626                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads        69765                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores        31525                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads          818                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                 47825                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                  23835                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                18905                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts            1881685                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            29382                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts               503544                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts              259381                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             33162                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                   161                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   15                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           176                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect         30387                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect        14934                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts               45321                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts              1706787                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts               474329                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts            38933                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          769                       # number of nop insts executed
system.cpu7.iew.exec_refs                      712967                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                  351837                       # Number of branches executed
system.cpu7.iew.exec_stores                    238638                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.718197                       # Inst execution rate
system.cpu7.iew.wb_sent                       1687319                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                      1681453                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                   904129                       # num instructions producing a value
system.cpu7.iew.wb_consumers                  1179988                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.707536                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.766219                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts         344358                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls          35384                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts            44271                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples      2308184                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     0.666043                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.388907                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      1639759     71.04%     71.04% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1       346489     15.01%     86.05% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       101495      4.40%     90.45% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3        44955      1.95%     92.40% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4        70242      3.04%     95.44% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5        81210      3.52%     98.96% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6        10736      0.47%     99.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7         4812      0.21%     99.63% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8         8486      0.37%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total      2308184                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts             1466191                       # Number of instructions committed
system.cpu7.commit.committedOps               1537350                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                        661634                       # Number of memory references committed
system.cpu7.commit.loads                       433778                       # Number of loads committed
system.cpu7.commit.membars                      11848                       # Number of memory barriers committed
system.cpu7.commit.branches                    320873                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                  1250602                       # Number of committed integer instructions.
system.cpu7.commit.function_calls               11908                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu          875007     56.92%     56.92% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult            709      0.05%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.96% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead         433778     28.22%     85.18% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite        227856     14.82%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total          1537350                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                 8486                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                     4136270                       # The number of ROB reads
system.cpu7.rob.rob_writes                    3832350                       # The number of ROB writes
system.cpu7.timesIdled                            136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       45013                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                    1465481                       # Number of Instructions Simulated
system.cpu7.committedOps                      1536640                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              1.621645                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        1.621645                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.616658                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.616658                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                 1814869                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 856272                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                  6535728                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                  971247                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                 896412                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                 77599                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements             1404                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          359.911853                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             479804                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1845                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           260.056369                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   359.911853                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.702953                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.702953                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1095759                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1095759                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       266280                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         266280                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       198631                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        198631                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data        10912                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        10912                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data          886                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          886                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data       464911                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          464911                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       464911                       # number of overall hits
system.cpu7.dcache.overall_hits::total         464911                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        24959                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        24959                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         8909                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         8909                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data        16430                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        16430                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         6043                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         6043                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        33868                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         33868                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        33868                       # number of overall misses
system.cpu7.dcache.overall_misses::total        33868                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    570861227                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    570861227                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    282606773                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    282606773                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data    484876450                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    484876450                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data    114259455                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    114259455                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data     12568003                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     12568003                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    853468000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    853468000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    853468000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    853468000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data       291239                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       291239                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       207540                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       207540                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data        27342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        27342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         6929                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         6929                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       498779                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       498779                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       498779                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       498779                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.085699                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.085699                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.042927                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.042927                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.600907                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.600907                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.872132                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.872132                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.067902                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.067902                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.067902                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.067902                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 22871.959093                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 22871.959093                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 31721.492087                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 31721.492087                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 29511.652465                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 29511.652465                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 18907.737051                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 18907.737051                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 25199.834652                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 25199.834652                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 25199.834652                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 25199.834652                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     3.578947                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          377                       # number of writebacks
system.cpu7.dcache.writebacks::total              377                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data        10525                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10525                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         4245                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         4245                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data         3634                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         3634                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data        14770                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        14770                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data        14770                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        14770                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        14434                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        14434                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         4664                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         4664                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data        12796                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        12796                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data         6043                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         6043                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        19098                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        19098                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        19098                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        19098                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data    241442261                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    241442261                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data    158487583                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    158487583                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data    344902489                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    344902489                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data     98897045                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     98897045                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data     10478997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     10478997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    399929844                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    399929844                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    399929844                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    399929844                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.049561                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.049561                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.022473                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.022473                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.467998                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.467998                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.872132                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.872132                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.038290                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.038290                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.038290                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.038290                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 16727.328599                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 16727.328599                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 33981.042667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 33981.042667                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 26953.930056                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26953.930056                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 16365.554360                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 16365.554360                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 20940.928055                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 20940.928055                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 20940.928055                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 20940.928055                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              890                       # number of replacements
system.cpu7.icache.tags.tagsinuse          366.783522                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             306435                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1293                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           236.995360                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   366.783522                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.716374                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.716374                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           616891                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          616891                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst       306435                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         306435                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst       306435                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          306435                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst       306435                       # number of overall hits
system.cpu7.icache.overall_hits::total         306435                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         1363                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1363                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         1363                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1363                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         1363                       # number of overall misses
system.cpu7.icache.overall_misses::total         1363                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     22172996                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     22172996                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     22172996                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     22172996                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     22172996                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     22172996                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst       307798                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       307798                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst       307798                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       307798                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst       307798                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       307798                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.004428                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004428                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.004428                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004428                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.004428                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004428                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 16267.788701                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16267.788701                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 16267.788701                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16267.788701                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 16267.788701                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16267.788701                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           68                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           68                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           68                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         1295                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1295                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         1295                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1295                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         1295                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1295                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     17635504                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     17635504                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     17635504                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     17635504                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     17635504                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     17635504                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.004207                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.004207                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004207                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.004207                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004207                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 13618.149807                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13618.149807                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 13618.149807                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13618.149807                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 13618.149807                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13618.149807                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.branchPred.lookups                 619910                       # Number of BP lookups
system.cpu8.branchPred.condPredicted           512065                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect            30061                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups              490084                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits                 468307                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct            95.556476                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS                  40381                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect              8753                       # Number of incorrect RAS predictions.
system.cpu8.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.read_hits                           0                       # DTB read hits
system.cpu8.dtb.read_misses                         0                       # DTB read misses
system.cpu8.dtb.write_hits                          0                       # DTB write hits
system.cpu8.dtb.write_misses                        0                       # DTB write misses
system.cpu8.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.read_accesses                       0                       # DTB read accesses
system.cpu8.dtb.write_accesses                      0                       # DTB write accesses
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.hits                                0                       # DTB hits
system.cpu8.dtb.misses                              0                       # DTB misses
system.cpu8.dtb.accesses                            0                       # DTB accesses
system.cpu8.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.walker.walks                        0                       # Table walker walks requested
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.inst_hits                           0                       # ITB inst hits
system.cpu8.itb.inst_misses                         0                       # ITB inst misses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.itb.hits                                0                       # DTB hits
system.cpu8.itb.misses                              0                       # DTB misses
system.cpu8.itb.accesses                            0                       # DTB accesses
system.cpu8.numCycles                         2376306                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles            239752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts                       2943441                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches                     619910                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches            508688                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles                      2102266                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles                  64770                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.PendingTrapStallCycles          553                       # Number of stall cycles due to pending traps
system.cpu8.fetch.CacheLines                   203109                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes                 5914                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples           2374957                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean             1.296316                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev            1.313175                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0                 1095108     46.11%     46.11% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1                  186012      7.83%     53.94% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2                  388829     16.37%     70.31% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3                  705008     29.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total             2374957                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate                 0.260871                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                       1.238662                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles                  304517                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles              1131323                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles                   650244                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles               256979                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles                 31894                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved               32782                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred                  554                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts               2584555                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts                  945                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles                 31894                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles                  454823                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles                  27532                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles        749005                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles                   756364                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles               355339                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts               2502030                       # Number of instructions processed by rename
system.cpu8.rename.IQFullEvents                227676                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.SQFullEvents                    13                       # Number of times rename has blocked due to SQ full
system.cpu8.rename.RenamedOperands            2637355                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups             11739755                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups         2869528                       # Number of integer rename lookups
system.cpu8.rename.CommittedMaps              2263245                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps                  374043                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts             22771                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts         22644                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts                   561176                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads              810778                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores             413540                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads           355935                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores          349419                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded                   2388993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded              32120                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued                  2315593                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued            11785                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined         242567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined       529926                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved          9186                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples      2374957                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean        0.975004                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev       0.907126                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0             968543     40.78%     40.78% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1             536265     22.58%     63.36% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2             831119     35.00%     98.36% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3              39030      1.64%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total        2374957                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu                  44739      3.27%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult                     1      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv                      0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult                   0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt                   0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc                  0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc                 0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift                   0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc                0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd                0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu                0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp                0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt                0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv                0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc               0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult               0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt               0      0.00%      3.27% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead               1067696     78.11%     81.39% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite               254442     18.61%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu              1123426     48.52%     48.52% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult                 373      0.02%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv                    0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd                  0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp                  0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt                  0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult                 0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv                  0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt                 0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd                   0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc                0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu                   0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp                   0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt                   0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc                  0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult                  0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc               0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift                 0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt                  0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult             0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.53% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead              792945     34.24%     82.78% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite             398849     17.22%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total               2315593                       # Type of FU issued
system.cpu8.iq.rate                          0.974451                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt                    1366878                       # FU busy when requested
system.cpu8.iq.fu_busy_rate                  0.590293                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads           8384805                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes          2663786                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses      2274576                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses               3682471                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads          343561                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads        47712                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores        23124                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads          721                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles                 31894                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles                  20543                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles                12572                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts            2421617                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts            18443                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts               810778                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts              413540                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts             22151                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents                    80                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents                   14                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents           106                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect         19361                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect        11460                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts               30821                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts              2288175                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts               787652                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts            27417                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                            0                       # number of swp insts executed
system.cpu8.iew.exec_nop                          504                       # number of nop insts executed
system.cpu8.iew.exec_refs                     1184420                       # number of memory reference insts executed
system.cpu8.iew.exec_branches                  467397                       # Number of branches executed
system.cpu8.iew.exec_stores                    396768                       # Number of stores executed
system.cpu8.iew.exec_rate                    0.962913                       # Inst execution rate
system.cpu8.iew.wb_sent                       2278359                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count                      2274576                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers                  1298367                       # num instructions producing a value
system.cpu8.iew.wb_consumers                  1456217                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate                      0.957190                       # insts written-back per cycle
system.cpu8.iew.wb_fanout                    0.891603                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts         242661                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls          22934                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts            29570                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples      2328200                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     0.935882                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     1.309359                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0      1165409     50.06%     50.06% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1       711703     30.57%     80.63% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2       171350      7.36%     87.98% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3        24636      1.06%     89.04% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4       242176     10.40%     99.44% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5         4267      0.18%     99.63% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6         3380      0.15%     99.77% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7         1942      0.08%     99.86% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8         3337      0.14%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total      2328200                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts             2136343                       # Number of instructions committed
system.cpu8.commit.committedOps               2178920                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                       1153446                       # Number of memory references committed
system.cpu8.commit.loads                       763042                       # Number of loads committed
system.cpu8.commit.membars                       7409                       # Number of memory barriers committed
system.cpu8.commit.branches                    446112                       # Number of branches committed
system.cpu8.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts                  1753425                       # Number of committed integer instructions.
system.cpu8.commit.function_calls                6959                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu         1025110     47.05%     47.05% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult            364      0.02%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv               0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd             0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp             0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt             0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv             0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd              0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu              0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp              0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt              0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc             0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult             0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt             0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.06% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead         763042     35.02%     82.08% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite        390404     17.92%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total          2178920                       # Class of committed instruction
system.cpu8.commit.bw_lim_events                 3337                       # number cycles where commit BW limit reached
system.cpu8.rob.rob_reads                     4717454                       # The number of ROB reads
system.cpu8.rob.rob_writes                    4890536                       # The number of ROB writes
system.cpu8.timesIdled                            153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                           1349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles                       45197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts                    2135907                       # Number of Instructions Simulated
system.cpu8.committedOps                      2178484                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                              1.112551                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                        1.112551                       # CPI: Total CPI of All Threads
system.cpu8.ipc                              0.898835                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                        0.898835                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads                 2599954                       # number of integer regfile reads
system.cpu8.int_regfile_writes                1020891                       # number of integer regfile writes
system.cpu8.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu8.cc_regfile_reads                  9231419                       # number of cc regfile reads
system.cpu8.cc_regfile_writes                 1339779                       # number of cc regfile writes
system.cpu8.misc_regfile_reads                1334106                       # number of misc regfile reads
system.cpu8.misc_regfile_writes                 51568                       # number of misc regfile writes
system.cpu8.dcache.tags.replacements              320                       # number of replacements
system.cpu8.dcache.tags.tagsinuse          304.136100                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs             776618                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs              695                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs          1117.435971                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::cpu8.data   304.136100                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::cpu8.data     0.594016                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.594016                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses          1667411                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses         1667411                       # Number of data accesses
system.cpu8.dcache.ReadReq_hits::cpu8.data       408477                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total         408477                       # number of ReadReq hits
system.cpu8.dcache.WriteReq_hits::cpu8.data       371880                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total        371880                       # number of WriteReq hits
system.cpu8.dcache.LoadLockedReq_hits::cpu8.data         6487                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total         6487                       # number of LoadLockedReq hits
system.cpu8.dcache.StoreCondReq_hits::cpu8.data          662                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total          662                       # number of StoreCondReq hits
system.cpu8.dcache.demand_hits::cpu8.data       780357                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total          780357                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::cpu8.data       780357                       # number of overall hits
system.cpu8.dcache.overall_hits::total         780357                       # number of overall hits
system.cpu8.dcache.ReadReq_misses::cpu8.data        16829                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total        16829                       # number of ReadReq misses
system.cpu8.dcache.WriteReq_misses::cpu8.data         4862                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total         4862                       # number of WriteReq misses
system.cpu8.dcache.LoadLockedReq_misses::cpu8.data        11267                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        11267                       # number of LoadLockedReq misses
system.cpu8.dcache.StoreCondReq_misses::cpu8.data         3514                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total         3514                       # number of StoreCondReq misses
system.cpu8.dcache.demand_misses::cpu8.data        21691                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total         21691                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::cpu8.data        21691                       # number of overall misses
system.cpu8.dcache.overall_misses::total        21691                       # number of overall misses
system.cpu8.dcache.ReadReq_miss_latency::cpu8.data    390727506                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total    390727506                       # number of ReadReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::cpu8.data    149779909                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total    149779909                       # number of WriteReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::cpu8.data    325074878                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total    325074878                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::cpu8.data     63904464                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total     63904464                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::cpu8.data      8540998                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total      8540998                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.demand_miss_latency::cpu8.data    540507415                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total    540507415                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::cpu8.data    540507415                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total    540507415                       # number of overall miss cycles
system.cpu8.dcache.ReadReq_accesses::cpu8.data       425306                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total       425306                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::cpu8.data       376742                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total       376742                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::cpu8.data        17754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total        17754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::cpu8.data         4176                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total         4176                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.demand_accesses::cpu8.data       802048                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total       802048                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::cpu8.data       802048                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total       802048                       # number of overall (read+write) accesses
system.cpu8.dcache.ReadReq_miss_rate::cpu8.data     0.039569                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.039569                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_miss_rate::cpu8.data     0.012905                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.012905                       # miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::cpu8.data     0.634618                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.634618                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::cpu8.data     0.841475                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.841475                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_miss_rate::cpu8.data     0.027045                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.027045                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::cpu8.data     0.027045                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.027045                       # miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::cpu8.data 23217.511795                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 23217.511795                       # average ReadReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::cpu8.data 30806.233854                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 30806.233854                       # average WriteReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::cpu8.data 28851.946215                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 28851.946215                       # average LoadLockedReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::cpu8.data 18185.675583                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 18185.675583                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::cpu8.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.demand_avg_miss_latency::cpu8.data 24918.510673                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 24918.510673                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::cpu8.data 24918.510673                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 24918.510673                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs     5.333333                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu8.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu8.dcache.writebacks::writebacks           69                       # number of writebacks
system.cpu8.dcache.writebacks::total               69                       # number of writebacks
system.cpu8.dcache.ReadReq_mshr_hits::cpu8.data         7686                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total         7686                       # number of ReadReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::cpu8.data         2238                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total         2238                       # number of WriteReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::cpu8.data         2317                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total         2317                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.demand_mshr_hits::cpu8.data         9924                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total         9924                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::cpu8.data         9924                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total         9924                       # number of overall MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::cpu8.data         9143                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total         9143                       # number of ReadReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::cpu8.data         2624                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total         2624                       # number of WriteReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::cpu8.data         8950                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         8950                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::cpu8.data         3514                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total         3514                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.demand_mshr_misses::cpu8.data        11767                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total        11767                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::cpu8.data        11767                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total        11767                       # number of overall MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::cpu8.data    149428359                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total    149428359                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::cpu8.data     90082026                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total     90082026                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::cpu8.data    239462796                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    239462796                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::cpu8.data     55047036                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total     55047036                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::cpu8.data      7211002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total      7211002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::cpu8.data    239510385                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total    239510385                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::cpu8.data    239510385                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total    239510385                       # number of overall MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::cpu8.data     0.021497                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.021497                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::cpu8.data     0.006965                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.006965                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::cpu8.data     0.504112                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.504112                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::cpu8.data     0.841475                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.841475                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_mshr_miss_rate::cpu8.data     0.014671                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.014671                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::cpu8.data     0.014671                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.014671                       # mshr miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::cpu8.data 16343.471399                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 16343.471399                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::cpu8.data 34330.040396                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 34330.040396                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu8.data 26755.619665                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26755.619665                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::cpu8.data 15665.064314                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 15665.064314                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu8.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::cpu8.data 20354.413614                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 20354.413614                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::cpu8.data 20354.413614                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 20354.413614                       # average overall mshr miss latency
system.cpu8.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.icache.tags.replacements              774                       # number of replacements
system.cpu8.icache.tags.tagsinuse          361.905933                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs             201874                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs             1163                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs           173.580396                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::cpu8.inst   361.905933                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::cpu8.inst     0.706848                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.706848                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses           407382                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses          407382                       # Number of data accesses
system.cpu8.icache.ReadReq_hits::cpu8.inst       201874                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total         201874                       # number of ReadReq hits
system.cpu8.icache.demand_hits::cpu8.inst       201874                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total          201874                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::cpu8.inst       201874                       # number of overall hits
system.cpu8.icache.overall_hits::total         201874                       # number of overall hits
system.cpu8.icache.ReadReq_misses::cpu8.inst         1235                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total         1235                       # number of ReadReq misses
system.cpu8.icache.demand_misses::cpu8.inst         1235                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total          1235                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::cpu8.inst         1235                       # number of overall misses
system.cpu8.icache.overall_misses::total         1235                       # number of overall misses
system.cpu8.icache.ReadReq_miss_latency::cpu8.inst     22025490                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     22025490                       # number of ReadReq miss cycles
system.cpu8.icache.demand_miss_latency::cpu8.inst     22025490                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     22025490                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::cpu8.inst     22025490                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     22025490                       # number of overall miss cycles
system.cpu8.icache.ReadReq_accesses::cpu8.inst       203109                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total       203109                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.demand_accesses::cpu8.inst       203109                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total       203109                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::cpu8.inst       203109                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total       203109                       # number of overall (read+write) accesses
system.cpu8.icache.ReadReq_miss_rate::cpu8.inst     0.006080                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.006080                       # miss rate for ReadReq accesses
system.cpu8.icache.demand_miss_rate::cpu8.inst     0.006080                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.006080                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::cpu8.inst     0.006080                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.006080                       # miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_miss_latency::cpu8.inst 17834.404858                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 17834.404858                       # average ReadReq miss latency
system.cpu8.icache.demand_avg_miss_latency::cpu8.inst 17834.404858                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 17834.404858                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::cpu8.inst 17834.404858                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 17834.404858                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.fast_writes                      0                       # number of fast writes performed
system.cpu8.icache.cache_copies                     0                       # number of cache copies performed
system.cpu8.icache.ReadReq_mshr_hits::cpu8.inst           71                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu8.icache.demand_mshr_hits::cpu8.inst           71                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::cpu8.inst           71                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::cpu8.inst         1164                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total         1164                       # number of ReadReq MSHR misses
system.cpu8.icache.demand_mshr_misses::cpu8.inst         1164                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total         1164                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::cpu8.inst         1164                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total         1164                       # number of overall MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::cpu8.inst     17775508                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     17775508                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::cpu8.inst     17775508                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     17775508                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::cpu8.inst     17775508                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     17775508                       # number of overall MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::cpu8.inst     0.005731                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.005731                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.demand_mshr_miss_rate::cpu8.inst     0.005731                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.005731                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::cpu8.inst     0.005731                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.005731                       # mshr miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::cpu8.inst 15271.054983                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 15271.054983                       # average ReadReq mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::cpu8.inst 15271.054983                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 15271.054983                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::cpu8.inst 15271.054983                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 15271.054983                       # average overall mshr miss latency
system.cpu8.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                       548                       # number of replacements
system.l2.tags.tagsinuse                  1836.752571                       # Cycle average of tags in use
system.l2.tags.total_refs                       14566                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.416884                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      819.694754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       326.321173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        80.095586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        42.343066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        21.950621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        62.074454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        30.129693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        31.536397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        23.563526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        86.299117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        34.050132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        61.662131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        28.994063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        16.453552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data        28.302476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        24.109265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        26.175935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.inst        64.724586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.data        28.272042                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.012508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.inst        0.000988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.data        0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.028027                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2041                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.032669                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     46152                       # Number of tag accesses
system.l2.tags.data_accesses                    46152                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  59                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                1066                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 213                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                1000                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                 303                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                1124                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                 383                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                1060                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                 513                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                1172                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                 744                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                1227                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                 999                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                1261                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                 857                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.inst                1088                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.data                 354                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13447                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2419                       # number of Writeback hits
system.l2.Writeback_hits::total                  2419                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu2.data                5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu8.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu8.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    43                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   66                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 1066                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  216                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 1000                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  303                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 1124                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                  383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 1060                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                  514                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                 1172                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                  749                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 1227                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 1017                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 1261                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                  865                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.inst                 1088                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.data                  355                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13490                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  24                       # number of overall hits
system.l2.overall_hits::cpu0.data                  66                       # number of overall hits
system.l2.overall_hits::cpu1.inst                1066                       # number of overall hits
system.l2.overall_hits::cpu1.data                 216                       # number of overall hits
system.l2.overall_hits::cpu2.inst                1000                       # number of overall hits
system.l2.overall_hits::cpu2.data                 303                       # number of overall hits
system.l2.overall_hits::cpu3.inst                1124                       # number of overall hits
system.l2.overall_hits::cpu3.data                 383                       # number of overall hits
system.l2.overall_hits::cpu4.inst                1060                       # number of overall hits
system.l2.overall_hits::cpu4.data                 514                       # number of overall hits
system.l2.overall_hits::cpu5.inst                1172                       # number of overall hits
system.l2.overall_hits::cpu5.data                 749                       # number of overall hits
system.l2.overall_hits::cpu6.inst                1227                       # number of overall hits
system.l2.overall_hits::cpu6.data                1017                       # number of overall hits
system.l2.overall_hits::cpu7.inst                1261                       # number of overall hits
system.l2.overall_hits::cpu7.data                 865                       # number of overall hits
system.l2.overall_hits::cpu8.inst                1088                       # number of overall hits
system.l2.overall_hits::cpu8.data                 355                       # number of overall hits
system.l2.overall_hits::total                   13490                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               330                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                95                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               113                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                54                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                78                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                78                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                62                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data               117                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                67                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data               106                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                33                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                94                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                71                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.inst                75                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.data                52                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1684                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data            758                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           1290                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           1647                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data           2264                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           2167                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data           2075                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data           2275                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu8.data           1267                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              13744                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data          447                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          686                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data          906                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         1178                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data         1492                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         1352                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         1478                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu8.data          813                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8352                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data              91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu8.data              68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1844                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                330                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1059                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                139                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                126                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                169                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                166                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                245                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                232                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                248                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                195                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.inst                 75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.data                120                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3528                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               330                       # number of overall misses
system.l2.overall_misses::cpu0.data              1059                       # number of overall misses
system.l2.overall_misses::cpu1.inst               113                       # number of overall misses
system.l2.overall_misses::cpu1.data               139                       # number of overall misses
system.l2.overall_misses::cpu2.inst               126                       # number of overall misses
system.l2.overall_misses::cpu2.data               169                       # number of overall misses
system.l2.overall_misses::cpu3.inst                78                       # number of overall misses
system.l2.overall_misses::cpu3.data               166                       # number of overall misses
system.l2.overall_misses::cpu4.inst               101                       # number of overall misses
system.l2.overall_misses::cpu4.data               245                       # number of overall misses
system.l2.overall_misses::cpu5.inst                67                       # number of overall misses
system.l2.overall_misses::cpu5.data               232                       # number of overall misses
system.l2.overall_misses::cpu6.inst                33                       # number of overall misses
system.l2.overall_misses::cpu6.data               248                       # number of overall misses
system.l2.overall_misses::cpu7.inst                32                       # number of overall misses
system.l2.overall_misses::cpu7.data               195                       # number of overall misses
system.l2.overall_misses::cpu8.inst                75                       # number of overall misses
system.l2.overall_misses::cpu8.data               120                       # number of overall misses
system.l2.overall_misses::total                  3528                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17650500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5149000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      5717500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      2826000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      6436500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      4142000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      3824000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data      3290500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      5272500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data      6192500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      3565500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data      5675500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1720000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data      5026000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      1721500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data      3761000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.inst      3953000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.data      2741000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        88664500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        53000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     51152500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      4876000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      5266000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data      5698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data      6914000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data      6785000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data      8369000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data      6635500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu8.data      3656500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      99352500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17650500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     56301500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      5717500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      7702000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      6436500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      9408000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      3824000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data      8988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      5272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     13106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      3565500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     12460500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1720000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     13395000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      1721500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     10396500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.inst      3953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.data      6397500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        188017000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17650500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     56301500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      5717500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      7702000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      6436500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      9408000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      3824000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data      8988500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      5272500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     13106500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      3565500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     12460500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1720000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     13395000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      1721500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     10396500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.inst      3953000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.data      6397500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       188017000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             154                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1179                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             267                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data             381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            1202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data             445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            1161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data             630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst            1239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data             850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            1260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data            1093                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            1293                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data             928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.inst            1163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.data             406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               15131                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2419                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2419                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          758                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         1295                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         1650                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data         2266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         2170                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data         2076                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data         2276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu8.data         1269                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            13761                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          449                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          686                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          906                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         1179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data         1493                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         1352                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         1478                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu8.data          813                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8356                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            88                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data            91                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu8.data            69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1887                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1125                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1179                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1126                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data              472                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1202                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data              549                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             1161                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst             1239                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data              981                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             1260                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data             1265                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             1293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             1060                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.inst             1163                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.data              475                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17018                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1125                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1179                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1126                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data             472                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1202                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data             549                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            1161                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst            1239                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data             981                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            1260                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data            1265                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            1293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            1060                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.inst            1163                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.data             475                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17018                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.932203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.616883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.095844                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.202247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.111901                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.204724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.064892                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.139326                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.086994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.185714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.054076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.124706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.026190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.086002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.024749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.076509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.inst       0.064488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.data       0.128079                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.111295                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.996139                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.998182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999117                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.998618                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.999518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.999561                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu8.data     0.998424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998765                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.995546                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.999152                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.999330                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu8.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999521                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.992791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.965909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.992248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.961832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.895349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.939394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu8.data     0.985507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977213                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.932203                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.941333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.095844                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.391549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.111901                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.358051                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.064892                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.302368                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.086994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.322793                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.054076                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.236493                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.026190                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.196047                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.024749                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.183962                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.inst        0.064488                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.data        0.252632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.207310                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.932203                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.941333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.095844                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.391549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.111901                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.358051                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.064892                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.302368                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.086994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.322793                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.054076                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.236493                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.026190                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.196047                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.024749                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.183962                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.inst       0.064488                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.data       0.252632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.207310                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53486.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        54200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50597.345133                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53102.564103                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 49025.641026                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 53072.580645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 52202.970297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52927.350427                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 53216.417910                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data 53542.452830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 52121.212121                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 53468.085106                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 53796.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 52971.830986                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.inst 52706.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.data 52711.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52651.128266                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data    25.542169                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     3.856228                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53062.759336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 57364.705882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 57868.131868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 54788.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 54015.625000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 53849.206349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 54344.155844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 53512.096774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu8.data 53772.058824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53878.796095                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53486.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53164.778093                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50597.345133                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 55410.071942                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 55668.639053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 49025.641026                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 54147.590361                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 52202.970297                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53495.918367                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 53216.417910                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 53709.051724                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 52121.212121                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 54012.096774                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 53796.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 53315.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.inst 52706.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.data 53312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53292.800454                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53486.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53164.778093                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50597.345133                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 55410.071942                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 55668.639053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 49025.641026                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 54147.590361                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 52202.970297                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53495.918367                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 53216.417910                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 53709.051724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 52121.212121                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 54012.096774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 53796.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 53315.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.inst 52706.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.data 53312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53292.800454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 34                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  187                       # number of writebacks
system.l2.writebacks::total                       187                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             56                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                224                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 224                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                224                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          329                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           46                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           50                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           70                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data           61                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           89                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst           65                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data          106                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data           69                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.inst           70                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.data           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1460                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data          758                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data         1290                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data         1647                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data         2264                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data         2167                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data         2075                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data         2275                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu8.data         1267                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         13744                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data          447                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data          686                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data          906                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data         1178                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data         1492                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data         1352                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data         1478                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu8.data          813                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         8352                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu8.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1844                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data           244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data           232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data           246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst            31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.inst            70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.data           119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3304                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data          244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data          246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.inst           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.data          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3304                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13517000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3643000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1881000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      2035500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      2862500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      3086500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      1419000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data      2479000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3647500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data      4720500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst      2695000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data      4356500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       734000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data      3754500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst      1290000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data      2820500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.inst      2840500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.data      2074000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     59856500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data     30868440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data     52502689                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data     67080309                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data     92129774                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data     88166338                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data     84414906                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data     92644081                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu8.data     51639828                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    559490365                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data     18129462                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data     27812952                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data     36743436                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data     47748936                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data     60503388                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data     54816917                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data     59915418                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu8.data     32971434                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    338641943                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     39111500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      3828000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      4144500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data      4415000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data      5322500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data      5217000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data      6453500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data      5093500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu8.data      2813000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     76398500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     42754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1881000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      5863500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      2862500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data      7231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      1419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data      6894000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     10043000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst      2695000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data      9573500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       734000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     10208000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst      1290000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data      7914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.inst      2840500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.data      4887000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    136255000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     42754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1881000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      5863500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      2862500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data      7231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      1419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data      6894000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     10043000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst      2695000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data      9573500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       734000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     10208000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst      1290000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data      7914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.inst      2840500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.data      4887000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    136255000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.929379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.558442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.039016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.187266                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.062167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.199475                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.029118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.137079                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.076658                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.184127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.052462                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.124706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.014286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.084172                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.023975                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.074353                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.inst     0.060189                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.data     0.125616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.096491                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.996139                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.998182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999117                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.998618                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.999518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.999561                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu8.data     0.998424                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998765                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.995546                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.999152                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.999330                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu8.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999521                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.992791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.965909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.992248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.961832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.895349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.939394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu8.data     0.985507                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977213                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.929379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.039016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.380282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.062167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.353814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.029118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.300546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.076658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.321476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.052462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.236493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.014286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.194466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.023975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.182075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.inst     0.060189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.data     0.250526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194147                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.929379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.039016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.380282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.062167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.353814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.029118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.300546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.076658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.321476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.052462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.236493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.014286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.194466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.023975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.182075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.inst     0.060189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.data     0.250526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194147                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41085.106383                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42360.465116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40891.304348                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        40710                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40892.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40611.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40542.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40639.344262                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40983.146067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40693.965517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 41461.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data 41099.056604                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst 40777.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 40809.782609                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 41612.903226                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 40876.811594                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.inst 40578.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.data 40666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40997.602740                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        44000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40723.535620                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40699.758915                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40728.785064                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40693.363074                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 40685.896631                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 40681.882410                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 40722.672967                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu8.data 40757.559590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40707.971842                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40558.080537                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40543.661808                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40555.668874                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40533.901528                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 40551.868633                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 40545.056953                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 40538.171854                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu8.data 40555.269373                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40546.209650                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40572.095436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 45035.294118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 45543.956044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 42451.923077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 41582.031250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 41404.761905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 41905.844156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 41076.612903                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu8.data 41367.647059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41430.856833                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41085.106383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40718.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40891.304348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 43433.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40892.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 43299.401198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40542.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 41781.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40983.146067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 41159.836066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 41461.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 41265.086207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 40777.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 41495.934959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 41612.903226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 41005.181347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.inst 40578.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.data 41067.226891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41239.406780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41085.106383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40718.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40891.304348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 43433.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40892.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 43299.401198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40542.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 41781.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40983.146067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 41159.836066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 41461.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 41265.086207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 40777.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 41495.934959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 41612.903226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 41005.181347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.inst 40578.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.data 41067.226891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41239.406780                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1460                       # Transaction distribution
system.membus.trans_dist::ReadResp               1460                       # Transaction distribution
system.membus.trans_dist::Writeback               187                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22210                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          31377                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           22096                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           27                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2485                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1844                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        83146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       223424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  223424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32159                       # Total snoops (count)
system.membus.snoop_fanout::samples             58112                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   58112    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               58112                       # Request fanout histogram
system.membus.reqLayer0.occupancy            37909810                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49465590                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             198159                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            197844                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          315                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             2419                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           22227                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         31381                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          53608                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         5197                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         5197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10512                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        19422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        28496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        35338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        41137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        45357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         2520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        45138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         2588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        43979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side         2327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side        27423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                309030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        22656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       105792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        75456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        26944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        72064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        36032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        76928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        44288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        74304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        65472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        79296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        84672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        80640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       115456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        82752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        91968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side        74432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1243968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          228341                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           269899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  17                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                269899    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             269899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          139606368                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1692491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1803403                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          26967503                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1719399                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          38796640                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1827416                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         47607133                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1749474                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         52953735                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1860989                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         56875542                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            2.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1897976                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         56457024                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1943996                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         54354625                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          1749492                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy         35603781                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
