 
****************************************
Report : qor
Design : fpu
Version: M-2016.12-SP1
Date   : Thu May  9 17:12:24 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:        121.92
  Critical Path Slack:           1.02
  Critical Path Clk Period:    123.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3012
  Leaf Cell Count:              28683
  Buf/Inv Cell Count:            1830
  Buf Cell Count:                 373
  Inv Cell Count:                1457
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     21496
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53561.864669
  Noncombinational Area: 43460.658189
  Buf/Inv Area:           2609.804782
  Total Buffer Area:           758.37
  Total Inverter Area:        1851.44
  Macro/Black Box Area:      0.000000
  Net Area:              41492.124682
  -----------------------------------
  Cell Area:             97022.522858
  Design Area:          138514.647540


  Design Rules
  -----------------------------------
  Total Number of Nets:         30743
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   11.58
  Logic Optimization:                 34.92
  Mapping Optimization:               90.29
  -----------------------------------------
  Overall Compile Time:              316.08
  Overall Compile Wall Clock Time:   329.94

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
