Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionDecodeTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionDecodeTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "InstructionDecodeTB_time_synth.sdf", for root module "InstructionDecodeTB/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "InstructionDecodeTB_time_synth.sdf", for root module "InstructionDecodeTB/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD37
Compiling module xil_defaultlib.RAM32M_HD38
Compiling module xil_defaultlib.RAM32M_HD39
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD40
Compiling module xil_defaultlib.RAM32M_HD41
Compiling module xil_defaultlib.RAM32M_HD42
Compiling module xil_defaultlib.RAM32M_HD43
Compiling module xil_defaultlib.RAM32M_HD44
Compiling module xil_defaultlib.RAM32M_HD45
Compiling module xil_defaultlib.RAM32X1D_HD46
Compiling module xil_defaultlib.RAM32X1D_HD47
Compiling module xil_defaultlib.RAM32M_HD48
Compiling module xil_defaultlib.RegisterFile
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.InstructionDecode
Compiling architecture testbench of entity xil_defaultlib.instructiondecodetb
Built simulation snapshot InstructionDecodeTB_time_synth
