; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+c,+zbb -verify-machineinstrs < %s \
; RUN:   | FileCheck -check-prefix=NOSFB %s
; RUN: llc -mtriple=riscv64 -mcpu=sifive-u74 -mattr=+zbb -verify-machineinstrs < %s \
; RUN:   | FileCheck -check-prefixes=RV64SFB,RV64SFBSIFIVEU74 %s
; RUN: llc -mtriple=riscv64 -mcpu=andes-ax45 -mattr=+zbb -verify-machineinstrs < %s \
; RUN:   | FileCheck -check-prefixes=RV64SFB,RV64SFBANDESAX45 %s
; RUN: llc -mtriple=riscv64 -mcpu=sifive-u74 -mattr=+zicond,+zbb \
; RUN:   -verify-machineinstrs < %s | FileCheck -check-prefixes=ZICOND %s
; RUN: llc -mtriple=riscv32 -mcpu=sifive-e76 -mattr=+zbb -verify-machineinstrs < %s \
; RUN:   | FileCheck -check-prefixes=RV32SFB %s

; The sifive-7-series can predicate a mv.

define signext i32 @test1(i32 signext %x, i32 signext %y, i32 signext %z) {
; NOSFB-LABEL: test1:
; NOSFB:       # %bb.0:
; NOSFB-NEXT:    beqz a2, .LBB0_2
; NOSFB-NEXT:  # %bb.1:
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:  .LBB0_2:
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: test1:
; RV64SFBSIFIVEU74:       # %bb.0:
; RV64SFBSIFIVEU74-NEXT:    beqz a2, .LBB0_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1:
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB0_2:
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: test1:
; RV64SFBANDESAX45:       # %bb.0:
; RV64SFBANDESAX45-NEXT:    nds.beqc a2, 0, .LBB0_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB0_2:
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: test1:
; ZICOND:       # %bb.0:
; ZICOND-NEXT:    beqz a2, .LBB0_2
; ZICOND-NEXT:  # %bb.1:
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:  .LBB0_2:
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: test1:
; RV32SFB:       # %bb.0:
; RV32SFB-NEXT:    beqz a2, .LBB0_2
; RV32SFB-NEXT:  # %bb.1:
; RV32SFB-NEXT:    mv a0, a1
; RV32SFB-NEXT:  .LBB0_2:
; RV32SFB-NEXT:    ret
  %c = icmp eq i32 %z, 0
  %b = select i1 %c, i32 %x, i32 %y
  ret i32 %b
}

; Same as above with select operands swapped.
define signext i32 @test2(i32 signext %x, i32 signext %y, i32 signext %z) {
; NOSFB-LABEL: test2:
; NOSFB:       # %bb.0:
; NOSFB-NEXT:    beqz a2, .LBB1_2
; NOSFB-NEXT:  # %bb.1:
; NOSFB-NEXT:    mv a1, a0
; NOSFB-NEXT:  .LBB1_2:
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: test2:
; RV64SFBSIFIVEU74:       # %bb.0:
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB1_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1:
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB1_2:
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: test2:
; RV64SFBANDESAX45:       # %bb.0:
; RV64SFBANDESAX45-NEXT:    nds.beqc a2, 0, .LBB1_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    mv a1, a0
; RV64SFBANDESAX45-NEXT:  .LBB1_2:
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: test2:
; ZICOND:       # %bb.0:
; ZICOND-NEXT:    bnez a2, .LBB1_2
; ZICOND-NEXT:  # %bb.1:
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:  .LBB1_2:
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: test2:
; RV32SFB:       # %bb.0:
; RV32SFB-NEXT:    bnez a2, .LBB1_2
; RV32SFB-NEXT:  # %bb.1:
; RV32SFB-NEXT:    mv a0, a1
; RV32SFB-NEXT:  .LBB1_2:
; RV32SFB-NEXT:    ret
  %c = icmp eq i32 %z, 0
  %b = select i1 %c, i32 %y, i32 %x
  ret i32 %b
}

; Make sure we don't share the same basic block for two selects with the same
; condition this would break the predication.
define signext i32 @test3(i32 signext %v, i32 signext %w, i32 signext %x, i32 signext %y, i32 signext %z) {
; NOSFB-LABEL: test3:
; NOSFB:       # %bb.0:
; NOSFB-NEXT:    beqz a4, .LBB2_2
; NOSFB-NEXT:  # %bb.1:
; NOSFB-NEXT:    mv a1, a0
; NOSFB-NEXT:    mv a2, a3
; NOSFB-NEXT:  .LBB2_2:
; NOSFB-NEXT:    addw a0, a1, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: test3:
; RV64SFBSIFIVEU74:       # %bb.0:
; RV64SFBSIFIVEU74-NEXT:    beqz a4, .LBB2_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1:
; RV64SFBSIFIVEU74-NEXT:    mv a2, a3
; RV64SFBSIFIVEU74-NEXT:  .LBB2_2:
; RV64SFBSIFIVEU74-NEXT:    bnez a4, .LBB2_4
; RV64SFBSIFIVEU74-NEXT:  # %bb.3:
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB2_4:
; RV64SFBSIFIVEU74-NEXT:    addw a0, a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: test3:
; RV64SFBANDESAX45:       # %bb.0:
; RV64SFBANDESAX45-NEXT:    nds.bnec a4, 0, .LBB2_3
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    nds.bnec a4, 0, .LBB2_4
; RV64SFBANDESAX45-NEXT:  .LBB2_2:
; RV64SFBANDESAX45-NEXT:    addw a0, a1, a2
; RV64SFBANDESAX45-NEXT:    ret
; RV64SFBANDESAX45-NEXT:  .LBB2_3:
; RV64SFBANDESAX45-NEXT:    mv a1, a0
; RV64SFBANDESAX45-NEXT:    nds.beqc a4, 0, .LBB2_2
; RV64SFBANDESAX45-NEXT:  .LBB2_4:
; RV64SFBANDESAX45-NEXT:    addw a0, a1, a3
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: test3:
; ZICOND:       # %bb.0:
; ZICOND-NEXT:    beqz a4, .LBB2_2
; ZICOND-NEXT:  # %bb.1:
; ZICOND-NEXT:    mv a2, a3
; ZICOND-NEXT:  .LBB2_2:
; ZICOND-NEXT:    bnez a4, .LBB2_4
; ZICOND-NEXT:  # %bb.3:
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:  .LBB2_4:
; ZICOND-NEXT:    addw a0, a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: test3:
; RV32SFB:       # %bb.0:
; RV32SFB-NEXT:    beqz a4, .LBB2_2
; RV32SFB-NEXT:  # %bb.1:
; RV32SFB-NEXT:    mv a2, a3
; RV32SFB-NEXT:  .LBB2_2:
; RV32SFB-NEXT:    bnez a4, .LBB2_4
; RV32SFB-NEXT:  # %bb.3:
; RV32SFB-NEXT:    mv a0, a1
; RV32SFB-NEXT:  .LBB2_4:
; RV32SFB-NEXT:    add a0, a0, a2
; RV32SFB-NEXT:    ret
  %c = icmp eq i32 %z, 0
  %a = select i1 %c, i32 %w, i32 %v
  %b = select i1 %c, i32 %x, i32 %y
  %d = add i32 %a, %b
  ret i32 %d
}

; Test with false value 0.
define signext i32 @test4(i32 signext %x, i32 signext %z) {
; NOSFB-LABEL: test4:
; NOSFB:       # %bb.0:
; NOSFB-NEXT:    snez a1, a1
; NOSFB-NEXT:    addi a1, a1, -1
; NOSFB-NEXT:    and a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: test4:
; RV64SFBSIFIVEU74:       # %bb.0:
; RV64SFBSIFIVEU74-NEXT:    beqz a1, .LBB3_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1:
; RV64SFBSIFIVEU74-NEXT:    li a0, 0
; RV64SFBSIFIVEU74-NEXT:  .LBB3_2:
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: test4:
; RV64SFBANDESAX45:       # %bb.0:
; RV64SFBANDESAX45-NEXT:    nds.beqc a1, 0, .LBB3_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    li a0, 0
; RV64SFBANDESAX45-NEXT:  .LBB3_2:
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: test4:
; ZICOND:       # %bb.0:
; ZICOND-NEXT:    czero.nez a0, a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: test4:
; RV32SFB:       # %bb.0:
; RV32SFB-NEXT:    beqz a1, .LBB3_2
; RV32SFB-NEXT:  # %bb.1:
; RV32SFB-NEXT:    li a0, 0
; RV32SFB-NEXT:  .LBB3_2:
; RV32SFB-NEXT:    ret
  %c = icmp eq i32 %z, 0
  %b = select i1 %c, i32 %x, i32 0
  ret i32 %b
}

; Same as above with select operands swapped.
define signext i32 @test5(i32 signext %x, i32 signext %z) {
; NOSFB-LABEL: test5:
; NOSFB:       # %bb.0:
; NOSFB-NEXT:    seqz a1, a1
; NOSFB-NEXT:    addi a1, a1, -1
; NOSFB-NEXT:    and a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: test5:
; RV64SFBSIFIVEU74:       # %bb.0:
; RV64SFBSIFIVEU74-NEXT:    bnez a1, .LBB4_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1:
; RV64SFBSIFIVEU74-NEXT:    li a0, 0
; RV64SFBSIFIVEU74-NEXT:  .LBB4_2:
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: test5:
; RV64SFBANDESAX45:       # %bb.0:
; RV64SFBANDESAX45-NEXT:    nds.bnec a1, 0, .LBB4_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    li a0, 0
; RV64SFBANDESAX45-NEXT:  .LBB4_2:
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: test5:
; ZICOND:       # %bb.0:
; ZICOND-NEXT:    czero.eqz a0, a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: test5:
; RV32SFB:       # %bb.0:
; RV32SFB-NEXT:    bnez a1, .LBB4_2
; RV32SFB-NEXT:  # %bb.1:
; RV32SFB-NEXT:    li a0, 0
; RV32SFB-NEXT:  .LBB4_2:
; RV32SFB-NEXT:    ret
  %c = icmp eq i32 %z, 0
  %b = select i1 %c, i32 0, i32 %x
  ret i32 %b
}

; Test with false value -1.
define signext i32 @test6(i32 signext %x, i32 signext %z) {
; NOSFB-LABEL: test6:
; NOSFB:       # %bb.0:
; NOSFB-NEXT:    seqz a1, a1
; NOSFB-NEXT:    addi a1, a1, -1
; NOSFB-NEXT:    or a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: test6:
; RV64SFBSIFIVEU74:       # %bb.0:
; RV64SFBSIFIVEU74-NEXT:    li a2, -1
; RV64SFBSIFIVEU74-NEXT:    beqz a1, .LBB5_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1:
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:  .LBB5_2:
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: test6:
; RV64SFBANDESAX45:       # %bb.0:
; RV64SFBANDESAX45-NEXT:    nds.beqc a1, 0, .LBB5_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    li a0, -1
; RV64SFBANDESAX45-NEXT:  .LBB5_2:
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: test6:
; ZICOND:       # %bb.0:
; ZICOND-NEXT:    addi a0, a0, 1
; ZICOND-NEXT:    czero.nez a0, a0, a1
; ZICOND-NEXT:    addi a0, a0, -1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: test6:
; RV32SFB:       # %bb.0:
; RV32SFB-NEXT:    li a2, -1
; RV32SFB-NEXT:    beqz a1, .LBB5_2
; RV32SFB-NEXT:  # %bb.1:
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:  .LBB5_2:
; RV32SFB-NEXT:    ret
  %c = icmp eq i32 %z, 0
  %b = select i1 %c, i32 %x, i32 -1
  ret i32 %b
}

; Same as above with select operands swapped.
define signext i32 @test7(i32 signext %x, i32 signext %z) {
; NOSFB-LABEL: test7:
; NOSFB:       # %bb.0:
; NOSFB-NEXT:    snez a1, a1
; NOSFB-NEXT:    addi a1, a1, -1
; NOSFB-NEXT:    or a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: test7:
; RV64SFBSIFIVEU74:       # %bb.0:
; RV64SFBSIFIVEU74-NEXT:    li a2, -1
; RV64SFBSIFIVEU74-NEXT:    bnez a1, .LBB6_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1:
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:  .LBB6_2:
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: test7:
; RV64SFBANDESAX45:       # %bb.0:
; RV64SFBANDESAX45-NEXT:    nds.bnec a1, 0, .LBB6_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    li a0, -1
; RV64SFBANDESAX45-NEXT:  .LBB6_2:
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: test7:
; ZICOND:       # %bb.0:
; ZICOND-NEXT:    addi a0, a0, 1
; ZICOND-NEXT:    czero.eqz a0, a0, a1
; ZICOND-NEXT:    addi a0, a0, -1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: test7:
; RV32SFB:       # %bb.0:
; RV32SFB-NEXT:    li a2, -1
; RV32SFB-NEXT:    bnez a1, .LBB6_2
; RV32SFB-NEXT:  # %bb.1:
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:  .LBB6_2:
; RV32SFB-NEXT:    ret
  %c = icmp eq i32 %z, 0
  %b = select i1 %c, i32 -1, i32 %x
  ret i32 %b
}

define i16 @select_xor_1(i16 %A, i8 %cond) {
; NOSFB-LABEL: select_xor_1:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    slli a1, a1, 63
; NOSFB-NEXT:    srai a1, a1, 63
; NOSFB-NEXT:    andi a1, a1, 43
; NOSFB-NEXT:    xor a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_xor_1:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    andi a1, a1, 1
; RV64SFBSIFIVEU74-NEXT:    beqz a1, .LBB7_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    xori a0, a0, 43
; RV64SFBSIFIVEU74-NEXT:  .LBB7_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_xor_1:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bbc a1, 0, .LBB7_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    xori a0, a0, 43
; RV64SFBANDESAX45-NEXT:  .LBB7_2: # %entry
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_xor_1:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    andi a1, a1, 1
; ZICOND-NEXT:    beqz a1, .LBB7_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    xori a0, a0, 43
; ZICOND-NEXT:  .LBB7_2: # %entry
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_xor_1:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    andi a1, a1, 1
; RV32SFB-NEXT:    beqz a1, .LBB7_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    xori a0, a0, 43
; RV32SFB-NEXT:  .LBB7_2: # %entry
; RV32SFB-NEXT:    ret
entry:
 %and = and i8 %cond, 1
 %cmp10 = icmp eq i8 %and, 0
 %0 = xor i16 %A, 43
 %1 = select i1 %cmp10, i16 %A, i16 %0
 ret i16 %1
}

; Equivalent to above, but with icmp ne (and %cond, 1), 1 instead of
; icmp eq (and %cond, 1), 0
define i16 @select_xor_1b(i16 %A, i8 %cond) {
; NOSFB-LABEL: select_xor_1b:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    slli a1, a1, 63
; NOSFB-NEXT:    srai a1, a1, 63
; NOSFB-NEXT:    andi a1, a1, 43
; NOSFB-NEXT:    xor a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_xor_1b:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    andi a1, a1, 1
; RV64SFBSIFIVEU74-NEXT:    beqz a1, .LBB8_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    xori a0, a0, 43
; RV64SFBSIFIVEU74-NEXT:  .LBB8_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_xor_1b:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bbc a1, 0, .LBB8_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    xori a0, a0, 43
; RV64SFBANDESAX45-NEXT:  .LBB8_2: # %entry
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_xor_1b:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    andi a1, a1, 1
; ZICOND-NEXT:    beqz a1, .LBB8_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    xori a0, a0, 43
; ZICOND-NEXT:  .LBB8_2: # %entry
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_xor_1b:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    andi a1, a1, 1
; RV32SFB-NEXT:    beqz a1, .LBB8_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    xori a0, a0, 43
; RV32SFB-NEXT:  .LBB8_2: # %entry
; RV32SFB-NEXT:    ret
entry:
 %and = and i8 %cond, 1
 %cmp10 = icmp ne i8 %and, 1
 %0 = xor i16 %A, 43
 %1 = select i1 %cmp10, i16 %A, i16 %0
 ret i16 %1
}

define i32 @select_xor_2(i32 %A, i32 %B, i8 %cond) {
; NOSFB-LABEL: select_xor_2:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    slli a2, a2, 63
; NOSFB-NEXT:    srai a2, a2, 63
; NOSFB-NEXT:    and a1, a1, a2
; NOSFB-NEXT:    xor a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_xor_2:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    andi a2, a2, 1
; RV64SFBSIFIVEU74-NEXT:    beqz a2, .LBB9_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    xor a0, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB9_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_xor_2:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bbc a2, 0, .LBB9_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    xor a0, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB9_2: # %entry
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_xor_2:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    andi a2, a2, 1
; ZICOND-NEXT:    beqz a2, .LBB9_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    xor a0, a0, a1
; ZICOND-NEXT:  .LBB9_2: # %entry
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_xor_2:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    andi a2, a2, 1
; RV32SFB-NEXT:    beqz a2, .LBB9_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    xor a0, a0, a1
; RV32SFB-NEXT:  .LBB9_2: # %entry
; RV32SFB-NEXT:    ret
entry:
 %and = and i8 %cond, 1
 %cmp10 = icmp eq i8 %and, 0
 %0 = xor i32 %B, %A
 %1 = select i1 %cmp10, i32 %A, i32 %0
 ret i32 %1
}

; Equivalent to above, but with icmp ne (and %cond, 1), 1 instead of
; icmp eq (and %cond, 1), 0
define i32 @select_xor_2b(i32 %A, i32 %B, i8 %cond) {
; NOSFB-LABEL: select_xor_2b:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    slli a2, a2, 63
; NOSFB-NEXT:    srai a2, a2, 63
; NOSFB-NEXT:    and a1, a1, a2
; NOSFB-NEXT:    xor a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_xor_2b:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    andi a2, a2, 1
; RV64SFBSIFIVEU74-NEXT:    beqz a2, .LBB10_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    xor a0, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB10_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_xor_2b:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bbc a2, 0, .LBB10_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    xor a0, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB10_2: # %entry
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_xor_2b:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    andi a2, a2, 1
; ZICOND-NEXT:    beqz a2, .LBB10_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    xor a0, a0, a1
; ZICOND-NEXT:  .LBB10_2: # %entry
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_xor_2b:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    andi a2, a2, 1
; RV32SFB-NEXT:    beqz a2, .LBB10_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    xor a0, a0, a1
; RV32SFB-NEXT:  .LBB10_2: # %entry
; RV32SFB-NEXT:    ret
entry:
 %and = and i8 %cond, 1
 %cmp10 = icmp ne i8 %and, 1
 %0 = xor i32 %B, %A
 %1 = select i1 %cmp10, i32 %A, i32 %0
 ret i32 %1
}

define i32 @select_or(i32 %A, i32 %B, i8 %cond) {
; NOSFB-LABEL: select_or:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    slli a2, a2, 63
; NOSFB-NEXT:    srai a2, a2, 63
; NOSFB-NEXT:    and a1, a1, a2
; NOSFB-NEXT:    or a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_or:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    andi a2, a2, 1
; RV64SFBSIFIVEU74-NEXT:    beqz a2, .LBB11_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    or a0, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB11_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_or:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bbc a2, 0, .LBB11_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    or a0, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB11_2: # %entry
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_or:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    andi a2, a2, 1
; ZICOND-NEXT:    beqz a2, .LBB11_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    or a0, a0, a1
; ZICOND-NEXT:  .LBB11_2: # %entry
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_or:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    andi a2, a2, 1
; RV32SFB-NEXT:    beqz a2, .LBB11_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    or a0, a0, a1
; RV32SFB-NEXT:  .LBB11_2: # %entry
; RV32SFB-NEXT:    ret
entry:
 %and = and i8 %cond, 1
 %cmp10 = icmp eq i8 %and, 0
 %0 = or i32 %B, %A
 %1 = select i1 %cmp10, i32 %A, i32 %0
 ret i32 %1
}

; Equivalent to above, but with icmp ne (and %cond, 1), 1 instead of
; icmp eq (and %cond, 1), 0
define i32 @select_or_b(i32 %A, i32 %B, i8 %cond) {
; NOSFB-LABEL: select_or_b:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    slli a2, a2, 63
; NOSFB-NEXT:    srai a2, a2, 63
; NOSFB-NEXT:    and a1, a1, a2
; NOSFB-NEXT:    or a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_or_b:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    andi a2, a2, 1
; RV64SFBSIFIVEU74-NEXT:    beqz a2, .LBB12_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    or a0, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB12_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_or_b:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bbc a2, 0, .LBB12_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    or a0, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB12_2: # %entry
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_or_b:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    andi a2, a2, 1
; ZICOND-NEXT:    beqz a2, .LBB12_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    or a0, a0, a1
; ZICOND-NEXT:  .LBB12_2: # %entry
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_or_b:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    andi a2, a2, 1
; RV32SFB-NEXT:    beqz a2, .LBB12_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    or a0, a0, a1
; RV32SFB-NEXT:  .LBB12_2: # %entry
; RV32SFB-NEXT:    ret
entry:
 %and = and i8 %cond, 1
 %cmp10 = icmp ne i8 %and, 1
 %0 = or i32 %B, %A
 %1 = select i1 %cmp10, i32 %A, i32 %0
 ret i32 %1
}

define i32 @select_or_1(i32 %A, i32 %B, i32 %cond) {
; NOSFB-LABEL: select_or_1:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    slli a2, a2, 63
; NOSFB-NEXT:    srai a2, a2, 63
; NOSFB-NEXT:    and a1, a1, a2
; NOSFB-NEXT:    or a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_or_1:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    andi a2, a2, 1
; RV64SFBSIFIVEU74-NEXT:    beqz a2, .LBB13_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    or a0, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB13_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_or_1:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bbc a2, 0, .LBB13_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    or a0, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB13_2: # %entry
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_or_1:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    andi a2, a2, 1
; ZICOND-NEXT:    beqz a2, .LBB13_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    or a0, a0, a1
; ZICOND-NEXT:  .LBB13_2: # %entry
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_or_1:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    andi a2, a2, 1
; RV32SFB-NEXT:    beqz a2, .LBB13_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    or a0, a0, a1
; RV32SFB-NEXT:  .LBB13_2: # %entry
; RV32SFB-NEXT:    ret
entry:
 %and = and i32 %cond, 1
 %cmp10 = icmp eq i32 %and, 0
 %0 = or i32 %B, %A
 %1 = select i1 %cmp10, i32 %A, i32 %0
 ret i32 %1
}

; Equivalent to above, but with icmp ne (and %cond, 1), 1 instead of
; icmp eq (and %cond, 1), 0
define i32 @select_or_1b(i32 %A, i32 %B, i32 %cond) {
; NOSFB-LABEL: select_or_1b:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    slli a2, a2, 63
; NOSFB-NEXT:    srai a2, a2, 63
; NOSFB-NEXT:    and a1, a1, a2
; NOSFB-NEXT:    or a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_or_1b:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    andi a2, a2, 1
; RV64SFBSIFIVEU74-NEXT:    beqz a2, .LBB14_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    or a0, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB14_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_or_1b:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bbc a2, 0, .LBB14_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    or a0, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB14_2: # %entry
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_or_1b:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    andi a2, a2, 1
; ZICOND-NEXT:    beqz a2, .LBB14_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    or a0, a0, a1
; ZICOND-NEXT:  .LBB14_2: # %entry
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_or_1b:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    andi a2, a2, 1
; RV32SFB-NEXT:    beqz a2, .LBB14_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    or a0, a0, a1
; RV32SFB-NEXT:  .LBB14_2: # %entry
; RV32SFB-NEXT:    ret
entry:
 %and = and i32 %cond, 1
 %cmp10 = icmp ne i32 %and, 1
 %0 = or i32 %B, %A
 %1 = select i1 %cmp10, i32 %A, i32 %0
 ret i32 %1
}

define void @sextw_removal_ccor(i1 %c, i32 signext %arg, i32 signext %arg1, i32 signext %arg2) nounwind {
; NOSFB-LABEL: sextw_removal_ccor:
; NOSFB:       # %bb.0: # %bb
; NOSFB-NEXT:    addi sp, sp, -32
; NOSFB-NEXT:    sd ra, 24(sp) # 8-byte Folded Spill
; NOSFB-NEXT:    sd s0, 16(sp) # 8-byte Folded Spill
; NOSFB-NEXT:    sd s1, 8(sp) # 8-byte Folded Spill
; NOSFB-NEXT:    mv s0, a2
; NOSFB-NEXT:    slli a0, a0, 63
; NOSFB-NEXT:    srai a0, a0, 63
; NOSFB-NEXT:    and a0, a0, a1
; NOSFB-NEXT:    or s1, a0, a3
; NOSFB-NEXT:  .LBB15_1: # %bb2
; NOSFB-NEXT:    # =>This Inner Loop Header: Depth=1
; NOSFB-NEXT:    mv a0, s1
; NOSFB-NEXT:    call bar
; NOSFB-NEXT:    sllw s1, s1, s0
; NOSFB-NEXT:    bnez a0, .LBB15_1
; NOSFB-NEXT:  # %bb.2: # %bb7
; NOSFB-NEXT:    ld ra, 24(sp) # 8-byte Folded Reload
; NOSFB-NEXT:    ld s0, 16(sp) # 8-byte Folded Reload
; NOSFB-NEXT:    ld s1, 8(sp) # 8-byte Folded Reload
; NOSFB-NEXT:    addi sp, sp, 32
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: sextw_removal_ccor:
; RV64SFBSIFIVEU74:       # %bb.0: # %bb
; RV64SFBSIFIVEU74-NEXT:    addi sp, sp, -32
; RV64SFBSIFIVEU74-NEXT:    sd s0, 16(sp) # 8-byte Folded Spill
; RV64SFBSIFIVEU74-NEXT:    mv s0, a3
; RV64SFBSIFIVEU74-NEXT:    sd s1, 8(sp) # 8-byte Folded Spill
; RV64SFBSIFIVEU74-NEXT:    andi a0, a0, 1
; RV64SFBSIFIVEU74-NEXT:    mv s1, a2
; RV64SFBSIFIVEU74-NEXT:    sd ra, 24(sp) # 8-byte Folded Spill
; RV64SFBSIFIVEU74-NEXT:    beqz a0, .LBB15_4
; RV64SFBSIFIVEU74-NEXT:  # %bb.3: # %bb
; RV64SFBSIFIVEU74-NEXT:    or s0, a3, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB15_4: # %bb
; RV64SFBSIFIVEU74-NEXT:  .LBB15_1: # %bb2
; RV64SFBSIFIVEU74-NEXT:    # =>This Inner Loop Header: Depth=1
; RV64SFBSIFIVEU74-NEXT:    mv a0, s0
; RV64SFBSIFIVEU74-NEXT:    call bar
; RV64SFBSIFIVEU74-NEXT:    sllw s0, s0, s1
; RV64SFBSIFIVEU74-NEXT:    bnez a0, .LBB15_1
; RV64SFBSIFIVEU74-NEXT:  # %bb.2: # %bb7
; RV64SFBSIFIVEU74-NEXT:    ld ra, 24(sp) # 8-byte Folded Reload
; RV64SFBSIFIVEU74-NEXT:    ld s0, 16(sp) # 8-byte Folded Reload
; RV64SFBSIFIVEU74-NEXT:    ld s1, 8(sp) # 8-byte Folded Reload
; RV64SFBSIFIVEU74-NEXT:    addi sp, sp, 32
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: sextw_removal_ccor:
; RV64SFBANDESAX45:       # %bb.0: # %bb
; RV64SFBANDESAX45-NEXT:    addi sp, sp, -32
; RV64SFBANDESAX45-NEXT:    sd s0, 16(sp) # 8-byte Folded Spill
; RV64SFBANDESAX45-NEXT:    mv s0, a3
; RV64SFBANDESAX45-NEXT:    sd s1, 8(sp) # 8-byte Folded Spill
; RV64SFBANDESAX45-NEXT:    mv s1, a2
; RV64SFBANDESAX45-NEXT:    sd ra, 24(sp) # 8-byte Folded Spill
; RV64SFBANDESAX45-NEXT:    nds.bbc a0, 0, .LBB15_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    or s0, s0, a1
; RV64SFBANDESAX45-NEXT:  .LBB15_2: # %bb2
; RV64SFBANDESAX45-NEXT:    # =>This Inner Loop Header: Depth=1
; RV64SFBANDESAX45-NEXT:    mv a0, s0
; RV64SFBANDESAX45-NEXT:    call bar
; RV64SFBANDESAX45-NEXT:    sllw s0, s0, s1
; RV64SFBANDESAX45-NEXT:    bnez a0, .LBB15_2
; RV64SFBANDESAX45-NEXT:  # %bb.3: # %bb7
; RV64SFBANDESAX45-NEXT:    ld ra, 24(sp) # 8-byte Folded Reload
; RV64SFBANDESAX45-NEXT:    ld s0, 16(sp) # 8-byte Folded Reload
; RV64SFBANDESAX45-NEXT:    ld s1, 8(sp) # 8-byte Folded Reload
; RV64SFBANDESAX45-NEXT:    addi sp, sp, 32
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: sextw_removal_ccor:
; ZICOND:       # %bb.0: # %bb
; ZICOND-NEXT:    addi sp, sp, -32
; ZICOND-NEXT:    sd s0, 16(sp) # 8-byte Folded Spill
; ZICOND-NEXT:    mv s0, a3
; ZICOND-NEXT:    sd s1, 8(sp) # 8-byte Folded Spill
; ZICOND-NEXT:    andi a0, a0, 1
; ZICOND-NEXT:    mv s1, a2
; ZICOND-NEXT:    sd ra, 24(sp) # 8-byte Folded Spill
; ZICOND-NEXT:    beqz a0, .LBB15_4
; ZICOND-NEXT:  # %bb.3: # %bb
; ZICOND-NEXT:    or s0, a3, a1
; ZICOND-NEXT:  .LBB15_4: # %bb
; ZICOND-NEXT:  .LBB15_1: # %bb2
; ZICOND-NEXT:    # =>This Inner Loop Header: Depth=1
; ZICOND-NEXT:    mv a0, s0
; ZICOND-NEXT:    call bar
; ZICOND-NEXT:    sllw s0, s0, s1
; ZICOND-NEXT:    bnez a0, .LBB15_1
; ZICOND-NEXT:  # %bb.2: # %bb7
; ZICOND-NEXT:    ld ra, 24(sp) # 8-byte Folded Reload
; ZICOND-NEXT:    ld s0, 16(sp) # 8-byte Folded Reload
; ZICOND-NEXT:    ld s1, 8(sp) # 8-byte Folded Reload
; ZICOND-NEXT:    addi sp, sp, 32
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: sextw_removal_ccor:
; RV32SFB:       # %bb.0: # %bb
; RV32SFB-NEXT:    addi sp, sp, -16
; RV32SFB-NEXT:    sw s0, 8(sp) # 4-byte Folded Spill
; RV32SFB-NEXT:    mv s0, a3
; RV32SFB-NEXT:    sw s1, 4(sp) # 4-byte Folded Spill
; RV32SFB-NEXT:    andi a0, a0, 1
; RV32SFB-NEXT:    mv s1, a2
; RV32SFB-NEXT:    sw ra, 12(sp) # 4-byte Folded Spill
; RV32SFB-NEXT:    beqz a0, .LBB15_4
; RV32SFB-NEXT:  # %bb.3: # %bb
; RV32SFB-NEXT:    or s0, a3, a1
; RV32SFB-NEXT:  .LBB15_4: # %bb
; RV32SFB-NEXT:  .LBB15_1: # %bb2
; RV32SFB-NEXT:    # =>This Inner Loop Header: Depth=1
; RV32SFB-NEXT:    mv a0, s0
; RV32SFB-NEXT:    call bar
; RV32SFB-NEXT:    sll s0, s0, s1
; RV32SFB-NEXT:    bnez a0, .LBB15_1
; RV32SFB-NEXT:  # %bb.2: # %bb7
; RV32SFB-NEXT:    lw ra, 12(sp) # 4-byte Folded Reload
; RV32SFB-NEXT:    lw s0, 8(sp) # 4-byte Folded Reload
; RV32SFB-NEXT:    lw s1, 4(sp) # 4-byte Folded Reload
; RV32SFB-NEXT:    addi sp, sp, 16
; RV32SFB-NEXT:    ret
bb:
  %sel = select i1 %c, i32 %arg, i32 0
  %or = or i32 %sel, %arg2
  br label %bb2

bb2:                                              ; preds = %bb2, %bb
  %i3 = phi i32 [ %or, %bb ], [ %i5, %bb2 ]
  %i4 = tail call signext i32 @bar(i32 signext %i3)
  %i5 = shl i32 %i3, %arg1
  %i6 = icmp eq i32 %i4, 0
  br i1 %i6, label %bb7, label %bb2

bb7:                                              ; preds = %bb2
  ret void
}
declare signext i32 @bar(i32 signext)

define void @sextw_removal_ccaddw(i1 %c, i32 signext %arg, i32 signext %arg1, i32 %arg2) nounwind {
; NOSFB-LABEL: sextw_removal_ccaddw:
; NOSFB:       # %bb.0: # %bb
; NOSFB-NEXT:    addi sp, sp, -32
; NOSFB-NEXT:    sd ra, 24(sp) # 8-byte Folded Spill
; NOSFB-NEXT:    sd s0, 16(sp) # 8-byte Folded Spill
; NOSFB-NEXT:    sd s1, 8(sp) # 8-byte Folded Spill
; NOSFB-NEXT:    mv s0, a2
; NOSFB-NEXT:    slli a0, a0, 63
; NOSFB-NEXT:    srai a0, a0, 63
; NOSFB-NEXT:    and a0, a0, a3
; NOSFB-NEXT:    addw s1, a0, a1
; NOSFB-NEXT:  .LBB16_1: # %bb2
; NOSFB-NEXT:    # =>This Inner Loop Header: Depth=1
; NOSFB-NEXT:    mv a0, s1
; NOSFB-NEXT:    call bar
; NOSFB-NEXT:    sllw s1, s1, s0
; NOSFB-NEXT:    bnez a0, .LBB16_1
; NOSFB-NEXT:  # %bb.2: # %bb7
; NOSFB-NEXT:    ld ra, 24(sp) # 8-byte Folded Reload
; NOSFB-NEXT:    ld s0, 16(sp) # 8-byte Folded Reload
; NOSFB-NEXT:    ld s1, 8(sp) # 8-byte Folded Reload
; NOSFB-NEXT:    addi sp, sp, 32
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: sextw_removal_ccaddw:
; RV64SFBSIFIVEU74:       # %bb.0: # %bb
; RV64SFBSIFIVEU74-NEXT:    addi sp, sp, -32
; RV64SFBSIFIVEU74-NEXT:    sd s1, 8(sp) # 8-byte Folded Spill
; RV64SFBSIFIVEU74-NEXT:    mv s1, a1
; RV64SFBSIFIVEU74-NEXT:    andi a0, a0, 1
; RV64SFBSIFIVEU74-NEXT:    sd s0, 16(sp) # 8-byte Folded Spill
; RV64SFBSIFIVEU74-NEXT:    sd ra, 24(sp) # 8-byte Folded Spill
; RV64SFBSIFIVEU74-NEXT:    mv s0, a2
; RV64SFBSIFIVEU74-NEXT:    beqz a0, .LBB16_4
; RV64SFBSIFIVEU74-NEXT:  # %bb.3: # %bb
; RV64SFBSIFIVEU74-NEXT:    addw s1, a1, a3
; RV64SFBSIFIVEU74-NEXT:  .LBB16_4: # %bb
; RV64SFBSIFIVEU74-NEXT:  .LBB16_1: # %bb2
; RV64SFBSIFIVEU74-NEXT:    # =>This Inner Loop Header: Depth=1
; RV64SFBSIFIVEU74-NEXT:    mv a0, s1
; RV64SFBSIFIVEU74-NEXT:    call bar
; RV64SFBSIFIVEU74-NEXT:    sllw s1, s1, s0
; RV64SFBSIFIVEU74-NEXT:    bnez a0, .LBB16_1
; RV64SFBSIFIVEU74-NEXT:  # %bb.2: # %bb7
; RV64SFBSIFIVEU74-NEXT:    ld ra, 24(sp) # 8-byte Folded Reload
; RV64SFBSIFIVEU74-NEXT:    ld s0, 16(sp) # 8-byte Folded Reload
; RV64SFBSIFIVEU74-NEXT:    ld s1, 8(sp) # 8-byte Folded Reload
; RV64SFBSIFIVEU74-NEXT:    addi sp, sp, 32
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: sextw_removal_ccaddw:
; RV64SFBANDESAX45:       # %bb.0: # %bb
; RV64SFBANDESAX45-NEXT:    addi sp, sp, -32
; RV64SFBANDESAX45-NEXT:    sd s0, 16(sp) # 8-byte Folded Spill
; RV64SFBANDESAX45-NEXT:    mv s0, a2
; RV64SFBANDESAX45-NEXT:    sd s1, 8(sp) # 8-byte Folded Spill
; RV64SFBANDESAX45-NEXT:    mv s1, a1
; RV64SFBANDESAX45-NEXT:    sd ra, 24(sp) # 8-byte Folded Spill
; RV64SFBANDESAX45-NEXT:    nds.bbc a0, 0, .LBB16_2
; RV64SFBANDESAX45-NEXT:  # %bb.1:
; RV64SFBANDESAX45-NEXT:    addw s1, s1, a3
; RV64SFBANDESAX45-NEXT:  .LBB16_2: # %bb2
; RV64SFBANDESAX45-NEXT:    # =>This Inner Loop Header: Depth=1
; RV64SFBANDESAX45-NEXT:    mv a0, s1
; RV64SFBANDESAX45-NEXT:    call bar
; RV64SFBANDESAX45-NEXT:    sllw s1, s1, s0
; RV64SFBANDESAX45-NEXT:    bnez a0, .LBB16_2
; RV64SFBANDESAX45-NEXT:  # %bb.3: # %bb7
; RV64SFBANDESAX45-NEXT:    ld ra, 24(sp) # 8-byte Folded Reload
; RV64SFBANDESAX45-NEXT:    ld s0, 16(sp) # 8-byte Folded Reload
; RV64SFBANDESAX45-NEXT:    ld s1, 8(sp) # 8-byte Folded Reload
; RV64SFBANDESAX45-NEXT:    addi sp, sp, 32
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: sextw_removal_ccaddw:
; ZICOND:       # %bb.0: # %bb
; ZICOND-NEXT:    addi sp, sp, -32
; ZICOND-NEXT:    sd s1, 8(sp) # 8-byte Folded Spill
; ZICOND-NEXT:    mv s1, a1
; ZICOND-NEXT:    andi a0, a0, 1
; ZICOND-NEXT:    sd s0, 16(sp) # 8-byte Folded Spill
; ZICOND-NEXT:    sd ra, 24(sp) # 8-byte Folded Spill
; ZICOND-NEXT:    mv s0, a2
; ZICOND-NEXT:    beqz a0, .LBB16_4
; ZICOND-NEXT:  # %bb.3: # %bb
; ZICOND-NEXT:    addw s1, a1, a3
; ZICOND-NEXT:  .LBB16_4: # %bb
; ZICOND-NEXT:  .LBB16_1: # %bb2
; ZICOND-NEXT:    # =>This Inner Loop Header: Depth=1
; ZICOND-NEXT:    mv a0, s1
; ZICOND-NEXT:    call bar
; ZICOND-NEXT:    sllw s1, s1, s0
; ZICOND-NEXT:    bnez a0, .LBB16_1
; ZICOND-NEXT:  # %bb.2: # %bb7
; ZICOND-NEXT:    ld ra, 24(sp) # 8-byte Folded Reload
; ZICOND-NEXT:    ld s0, 16(sp) # 8-byte Folded Reload
; ZICOND-NEXT:    ld s1, 8(sp) # 8-byte Folded Reload
; ZICOND-NEXT:    addi sp, sp, 32
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: sextw_removal_ccaddw:
; RV32SFB:       # %bb.0: # %bb
; RV32SFB-NEXT:    addi sp, sp, -16
; RV32SFB-NEXT:    sw s1, 4(sp) # 4-byte Folded Spill
; RV32SFB-NEXT:    mv s1, a1
; RV32SFB-NEXT:    andi a0, a0, 1
; RV32SFB-NEXT:    sw s0, 8(sp) # 4-byte Folded Spill
; RV32SFB-NEXT:    sw ra, 12(sp) # 4-byte Folded Spill
; RV32SFB-NEXT:    mv s0, a2
; RV32SFB-NEXT:    beqz a0, .LBB16_4
; RV32SFB-NEXT:  # %bb.3: # %bb
; RV32SFB-NEXT:    add s1, a1, a3
; RV32SFB-NEXT:  .LBB16_4: # %bb
; RV32SFB-NEXT:  .LBB16_1: # %bb2
; RV32SFB-NEXT:    # =>This Inner Loop Header: Depth=1
; RV32SFB-NEXT:    mv a0, s1
; RV32SFB-NEXT:    call bar
; RV32SFB-NEXT:    sll s1, s1, s0
; RV32SFB-NEXT:    bnez a0, .LBB16_1
; RV32SFB-NEXT:  # %bb.2: # %bb7
; RV32SFB-NEXT:    lw ra, 12(sp) # 4-byte Folded Reload
; RV32SFB-NEXT:    lw s0, 8(sp) # 4-byte Folded Reload
; RV32SFB-NEXT:    lw s1, 4(sp) # 4-byte Folded Reload
; RV32SFB-NEXT:    addi sp, sp, 16
; RV32SFB-NEXT:    ret
bb:
  %sel = select i1 %c, i32 %arg2, i32 0
  %or = add i32 %sel, %arg
  br label %bb2

bb2:                                              ; preds = %bb2, %bb
  %i3 = phi i32 [ %or, %bb ], [ %i5, %bb2 ]
  %i4 = tail call signext i32 @bar(i32 signext %i3)
  %i5 = shl i32 %i3, %arg1
  %i6 = icmp eq i32 %i4, 0
  br i1 %i6, label %bb7, label %bb2

bb7:                                              ; preds = %bb2
  ret void
}

define i32 @select_sllw(i32 %A, i32 %B, i32 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_sllw:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a3, .LBB17_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    sllw a2, a0, a1
; NOSFB-NEXT:  .LBB17_2: # %entry
; NOSFB-NEXT:    mv a0, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_sllw:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a3, .LBB17_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    sllw a2, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB17_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_sllw:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a3, 0, .LBB17_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    sllw a2, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB17_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a2
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_sllw:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a3, .LBB17_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    sllw a2, a0, a1
; ZICOND-NEXT:  .LBB17_2: # %entry
; ZICOND-NEXT:    mv a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_sllw:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a3, .LBB17_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    sll a2, a0, a1
; RV32SFB-NEXT:  .LBB17_2: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    ret
entry:
 %0 = shl i32 %A, %B
 %1 = select i1 %cond, i32 %C, i32 %0
 ret i32 %1
}

define i32 @select_srlw(i32 %A, i32 %B, i32 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_srlw:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a3, .LBB18_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    srlw a2, a0, a1
; NOSFB-NEXT:  .LBB18_2: # %entry
; NOSFB-NEXT:    mv a0, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_srlw:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a3, .LBB18_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    srlw a2, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB18_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_srlw:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a3, 0, .LBB18_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    srlw a2, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB18_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a2
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_srlw:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a3, .LBB18_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    srlw a2, a0, a1
; ZICOND-NEXT:  .LBB18_2: # %entry
; ZICOND-NEXT:    mv a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_srlw:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a3, .LBB18_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    srl a2, a0, a1
; RV32SFB-NEXT:  .LBB18_2: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    ret
entry:
 %0 = lshr i32 %A, %B
 %1 = select i1 %cond, i32 %C, i32 %0
 ret i32 %1
}

define i32 @select_sraw(i32 %A, i32 %B, i32 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_sraw:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a3, .LBB19_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    sraw a2, a0, a1
; NOSFB-NEXT:  .LBB19_2: # %entry
; NOSFB-NEXT:    mv a0, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_sraw:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a3, .LBB19_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    sraw a2, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB19_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_sraw:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a3, 0, .LBB19_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    sraw a2, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB19_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a2
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_sraw:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a3, .LBB19_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    sraw a2, a0, a1
; ZICOND-NEXT:  .LBB19_2: # %entry
; ZICOND-NEXT:    mv a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_sraw:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a3, .LBB19_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    sra a2, a0, a1
; RV32SFB-NEXT:  .LBB19_2: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    ret
entry:
 %0 = ashr i32 %A, %B
 %1 = select i1 %cond, i32 %C, i32 %0
 ret i32 %1
}

define i64 @select_sll(i64 %A, i64 %B, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_sll:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a3, .LBB20_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    sll a2, a0, a1
; NOSFB-NEXT:  .LBB20_2: # %entry
; NOSFB-NEXT:    mv a0, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_sll:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a3, .LBB20_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    sll a2, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB20_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_sll:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a3, 0, .LBB20_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    sll a2, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB20_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a2
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_sll:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a3, .LBB20_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    sll a2, a0, a1
; ZICOND-NEXT:  .LBB20_2: # %entry
; ZICOND-NEXT:    mv a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_sll:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    sll a3, a0, a2
; RV32SFB-NEXT:    not a7, a2
; RV32SFB-NEXT:    srli a0, a0, 1
; RV32SFB-NEXT:    sll t0, a1, a2
; RV32SFB-NEXT:    addi a2, a2, -32
; RV32SFB-NEXT:    srl a0, a0, a7
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:    bltz a2, .LBB20_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    li a3, 0
; RV32SFB-NEXT:  .LBB20_2: # %entry
; RV32SFB-NEXT:    bgez a2, .LBB20_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    or a1, t0, a0
; RV32SFB-NEXT:  .LBB20_4: # %entry
; RV32SFB-NEXT:    beqz a6, .LBB20_6
; RV32SFB-NEXT:  # %bb.5: # %entry
; RV32SFB-NEXT:    mv a3, a4
; RV32SFB-NEXT:  .LBB20_6: # %entry
; RV32SFB-NEXT:    beqz a6, .LBB20_8
; RV32SFB-NEXT:  # %bb.7: # %entry
; RV32SFB-NEXT:    mv a1, a5
; RV32SFB-NEXT:  .LBB20_8: # %entry
; RV32SFB-NEXT:    mv a0, a3
; RV32SFB-NEXT:    ret
entry:
 %0 = shl i64 %A, %B
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i64 @select_srl(i64 %A, i64 %B, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_srl:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a3, .LBB21_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    srl a2, a0, a1
; NOSFB-NEXT:  .LBB21_2: # %entry
; NOSFB-NEXT:    mv a0, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_srl:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a3, .LBB21_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    srl a2, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB21_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_srl:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a3, 0, .LBB21_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    srl a2, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB21_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a2
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_srl:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a3, .LBB21_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    srl a2, a0, a1
; ZICOND-NEXT:  .LBB21_2: # %entry
; ZICOND-NEXT:    mv a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_srl:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    srl a3, a1, a2
; RV32SFB-NEXT:    not a7, a2
; RV32SFB-NEXT:    slli a1, a1, 1
; RV32SFB-NEXT:    srl t0, a0, a2
; RV32SFB-NEXT:    addi a2, a2, -32
; RV32SFB-NEXT:    sll a1, a1, a7
; RV32SFB-NEXT:    mv a0, a3
; RV32SFB-NEXT:    bltz a2, .LBB21_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    li a3, 0
; RV32SFB-NEXT:  .LBB21_2: # %entry
; RV32SFB-NEXT:    bgez a2, .LBB21_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    or a0, t0, a1
; RV32SFB-NEXT:  .LBB21_4: # %entry
; RV32SFB-NEXT:    beqz a6, .LBB21_6
; RV32SFB-NEXT:  # %bb.5: # %entry
; RV32SFB-NEXT:    mv a3, a5
; RV32SFB-NEXT:  .LBB21_6: # %entry
; RV32SFB-NEXT:    beqz a6, .LBB21_8
; RV32SFB-NEXT:  # %bb.7: # %entry
; RV32SFB-NEXT:    mv a0, a4
; RV32SFB-NEXT:  .LBB21_8: # %entry
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:    ret
entry:
 %0 = lshr i64 %A, %B
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i64 @select_sra(i64 %A, i64 %B, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_sra:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a3, .LBB22_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    sra a2, a0, a1
; NOSFB-NEXT:  .LBB22_2: # %entry
; NOSFB-NEXT:    mv a0, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_sra:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a3, .LBB22_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    sra a2, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB22_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_sra:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a3, 0, .LBB22_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    sra a2, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB22_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a2
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_sra:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a3, .LBB22_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    sra a2, a0, a1
; ZICOND-NEXT:  .LBB22_2: # %entry
; ZICOND-NEXT:    mv a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_sra:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    sra a3, a1, a2
; RV32SFB-NEXT:    not a7, a2
; RV32SFB-NEXT:    slli t0, a1, 1
; RV32SFB-NEXT:    srl t1, a0, a2
; RV32SFB-NEXT:    addi a2, a2, -32
; RV32SFB-NEXT:    sll a7, t0, a7
; RV32SFB-NEXT:    mv a0, a3
; RV32SFB-NEXT:    bltz a2, .LBB22_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    srai a3, a1, 31
; RV32SFB-NEXT:  .LBB22_2: # %entry
; RV32SFB-NEXT:    bgez a2, .LBB22_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    or a0, t1, a7
; RV32SFB-NEXT:  .LBB22_4: # %entry
; RV32SFB-NEXT:    beqz a6, .LBB22_6
; RV32SFB-NEXT:  # %bb.5: # %entry
; RV32SFB-NEXT:    mv a3, a5
; RV32SFB-NEXT:  .LBB22_6: # %entry
; RV32SFB-NEXT:    beqz a6, .LBB22_8
; RV32SFB-NEXT:  # %bb.7: # %entry
; RV32SFB-NEXT:    mv a0, a4
; RV32SFB-NEXT:  .LBB22_8: # %entry
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:    ret
entry:
 %0 = ashr i64 %A, %B
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i32 @select_addiw(i32 %A, i32 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_addiw:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB23_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    addiw a1, a0, 1234
; NOSFB-NEXT:  .LBB23_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_addiw:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB23_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    addiw a1, a0, 1234
; RV64SFBSIFIVEU74-NEXT:  .LBB23_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_addiw:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB23_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    addiw a1, a0, 1234
; RV64SFBANDESAX45-NEXT:  .LBB23_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_addiw:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB23_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    addiw a1, a0, 1234
; ZICOND-NEXT:  .LBB23_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_addiw:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a2, .LBB23_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    addi a1, a0, 1234
; RV32SFB-NEXT:  .LBB23_2: # %entry
; RV32SFB-NEXT:    mv a0, a1
; RV32SFB-NEXT:    ret
entry:
 %0 = add i32 %A, 1234
 %1 = select i1 %cond, i32 %C, i32 %0
 ret i32 %1
}

define i64 @select_addi(i64 %A, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_addi:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB24_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    addi a1, a0, 1234
; NOSFB-NEXT:  .LBB24_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_addi:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB24_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    addi a1, a0, 1234
; RV64SFBSIFIVEU74-NEXT:  .LBB24_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_addi:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB24_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    addi a1, a0, 1234
; RV64SFBANDESAX45-NEXT:  .LBB24_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_addi:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB24_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    addi a1, a0, 1234
; ZICOND-NEXT:  .LBB24_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_addi:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    addi a5, a0, 1234
; RV32SFB-NEXT:    sltu a0, a5, a0
; RV32SFB-NEXT:    beqz a4, .LBB24_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    mv a5, a2
; RV32SFB-NEXT:  .LBB24_2: # %entry
; RV32SFB-NEXT:    bnez a4, .LBB24_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    add a3, a1, a0
; RV32SFB-NEXT:  .LBB24_4: # %entry
; RV32SFB-NEXT:    mv a0, a5
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:    ret
entry:
 %0 = add i64 %A, 1234
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i64 @select_andi(i64 %A, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_andi:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB25_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    andi a1, a0, 567
; NOSFB-NEXT:  .LBB25_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_andi:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB25_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    andi a1, a0, 567
; RV64SFBSIFIVEU74-NEXT:  .LBB25_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_andi:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB25_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    andi a1, a0, 567
; RV64SFBANDESAX45-NEXT:  .LBB25_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_andi:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB25_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    andi a1, a0, 567
; ZICOND-NEXT:  .LBB25_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_andi:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:    bnez a4, .LBB25_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    andi a2, a0, 567
; RV32SFB-NEXT:  .LBB25_2: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    bnez a4, .LBB25_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    li a1, 0
; RV32SFB-NEXT:  .LBB25_4: # %entry
; RV32SFB-NEXT:    ret
entry:
 %0 = and i64 %A, 567
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i64 @select_ori(i64 %A, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_ori:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB26_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    ori a1, a0, 890
; NOSFB-NEXT:  .LBB26_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_ori:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB26_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    ori a1, a0, 890
; RV64SFBSIFIVEU74-NEXT:  .LBB26_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_ori:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB26_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    ori a1, a0, 890
; RV64SFBANDESAX45-NEXT:  .LBB26_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_ori:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB26_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    ori a1, a0, 890
; ZICOND-NEXT:  .LBB26_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_ori:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a4, .LBB26_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    ori a2, a0, 890
; RV32SFB-NEXT:  .LBB26_2: # %entry
; RV32SFB-NEXT:    beqz a4, .LBB26_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:  .LBB26_4: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    ret
entry:
 %0 = or i64 %A, 890
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i64 @select_xori(i64 %A, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_xori:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB27_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    xori a1, a0, 321
; NOSFB-NEXT:  .LBB27_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_xori:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB27_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    xori a1, a0, 321
; RV64SFBSIFIVEU74-NEXT:  .LBB27_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_xori:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB27_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    xori a1, a0, 321
; RV64SFBANDESAX45-NEXT:  .LBB27_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_xori:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB27_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    xori a1, a0, 321
; ZICOND-NEXT:  .LBB27_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_xori:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a4, .LBB27_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    xori a2, a0, 321
; RV32SFB-NEXT:  .LBB27_2: # %entry
; RV32SFB-NEXT:    beqz a4, .LBB27_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:  .LBB27_4: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    ret
entry:
 %0 = xor i64 %A, 321
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i64 @select_slli(i64 %A, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_slli:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB28_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    slli a1, a0, 32
; NOSFB-NEXT:  .LBB28_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_slli:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB28_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    slli a1, a0, 32
; RV64SFBSIFIVEU74-NEXT:  .LBB28_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_slli:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB28_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    slli a1, a0, 32
; RV64SFBANDESAX45-NEXT:  .LBB28_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_slli:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB28_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    slli a1, a0, 32
; ZICOND-NEXT:  .LBB28_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_slli:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    mv a1, a0
; RV32SFB-NEXT:    bnez a4, .LBB28_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    li a2, 0
; RV32SFB-NEXT:  .LBB28_2: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    beqz a4, .LBB28_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:  .LBB28_4: # %entry
; RV32SFB-NEXT:    ret
entry:
 %0 = shl i64 %A, 32
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i64 @select_srli(i64 %A, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_srli:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB29_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    srli a1, a0, 35
; NOSFB-NEXT:  .LBB29_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_srli:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB29_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    srli a1, a0, 35
; RV64SFBSIFIVEU74-NEXT:  .LBB29_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_srli:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB29_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    srli a1, a0, 35
; RV64SFBANDESAX45-NEXT:  .LBB29_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_srli:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB29_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    srli a1, a0, 35
; ZICOND-NEXT:  .LBB29_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_srli:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    bnez a4, .LBB29_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    li a3, 0
; RV32SFB-NEXT:  .LBB29_2: # %entry
; RV32SFB-NEXT:    bnez a4, .LBB29_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    srli a0, a1, 3
; RV32SFB-NEXT:  .LBB29_4: # %entry
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:    ret
entry:
 %0 = lshr i64 %A, 35
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i64 @select_srai(i64 %A, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_srai:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB30_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    srai a1, a0, 63
; NOSFB-NEXT:  .LBB30_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_srai:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB30_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    srai a1, a0, 63
; RV64SFBSIFIVEU74-NEXT:  .LBB30_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_srai:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB30_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    srai a1, a0, 63
; RV64SFBANDESAX45-NEXT:  .LBB30_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_srai:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB30_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    srai a1, a0, 63
; ZICOND-NEXT:  .LBB30_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_srai:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    srai a1, a1, 31
; RV32SFB-NEXT:    bnez a4, .LBB30_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    mv a0, a1
; RV32SFB-NEXT:  .LBB30_2: # %entry
; RV32SFB-NEXT:    beqz a4, .LBB30_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:  .LBB30_4: # %entry
; RV32SFB-NEXT:    ret
entry:
 %0 = ashr i64 %A, 63
 %1 = select i1 %cond, i64 %C, i64 %0
 ret i64 %1
}

define i32 @select_slliw(i32 %A, i32 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_slliw:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB31_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    slliw a1, a0, 3
; NOSFB-NEXT:  .LBB31_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_slliw:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB31_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    slliw a1, a0, 3
; RV64SFBSIFIVEU74-NEXT:  .LBB31_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_slliw:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB31_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    slliw a1, a0, 3
; RV64SFBANDESAX45-NEXT:  .LBB31_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_slliw:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB31_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    slliw a1, a0, 3
; ZICOND-NEXT:  .LBB31_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_slliw:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a2, .LBB31_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    slli a1, a0, 3
; RV32SFB-NEXT:  .LBB31_2: # %entry
; RV32SFB-NEXT:    mv a0, a1
; RV32SFB-NEXT:    ret
entry:
 %0 = shl i32 %A, 3
 %1 = select i1 %cond, i32 %C, i32 %0
 ret i32 %1
}

define i32 @select_srliw(i32 %A, i32 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_srliw:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB32_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    srliw a1, a0, 17
; NOSFB-NEXT:  .LBB32_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_srliw:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB32_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    srliw a1, a0, 17
; RV64SFBSIFIVEU74-NEXT:  .LBB32_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_srliw:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB32_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    srliw a1, a0, 17
; RV64SFBANDESAX45-NEXT:  .LBB32_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_srliw:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB32_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    srliw a1, a0, 17
; ZICOND-NEXT:  .LBB32_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_srliw:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a2, .LBB32_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    srli a1, a0, 17
; RV32SFB-NEXT:  .LBB32_2: # %entry
; RV32SFB-NEXT:    mv a0, a1
; RV32SFB-NEXT:    ret
entry:
 %0 = lshr i32 %A, 17
 %1 = select i1 %cond, i32 %C, i32 %0
 ret i32 %1
}

define i32 @select_sraiw(i32 %A, i32 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_sraiw:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB33_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    sraiw a1, a0, 31
; NOSFB-NEXT:  .LBB33_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_sraiw:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB33_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    sraiw a1, a0, 31
; RV64SFBSIFIVEU74-NEXT:  .LBB33_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_sraiw:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB33_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    sraiw a1, a0, 31
; RV64SFBANDESAX45-NEXT:  .LBB33_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_sraiw:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a2, .LBB33_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    sraiw a1, a0, 31
; ZICOND-NEXT:  .LBB33_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_sraiw:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a2, .LBB33_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    srai a1, a0, 31
; RV32SFB-NEXT:  .LBB33_2: # %entry
; RV32SFB-NEXT:    mv a0, a1
; RV32SFB-NEXT:    ret
entry:
 %0 = ashr i32 %A, 31
 %1 = select i1 %cond, i32 %C, i32 %0
 ret i32 %1
}

define signext i32 @abs_i32(i32 signext %x) {
; NOSFB-LABEL: abs_i32:
; NOSFB:       # %bb.0:
; NOSFB-NEXT:    negw a1, a0
; NOSFB-NEXT:    max a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFB-LABEL: abs_i32:
; RV64SFB:       # %bb.0:
; RV64SFB-NEXT:    bgez a0, .LBB34_2
; RV64SFB-NEXT:  # %bb.1:
; RV64SFB-NEXT:    negw a0, a0
; RV64SFB-NEXT:  .LBB34_2:
; RV64SFB-NEXT:    ret
;
; ZICOND-LABEL: abs_i32:
; ZICOND:       # %bb.0:
; ZICOND-NEXT:    bgez a0, .LBB34_2
; ZICOND-NEXT:  # %bb.1:
; ZICOND-NEXT:    negw a0, a0
; ZICOND-NEXT:  .LBB34_2:
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: abs_i32:
; RV32SFB:       # %bb.0:
; RV32SFB-NEXT:    bgez a0, .LBB34_2
; RV32SFB-NEXT:  # %bb.1:
; RV32SFB-NEXT:    neg a0, a0
; RV32SFB-NEXT:  .LBB34_2:
; RV32SFB-NEXT:    ret
  %a = call i32 @llvm.abs.i32(i32 %x, i1 false)
  ret i32 %a
}
declare i32 @llvm.abs.i32(i32, i1)

define i64 @abs_i64(i64 %x) {
; NOSFB-LABEL: abs_i64:
; NOSFB:       # %bb.0:
; NOSFB-NEXT:    neg a1, a0
; NOSFB-NEXT:    max a0, a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFB-LABEL: abs_i64:
; RV64SFB:       # %bb.0:
; RV64SFB-NEXT:    bgez a0, .LBB35_2
; RV64SFB-NEXT:  # %bb.1:
; RV64SFB-NEXT:    neg a0, a0
; RV64SFB-NEXT:  .LBB35_2:
; RV64SFB-NEXT:    ret
;
; ZICOND-LABEL: abs_i64:
; ZICOND:       # %bb.0:
; ZICOND-NEXT:    bgez a0, .LBB35_2
; ZICOND-NEXT:  # %bb.1:
; ZICOND-NEXT:    neg a0, a0
; ZICOND-NEXT:  .LBB35_2:
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: abs_i64:
; RV32SFB:       # %bb.0:
; RV32SFB-NEXT:    snez a2, a0
; RV32SFB-NEXT:    neg a3, a1
; RV32SFB-NEXT:    bgez a1, .LBB35_2
; RV32SFB-NEXT:  # %bb.1:
; RV32SFB-NEXT:    neg a0, a0
; RV32SFB-NEXT:  .LBB35_2:
; RV32SFB-NEXT:    bgez a1, .LBB35_4
; RV32SFB-NEXT:  # %bb.3:
; RV32SFB-NEXT:    sub a1, a3, a2
; RV32SFB-NEXT:  .LBB35_4:
; RV32SFB-NEXT:    ret
  %a = call i64 @llvm.abs.i64(i64 %x, i1 false)
  ret i64 %a
}
declare i64 @llvm.abs.i64(i64, i1)

define i64 @select_andn(i64 %A, i64 %B, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_andn:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a3, .LBB36_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    andn a2, a0, a1
; NOSFB-NEXT:  .LBB36_2: # %entry
; NOSFB-NEXT:    mv a0, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_andn:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a3, .LBB36_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    andn a2, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB36_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_andn:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a3, 0, .LBB36_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    andn a2, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB36_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a2
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_andn:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a3, .LBB36_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    andn a2, a0, a1
; ZICOND-NEXT:  .LBB36_2: # %entry
; ZICOND-NEXT:    mv a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_andn:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a6, .LBB36_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    andn a5, a1, a3
; RV32SFB-NEXT:  .LBB36_2: # %entry
; RV32SFB-NEXT:    bnez a6, .LBB36_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    andn a4, a0, a2
; RV32SFB-NEXT:  .LBB36_4: # %entry
; RV32SFB-NEXT:    mv a0, a4
; RV32SFB-NEXT:    mv a1, a5
; RV32SFB-NEXT:    ret
entry:
 %0 = xor i64 %B, -1
 %1 = and i64 %A, %0
 %2 = select i1 %cond, i64 %C, i64 %1
 ret i64 %2
}

define i64 @select_orn(i64 %A, i64 %B, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_orn:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a3, .LBB37_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    orn a2, a0, a1
; NOSFB-NEXT:  .LBB37_2: # %entry
; NOSFB-NEXT:    mv a0, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_orn:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a3, .LBB37_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    orn a2, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB37_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_orn:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a3, 0, .LBB37_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    orn a2, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB37_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a2
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_orn:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a3, .LBB37_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    orn a2, a0, a1
; ZICOND-NEXT:  .LBB37_2: # %entry
; ZICOND-NEXT:    mv a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_orn:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a6, .LBB37_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    orn a5, a1, a3
; RV32SFB-NEXT:  .LBB37_2: # %entry
; RV32SFB-NEXT:    bnez a6, .LBB37_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    orn a4, a0, a2
; RV32SFB-NEXT:  .LBB37_4: # %entry
; RV32SFB-NEXT:    mv a0, a4
; RV32SFB-NEXT:    mv a1, a5
; RV32SFB-NEXT:    ret
entry:
 %0 = xor i64 %B, -1
 %1 = or i64 %A, %0
 %2 = select i1 %cond, i64 %C, i64 %1
 ret i64 %2
}

define i64 @select_xnor(i64 %A, i64 %B, i64 %C, i1 zeroext %cond) {
; NOSFB-LABEL: select_xnor:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a3, .LBB38_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    xnor a2, a0, a1
; NOSFB-NEXT:  .LBB38_2: # %entry
; NOSFB-NEXT:    mv a0, a2
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_xnor:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    bnez a3, .LBB38_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    xnor a2, a0, a1
; RV64SFBSIFIVEU74-NEXT:  .LBB38_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a2
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_xnor:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a3, 0, .LBB38_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    xnor a2, a0, a1
; RV64SFBANDESAX45-NEXT:  .LBB38_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a2
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_xnor:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    bnez a3, .LBB38_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    xnor a2, a0, a1
; ZICOND-NEXT:  .LBB38_2: # %entry
; ZICOND-NEXT:    mv a0, a2
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_xnor:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    bnez a6, .LBB38_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    xnor a5, a1, a3
; RV32SFB-NEXT:  .LBB38_2: # %entry
; RV32SFB-NEXT:    bnez a6, .LBB38_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    xnor a4, a0, a2
; RV32SFB-NEXT:  .LBB38_4: # %entry
; RV32SFB-NEXT:    mv a0, a4
; RV32SFB-NEXT:    mv a1, a5
; RV32SFB-NEXT:    ret
entry:
 %0 = xor i64 %A, %B
 %1 = xor i64 %0, -1
 %2 = select i1 %cond, i64 %C, i64 %1
 ret i64 %2
}

define i64 @select_bfoz(i64 %A, i64 %B, i1 zeroext %cond) {
; NOSFB-LABEL: select_bfoz:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB39_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    slli a0, a0, 38
; NOSFB-NEXT:    srli a1, a0, 61
; NOSFB-NEXT:  .LBB39_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_bfoz:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    slli a0, a0, 38
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB39_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    srli a1, a0, 61
; RV64SFBSIFIVEU74-NEXT:  .LBB39_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_bfoz:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB39_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bfoz a1, a0, 25, 23
; RV64SFBANDESAX45-NEXT:  .LBB39_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_bfoz:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    slli a0, a0, 38
; ZICOND-NEXT:    bnez a2, .LBB39_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    srli a1, a0, 61
; ZICOND-NEXT:  .LBB39_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_bfoz:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    slli a0, a0, 6
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:    bnez a4, .LBB39_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    srli a2, a0, 29
; RV32SFB-NEXT:  .LBB39_2: # %entry
; RV32SFB-NEXT:    bnez a4, .LBB39_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    li a1, 0
; RV32SFB-NEXT:  .LBB39_4: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    ret
entry:
 %0 = lshr i64 %A, 23
 %1 = and i64 %0, 7
 %2 = select i1 %cond, i64 %B, i64 %1
 ret i64 %2
}

define i64 @select_bfos(i64 %A, i64 %B, i1 zeroext %cond) {
; NOSFB-LABEL: select_bfos:
; NOSFB:       # %bb.0: # %entry
; NOSFB-NEXT:    bnez a2, .LBB40_2
; NOSFB-NEXT:  # %bb.1: # %entry
; NOSFB-NEXT:    slli a0, a0, 31
; NOSFB-NEXT:    srai a1, a0, 17
; NOSFB-NEXT:  .LBB40_2: # %entry
; NOSFB-NEXT:    mv a0, a1
; NOSFB-NEXT:    ret
;
; RV64SFBSIFIVEU74-LABEL: select_bfos:
; RV64SFBSIFIVEU74:       # %bb.0: # %entry
; RV64SFBSIFIVEU74-NEXT:    slli a0, a0, 31
; RV64SFBSIFIVEU74-NEXT:    bnez a2, .LBB40_2
; RV64SFBSIFIVEU74-NEXT:  # %bb.1: # %entry
; RV64SFBSIFIVEU74-NEXT:    srai a1, a0, 17
; RV64SFBSIFIVEU74-NEXT:  .LBB40_2: # %entry
; RV64SFBSIFIVEU74-NEXT:    mv a0, a1
; RV64SFBSIFIVEU74-NEXT:    ret
;
; RV64SFBANDESAX45-LABEL: select_bfos:
; RV64SFBANDESAX45:       # %bb.0: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bnec a2, 0, .LBB40_2
; RV64SFBANDESAX45-NEXT:  # %bb.1: # %entry
; RV64SFBANDESAX45-NEXT:    nds.bfos a1, a0, 14, 46
; RV64SFBANDESAX45-NEXT:  .LBB40_2: # %entry
; RV64SFBANDESAX45-NEXT:    mv a0, a1
; RV64SFBANDESAX45-NEXT:    ret
;
; ZICOND-LABEL: select_bfos:
; ZICOND:       # %bb.0: # %entry
; ZICOND-NEXT:    slli a0, a0, 31
; ZICOND-NEXT:    bnez a2, .LBB40_2
; ZICOND-NEXT:  # %bb.1: # %entry
; ZICOND-NEXT:    srai a1, a0, 17
; ZICOND-NEXT:  .LBB40_2: # %entry
; ZICOND-NEXT:    mv a0, a1
; ZICOND-NEXT:    ret
;
; RV32SFB-LABEL: select_bfos:
; RV32SFB:       # %bb.0: # %entry
; RV32SFB-NEXT:    srli a5, a0, 1
; RV32SFB-NEXT:    slli a6, a1, 31
; RV32SFB-NEXT:    slli a0, a0, 31
; RV32SFB-NEXT:    slli a1, a5, 15
; RV32SFB-NEXT:    srli a0, a0, 17
; RV32SFB-NEXT:    or a5, a6, a5
; RV32SFB-NEXT:    bnez a4, .LBB40_2
; RV32SFB-NEXT:  # %bb.1: # %entry
; RV32SFB-NEXT:    or a2, a0, a1
; RV32SFB-NEXT:  .LBB40_2: # %entry
; RV32SFB-NEXT:    bnez a4, .LBB40_4
; RV32SFB-NEXT:  # %bb.3: # %entry
; RV32SFB-NEXT:    srai a3, a5, 17
; RV32SFB-NEXT:  .LBB40_4: # %entry
; RV32SFB-NEXT:    mv a0, a2
; RV32SFB-NEXT:    mv a1, a3
; RV32SFB-NEXT:    ret
entry:
 %0 = shl i64 %A, 31
 %1 = ashr i64 %0, 17
 %2 = select i1 %cond, i64 %B, i64 %1
 ret i64 %2
}
